/******************************************************************************
 * COPYRIGHT CRAY INC. ar_lb_defs.h
 * FILE: ar_lb_defs.h
 * Created by v2h.c on Wed Oct  8 14:38:58 2014
 ******************************************************************************/

#ifndef _AR_LB_DEFS_H_
#define _AR_LB_DEFS_H_

#define AR_LB_N_MMRS                                           	53
#define AR_LB_N_DESCS                                          	0

/*
 *  AR LB MMR TABLE ADDRESS DEFINES
 */
#define AR_LB_DBG_CREAT_DATA                                   	(AR_LB_BASE+0x0000000440ull)
#define AR_LB_DBG_CREAT_DATA_BASE                              	(AR_LB_BASE+0x0000000440ull)
#define AR_LB_DBG_CREAT_DATA_SIZE                              	0x0000000040ull
#define AR_LB_DBG_CREAT_DATA_LIMIT                             	AR_LB_DBG_CREAT_DATA_BASE+AR_LB_DBG_CREAT_DATA_SIZE-1
#define AR_LB_DBG_CREAT_DATA_N_ENTRY                           	8
#define AR_LB_DBG_CREAT_DATA_DESC_INCR                         	0x00000008ull
#define AR_LB_DBG_CREAT_DATA_DESC_N_QUADWORDS                  	1
#define AR_LB_DBG_CREAT_DATA_ADDR(didx)                        	(((didx)*AR_LB_DBG_CREAT_DATA_DESC_INCR)\
								+ AR_LB_DBG_CREAT_DATA_BASE)
#define AR_LB_CFG_SCRATCH                                      	(AR_LB_BASE+0x0000000700ull)
#define AR_LB_CFG_SCRATCH_BASE                                 	(AR_LB_BASE+0x0000000700ull)
#define AR_LB_CFG_SCRATCH_SIZE                                 	0x0000000040ull
#define AR_LB_CFG_SCRATCH_LIMIT                                	AR_LB_CFG_SCRATCH_BASE+AR_LB_CFG_SCRATCH_SIZE-1
#define AR_LB_CFG_SCRATCH_N_ENTRY                              	8
#define AR_LB_CFG_SCRATCH_DESC_INCR                            	0x00000008ull
#define AR_LB_CFG_SCRATCH_DESC_N_QUADWORDS                     	1
#define AR_LB_CFG_SCRATCH_ADDR(didx)                           	(((didx)*AR_LB_CFG_SCRATCH_DESC_INCR)\
								+ AR_LB_CFG_SCRATCH_BASE)

/*
 *  AR LB MMR ADDRESS DEFINES
 */
#define AR_LB_STS_REV                                          	(AR_LB_BASE+0x0000000000ull)
#define AR_LB_STS_REV_SIZE                                     	0x0000000008ull
#define AR_LB_STS_REV_LIMIT                                    	AR_LB_STS_REV+AR_LB_STS_REV_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_SIZE       	0x0000000018ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_SIZE      	0x0000000010ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_SIZE       	0x0000000008ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_SIZE       	0x0000000018ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_SIZE      	0x0000000010ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_SIZE       	0x0000000008ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_SIZE       	0x0000000018ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_SIZE      	0x0000000010ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_SIZE       	0x0000000008ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_SIZE       	0x0000000018ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_SIZE      	0x0000000010ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_SIZE       	0x0000000008ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_SIZE       	0x0000000018ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_SIZE      	0x0000000010ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK            	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_SIZE       	0x0000000008ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_LIMIT      	AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK+AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_SIZE      	0x0000000018ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK+AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK          	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_SIZE     	0x0000000010ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_LIMIT    	AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK+AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_SIZE-1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK           	(AR_LB_BASE+0x0000000000ull)
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_SIZE      	0x0000000008ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_LIMIT     	AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK+AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_SIZE-1
#define AR_LB_CFG_PARAMS                                       	(AR_LB_BASE+0x0000000008ull)
#define AR_LB_CFG_PARAMS_SIZE                                  	0x0000000008ull
#define AR_LB_CFG_PARAMS_LIMIT                                 	AR_LB_CFG_PARAMS+AR_LB_CFG_PARAMS_SIZE-1
#define AR_LB_CFG_WEDGE0                                       	(AR_LB_BASE+0x0000000010ull)
#define AR_LB_CFG_WEDGE0_SIZE                                  	0x0000000008ull
#define AR_LB_CFG_WEDGE0_LIMIT                                 	AR_LB_CFG_WEDGE0+AR_LB_CFG_WEDGE0_SIZE-1
#define AR_LB_CFG_WEDGE1                                       	(AR_LB_BASE+0x0000000018ull)
#define AR_LB_CFG_WEDGE1_SIZE                                  	0x0000000008ull
#define AR_LB_CFG_WEDGE1_LIMIT                                 	AR_LB_CFG_WEDGE1+AR_LB_CFG_WEDGE1_SIZE-1
#define AR_LB_ERR_FLG                                          	(AR_LB_BASE+0x0000000040ull)
#define AR_LB_ERR_FLG_SIZE                                     	0x0000000008ull
#define AR_LB_ERR_FLG_LIMIT                                    	AR_LB_ERR_FLG+AR_LB_ERR_FLG_SIZE-1
#define AR_LB_ERR_CLR                                          	(AR_LB_BASE+0x0000000050ull)
#define AR_LB_ERR_CLR_SIZE                                     	0x0000000008ull
#define AR_LB_ERR_CLR_LIMIT                                    	AR_LB_ERR_CLR+AR_LB_ERR_CLR_SIZE-1
#define AR_LB_NIC0_PI0_ERR_FLG                                 	(AR_LB_BASE+0x0000000100ull)
#define AR_LB_NIC0_PI0_ERR_FLG_SIZE                            	0x0000000008ull
#define AR_LB_NIC0_PI0_ERR_FLG_LIMIT                           	AR_LB_NIC0_PI0_ERR_FLG+AR_LB_NIC0_PI0_ERR_FLG_SIZE-1
#define AR_LB_NIC0_PI0_ERR_HSS_MSK                             	(AR_LB_BASE+0x0000000108ull)
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_SIZE                        	0x0000000008ull
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LIMIT                       	AR_LB_NIC0_PI0_ERR_HSS_MSK+AR_LB_NIC0_PI0_ERR_HSS_MSK_SIZE-1
#define AR_LB_NIC0_PI0_ERR_CLR                                 	(AR_LB_BASE+0x0000000110ull)
#define AR_LB_NIC0_PI0_ERR_CLR_SIZE                            	0x0000000008ull
#define AR_LB_NIC0_PI0_ERR_CLR_LIMIT                           	AR_LB_NIC0_PI0_ERR_CLR+AR_LB_NIC0_PI0_ERR_CLR_SIZE-1
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG                           	(AR_LB_BASE+0x0000000118ull)
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_SIZE                      	0x0000000008ull
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LIMIT                     	AR_LB_NIC0_PI0_ERR_FIRST_FLG+AR_LB_NIC0_PI0_ERR_FIRST_FLG_SIZE-1
#define AR_LB_NIC1_PI1_ERR_FLG                                 	(AR_LB_BASE+0x0000000120ull)
#define AR_LB_NIC1_PI1_ERR_FLG_SIZE                            	0x0000000008ull
#define AR_LB_NIC1_PI1_ERR_FLG_LIMIT                           	AR_LB_NIC1_PI1_ERR_FLG+AR_LB_NIC1_PI1_ERR_FLG_SIZE-1
#define AR_LB_NIC1_PI1_ERR_HSS_MSK                             	(AR_LB_BASE+0x0000000128ull)
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_SIZE                        	0x0000000008ull
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LIMIT                       	AR_LB_NIC1_PI1_ERR_HSS_MSK+AR_LB_NIC1_PI1_ERR_HSS_MSK_SIZE-1
#define AR_LB_NIC1_PI1_ERR_CLR                                 	(AR_LB_BASE+0x0000000130ull)
#define AR_LB_NIC1_PI1_ERR_CLR_SIZE                            	0x0000000008ull
#define AR_LB_NIC1_PI1_ERR_CLR_LIMIT                           	AR_LB_NIC1_PI1_ERR_CLR+AR_LB_NIC1_PI1_ERR_CLR_SIZE-1
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG                           	(AR_LB_BASE+0x0000000138ull)
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_SIZE                      	0x0000000008ull
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LIMIT                     	AR_LB_NIC1_PI1_ERR_FIRST_FLG+AR_LB_NIC1_PI1_ERR_FIRST_FLG_SIZE-1
#define AR_LB_NIC2_PI2_ERR_FLG                                 	(AR_LB_BASE+0x0000000140ull)
#define AR_LB_NIC2_PI2_ERR_FLG_SIZE                            	0x0000000008ull
#define AR_LB_NIC2_PI2_ERR_FLG_LIMIT                           	AR_LB_NIC2_PI2_ERR_FLG+AR_LB_NIC2_PI2_ERR_FLG_SIZE-1
#define AR_LB_NIC2_PI2_ERR_HSS_MSK                             	(AR_LB_BASE+0x0000000148ull)
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_SIZE                        	0x0000000008ull
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LIMIT                       	AR_LB_NIC2_PI2_ERR_HSS_MSK+AR_LB_NIC2_PI2_ERR_HSS_MSK_SIZE-1
#define AR_LB_NIC2_PI2_ERR_CLR                                 	(AR_LB_BASE+0x0000000150ull)
#define AR_LB_NIC2_PI2_ERR_CLR_SIZE                            	0x0000000008ull
#define AR_LB_NIC2_PI2_ERR_CLR_LIMIT                           	AR_LB_NIC2_PI2_ERR_CLR+AR_LB_NIC2_PI2_ERR_CLR_SIZE-1
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG                           	(AR_LB_BASE+0x0000000158ull)
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_SIZE                      	0x0000000008ull
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LIMIT                     	AR_LB_NIC2_PI2_ERR_FIRST_FLG+AR_LB_NIC2_PI2_ERR_FIRST_FLG_SIZE-1
#define AR_LB_NIC3_PI3_ERR_FLG                                 	(AR_LB_BASE+0x0000000160ull)
#define AR_LB_NIC3_PI3_ERR_FLG_SIZE                            	0x0000000008ull
#define AR_LB_NIC3_PI3_ERR_FLG_LIMIT                           	AR_LB_NIC3_PI3_ERR_FLG+AR_LB_NIC3_PI3_ERR_FLG_SIZE-1
#define AR_LB_NIC3_PI3_ERR_HSS_MSK                             	(AR_LB_BASE+0x0000000168ull)
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_SIZE                        	0x0000000008ull
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LIMIT                       	AR_LB_NIC3_PI3_ERR_HSS_MSK+AR_LB_NIC3_PI3_ERR_HSS_MSK_SIZE-1
#define AR_LB_NIC3_PI3_ERR_CLR                                 	(AR_LB_BASE+0x0000000170ull)
#define AR_LB_NIC3_PI3_ERR_CLR_SIZE                            	0x0000000008ull
#define AR_LB_NIC3_PI3_ERR_CLR_LIMIT                           	AR_LB_NIC3_PI3_ERR_CLR+AR_LB_NIC3_PI3_ERR_CLR_SIZE-1
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG                           	(AR_LB_BASE+0x0000000178ull)
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_SIZE                      	0x0000000008ull
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LIMIT                     	AR_LB_NIC3_PI3_ERR_FIRST_FLG+AR_LB_NIC3_PI3_ERR_FIRST_FLG_SIZE-1
#define AR_LB_PI0_ERR_OS_MSK                                   	(AR_LB_BASE+0x0000000200ull)
#define AR_LB_PI0_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_LB_PI0_ERR_OS_MSK_LIMIT                             	AR_LB_PI0_ERR_OS_MSK+AR_LB_PI0_ERR_OS_MSK_SIZE-1
#define AR_LB_PI1_ERR_OS_MSK                                   	(AR_LB_BASE+0x0000000220ull)
#define AR_LB_PI1_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_LB_PI1_ERR_OS_MSK_LIMIT                             	AR_LB_PI1_ERR_OS_MSK+AR_LB_PI1_ERR_OS_MSK_SIZE-1
#define AR_LB_PI2_ERR_OS_MSK                                   	(AR_LB_BASE+0x0000000240ull)
#define AR_LB_PI2_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_LB_PI2_ERR_OS_MSK_LIMIT                             	AR_LB_PI2_ERR_OS_MSK+AR_LB_PI2_ERR_OS_MSK_SIZE-1
#define AR_LB_PI3_ERR_OS_MSK                                   	(AR_LB_BASE+0x0000000260ull)
#define AR_LB_PI3_ERR_OS_MSK_SIZE                              	0x0000000008ull
#define AR_LB_PI3_ERR_OS_MSK_LIMIT                             	AR_LB_PI3_ERR_OS_MSK+AR_LB_PI3_ERR_OS_MSK_SIZE-1
#define AR_LB_ERR_HSS_MSK                                      	(AR_LB_BASE+0x0000000280ull)
#define AR_LB_ERR_HSS_MSK_SIZE                                 	0x0000000008ull
#define AR_LB_ERR_HSS_MSK_LIMIT                                	AR_LB_ERR_HSS_MSK+AR_LB_ERR_HSS_MSK_SIZE-1
#define AR_LB_HSS_ERR_FIRST_FLG                                	(AR_LB_BASE+0x0000000288ull)
#define AR_LB_HSS_ERR_FIRST_FLG_SIZE                           	0x0000000008ull
#define AR_LB_HSS_ERR_FIRST_FLG_LIMIT                          	AR_LB_HSS_ERR_FIRST_FLG+AR_LB_HSS_ERR_FIRST_FLG_SIZE-1
#define AR_LB_DBG_CREAT0                                       	(AR_LB_BASE+0x0000000400ull)
#define AR_LB_DBG_CREAT0_SIZE                                  	0x0000000008ull
#define AR_LB_DBG_CREAT0_LIMIT                                 	AR_LB_DBG_CREAT0+AR_LB_DBG_CREAT0_SIZE-1
#define AR_LB_DBG_CREAT1                                       	(AR_LB_BASE+0x0000000408ull)
#define AR_LB_DBG_CREAT1_SIZE                                  	0x0000000008ull
#define AR_LB_DBG_CREAT1_LIMIT                                 	AR_LB_DBG_CREAT1+AR_LB_DBG_CREAT1_SIZE-1
#define AR_LB_DBG_CREAT2                                       	(AR_LB_BASE+0x0000000410ull)
#define AR_LB_DBG_CREAT2_SIZE                                  	0x0000000008ull
#define AR_LB_DBG_CREAT2_LIMIT                                 	AR_LB_DBG_CREAT2+AR_LB_DBG_CREAT2_SIZE-1
#define AR_LB_DBG_CREAT3                                       	(AR_LB_BASE+0x0000000418ull)
#define AR_LB_DBG_CREAT3_SIZE                                  	0x0000000008ull
#define AR_LB_DBG_CREAT3_LIMIT                                 	AR_LB_DBG_CREAT3+AR_LB_DBG_CREAT3_SIZE-1
#define AR_LB_NL_ERR                                           	(AR_LB_BASE+0x0000000480ull)
#define AR_LB_NL_ERR_SIZE                                      	0x0000000008ull
#define AR_LB_NL_ERR_LIMIT                                     	AR_LB_NL_ERR+AR_LB_NL_ERR_SIZE-1

/*
 *  AR_LB_STS_REV DEFINES
 */
#define AR_LB_STS_REV_REV_SCRATCH_MASK                                  	0xffff000000000000ull
#define AR_LB_STS_REV_JTAG_ID_MASK                                      	0x0000ffffffff0000ull
#define AR_LB_STS_REV_ARIES_REVISION_MASK                               	0x00000000000000ffull
#define AR_LB_STS_REV_REV_SCRATCH_BP                                    	48
#define AR_LB_STS_REV_JTAG_ID_BP                                        	16
#define AR_LB_STS_REV_ARIES_REVISION_BP                                 	0
#define AR_LB_STS_REV_REV_SCRATCH_QW                                    	0
#define AR_LB_STS_REV_JTAG_ID_QW                                        	0
#define AR_LB_STS_REV_ARIES_REVISION_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_MASK          	0xe000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_MASK 	0x1ffffffffffff800ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_MASK             	0x0000000000000400ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_MASK      	0x00000000000003f0ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_MASK           	0x0000000000000008ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_MASK        	0x0000000000000007ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_BP            	61
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_BP   	11
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_BP               	10
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_BP        	4
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_BP             	3
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_BP          	0
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_QW            	2
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_QW   	2
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_QW               	2
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_QW        	2
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_QW             	2
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_MASK         	0x8000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_MASK          	0x4000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_MASK     	0x3000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_MASK    	0x0800000000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_MASK  	0x07ff000000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_MASK	0x0000e00000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_MASK     	0x00001fe000000000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_MASK    	0x0000001fffc00000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_MASK    	0x00000000003f0000ull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_MASK     	0x000000000000ffffull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_BP           	63
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_BP            	62
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_BP       	60
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_BP      	59
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_BP    	48
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_BP  	45
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_BP       	37
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_BP      	22
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_BP      	16
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_BP       	0
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_QW           	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_QW            	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_QW       	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_QW      	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_QW    	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_QW  	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_QW       	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_QW      	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_QW      	1
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_MASK      	0xffffffffffffffffull
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_BP        	0
#define AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_MASK          	0xe000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_MASK 	0x1ffffffffffff800ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_MASK             	0x0000000000000400ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_MASK      	0x00000000000003f0ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_MASK           	0x0000000000000008ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_MASK        	0x0000000000000007ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_BP            	61
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_BP   	11
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_BP               	10
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_BP        	4
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_BP             	3
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_BP          	0
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_QW            	2
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_QW   	2
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_QW               	2
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_QW        	2
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_QW             	2
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_MASK         	0x8000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_MASK          	0x4000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_MASK     	0x3000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_MASK    	0x0800000000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_MASK  	0x07ff000000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_MASK	0x0000e00000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_MASK     	0x00001fe000000000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_MASK    	0x0000001fffc00000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_MASK    	0x00000000003f0000ull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_MASK     	0x000000000000ffffull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_BP           	63
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_BP            	62
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_BP       	60
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_BP      	59
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_BP    	48
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_BP  	45
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_BP       	37
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_BP      	22
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_BP      	16
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_BP       	0
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_QW           	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_QW            	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_QW       	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_QW      	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_QW    	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_QW  	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_QW       	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_QW      	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_QW      	1
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_MASK      	0xffffffffffffffffull
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_BP        	0
#define AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_MASK          	0xe000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_MASK 	0x1ffffffffffff800ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_MASK             	0x0000000000000400ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_MASK      	0x00000000000003f0ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_MASK           	0x0000000000000008ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_MASK        	0x0000000000000007ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_BP            	61
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_BP   	11
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_BP               	10
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_BP        	4
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_BP             	3
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_BP          	0
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_QW            	2
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_QW   	2
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_QW               	2
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_QW        	2
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_QW             	2
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_MASK         	0x8000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_MASK          	0x4000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_MASK     	0x3000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_MASK    	0x0800000000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_MASK  	0x07ff000000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_MASK	0x0000e00000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_MASK     	0x00001fe000000000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_MASK    	0x0000001fffc00000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_MASK    	0x00000000003f0000ull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_MASK     	0x000000000000ffffull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_BP           	63
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_BP            	62
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_BP       	60
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_BP      	59
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_BP    	48
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_BP  	45
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_BP       	37
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_BP      	22
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_BP      	16
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_BP       	0
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_QW           	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_QW            	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_QW       	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_QW      	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_QW    	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_QW  	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_QW       	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_QW      	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_QW      	1
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_MASK      	0xffffffffffffffffull
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_BP        	0
#define AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_MASK          	0xe000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_MASK 	0x1ffffffffffff800ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_MASK             	0x0000000000000400ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_MASK      	0x00000000000003f0ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_MASK           	0x0000000000000008ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_MASK        	0x0000000000000007ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_BP            	61
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_BP   	11
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_BP               	10
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_BP        	4
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_BP             	3
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_BP          	0
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_QW            	2
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_QW   	2
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_QW               	2
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_QW        	2
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_QW             	2
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_MASK         	0x8000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_MASK          	0x4000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_MASK     	0x3000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_MASK    	0x0800000000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_MASK  	0x07ff000000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_MASK	0x0000e00000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_MASK     	0x00001fe000000000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_MASK    	0x0000001fffc00000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_MASK    	0x00000000003f0000ull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_MASK     	0x000000000000ffffull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_BP           	63
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_BP            	62
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_BP       	60
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_BP      	59
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_BP    	48
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_BP  	45
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_BP       	37
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_BP      	22
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_BP      	16
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_BP       	0
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_QW           	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_QW            	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_QW       	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_QW      	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_QW    	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_QW  	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_QW       	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_QW      	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_QW      	1
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_MASK      	0xffffffffffffffffull
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_BP        	0
#define AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_MASK          	0xe000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_MASK 	0x1ffffffffffff800ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_MASK             	0x0000000000000400ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_MASK      	0x00000000000003f0ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_MASK           	0x0000000000000008ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_MASK        	0x0000000000000007ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_BP            	61
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_BP   	11
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_BP               	10
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_BP        	4
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_BP             	3
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_BP          	0
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_QW            	2
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_QW   	2
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_QW               	2
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_QW        	2
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_QW             	2
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_QW          	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_MASK         	0x8000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_MASK          	0x4000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_MASK     	0x3000000000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_MASK    	0x0800000000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_MASK  	0x07ff000000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_MASK	0x0000e00000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_MASK     	0x00001fe000000000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_MASK    	0x0000001fffc00000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_MASK    	0x00000000003f0000ull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_MASK     	0x000000000000ffffull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_BP           	63
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_BP            	62
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_BP       	60
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_BP      	59
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_BP    	48
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_BP  	45
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_BP       	37
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_BP      	22
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_BP      	16
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_BP       	0
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_QW           	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_QW            	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_QW       	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_QW      	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_QW    	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_QW  	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_QW       	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_QW      	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_QW      	1
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_QW       	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_MASK      	0xffffffffffffffffull
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_BP        	0
#define AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_QW        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_MASK         	0xe000000000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_MASK	0x1ff0000000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_MASK       	0x0008000000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_MASK  	0x0007000000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_MASK  	0x0000c00000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_MASK	0x00003f0000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_MASK	0x000000ffff000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_MASK	0x0000000000ff0000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_MASK       	0x0000000000008000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_MASK  	0x0000000000007000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_MASK  	0x0000000000000c00ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_MASK	0x00000000000003f0ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_MASK	0x000000000000000full
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_BP           	61
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_BP  	52
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_BP         	51
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_BP    	48
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_BP    	46
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_BP 	40
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_BP  	24
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_BP	16
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_BP         	15
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_BP    	12
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_BP    	10
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_BP 	4
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_BP  	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_QW           	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_QW  	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_QW         	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_QW    	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_QW    	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_QW 	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_QW  	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_QW	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_QW         	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_QW    	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_QW    	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_QW 	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_QW  	2
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_MASK	0xfff0000000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_MASK	0x000ff00000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_MASK      	0x0000080000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_MASK  	0x0000070000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_MASK 	0x000000c000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_MASK	0x0000003f00000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_MASK	0x00000000ffff0000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_MASK	0x000000000000ff00ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_MASK      	0x0000000000000080ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_MASK 	0x0000000000000070ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_MASK 	0x000000000000000cull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_MASK	0x0000000000000003ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_BP 	52
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_BP	44
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_BP        	43
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_BP    	40
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_BP   	38
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_BP	32
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_BP 	16
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_BP	8
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_BP        	7
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_BP   	4
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_BP   	2
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_BP	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_QW 	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_QW	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_QW        	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_QW    	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_QW   	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_QW	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_QW 	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_QW	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_QW        	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_QW   	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_QW   	1
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_QW	1
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK DEFINES
 */
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_MASK	0xf000000000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_MASK	0x0ffff00000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_MASK	0x00000ff000000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_MASK       	0x0000000800000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_MASK  	0x0000000700000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_MASK  	0x00000000c0000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_MASK	0x000000003f000000ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_MASK	0x0000000000ffff00ull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_MASK	0x00000000000000ffull
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_BP 	60
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_BP  	44
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_BP	36
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_BP         	35
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_BP    	32
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_BP    	30
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_BP 	24
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_BP  	8
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_BP	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_QW 	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_QW  	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_QW	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_QW         	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_QW    	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_QW    	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_QW 	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_QW  	0
#define AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_QW	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_CFG_PARAMS DEFINES
 */
#define AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_MASK                        	0x0000000070000000ull
#define AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_MASK                           	0x000000000fff0000ull
#define AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_MASK                        	0x0000000000002000ull
#define AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_MASK                      	0x0000000000001000ull
#define AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_MASK                    	0x0000000000000f00ull
#define AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_MASK                  	0x00000000000000f0ull
#define AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_MASK                  	0x000000000000000full
#define AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_BP                          	28
#define AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_BP                             	16
#define AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_BP                          	13
#define AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_BP                        	12
#define AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_BP                      	8
#define AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_BP                    	4
#define AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_BP                    	0
#define AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_QW                          	0
#define AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_QW                             	0
#define AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_QW                          	0
#define AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_QW                        	0
#define AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_QW                      	0
#define AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_QW                    	0
#define AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_QW                    	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_CFG_WEDGE0 DEFINES
 */
#define AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_MASK                          	0x0f00000000000000ull
#define AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_MASK                        	0x00f0000000000000ull
#define AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_MASK                          	0x000f000000000000ull
#define AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_MASK                         	0x0000f00000000000ull
#define AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_MASK                         	0x00000f0000000000ull
#define AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_MASK                         	0x000000f000000000ull
#define AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_MASK                         	0x0000000f00000000ull
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_MASK                     	0x00000000f0000000ull
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_MASK                     	0x000000000f000000ull
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_MASK                     	0x0000000000f00000ull
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_MASK                     	0x00000000000f0000ull
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_MASK                     	0x000000000000f000ull
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_MASK                     	0x0000000000000f00ull
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_MASK                     	0x00000000000000f0ull
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_MASK                     	0x000000000000000full
#define AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_BP                            	56
#define AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_BP                          	52
#define AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_BP                            	48
#define AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_BP                           	44
#define AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_BP                           	40
#define AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_BP                           	36
#define AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_BP                           	32
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_BP                       	28
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_BP                       	24
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_BP                       	20
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_BP                       	16
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_BP                       	12
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_BP                       	8
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_BP                       	4
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_BP                       	0
#define AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_QW                            	0
#define AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_QW                          	0
#define AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_QW                            	0
#define AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_QW                           	0
#define AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_QW                           	0
#define AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_QW                           	0
#define AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_QW                           	0
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_QW                       	0
#define AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_CFG_WEDGE1 DEFINES
 */
#define AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_MASK                  	0xffffffff00000000ull
#define AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_MASK                     	0x00000000ffffffffull
#define AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_BP                    	32
#define AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_BP                       	0
#define AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_QW                    	0
#define AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_QW                       	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_ERR_FLG DEFINES
 */
#define AR_LB_ERR_FLG_NIC_HSS_IRQ_MASK                                  	0x3c00000000000000ull
#define AR_LB_ERR_FLG_NL_HSS_IRQ_MASK                                   	0x0200000000000000ull
#define AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_MASK                             	0x01e0000000000000ull
#define AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_MASK                              	0x0010000000000000ull
#define AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_MASK                              	0x0008000000000000ull
#define AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_MASK                              	0x0004000000000000ull
#define AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_MASK                              	0x0002000000000000ull
#define AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_MASK                              	0x0001000000000000ull
#define AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_MASK                              	0x0000800000000000ull
#define AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_MASK                        	0x0000400000000000ull
#define AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_MASK                        	0x0000200000000000ull
#define AR_LB_ERR_FLG_NP_HSS_IRQ_MASK                                   	0x0000100000000000ull
#define AR_LB_ERR_FLG_LB_NL_REQ_PARITY_MASK                             	0x0000080000000000ull
#define AR_LB_ERR_FLG_LB_NL_REQ_MBE_MASK                                	0x0000040000000000ull
#define AR_LB_ERR_FLG_LB_NL_REQ_SBE_MASK                                	0x0000020000000000ull
#define AR_LB_ERR_FLG_LB_PI3_BUF_PERR_MASK                              	0x0000010000000000ull
#define AR_LB_ERR_FLG_LB_PI2_BUF_PERR_MASK                              	0x0000008000000000ull
#define AR_LB_ERR_FLG_LB_PI1_BUF_PERR_MASK                              	0x0000004000000000ull
#define AR_LB_ERR_FLG_LB_PI0_BUF_PERR_MASK                              	0x0000002000000000ull
#define AR_LB_ERR_FLG_LB_PI3_RSP_ERR_MASK                               	0x0000001000000000ull
#define AR_LB_ERR_FLG_LB_PI2_RSP_ERR_MASK                               	0x0000000800000000ull
#define AR_LB_ERR_FLG_LB_PI1_RSP_ERR_MASK                               	0x0000000400000000ull
#define AR_LB_ERR_FLG_LB_PI0_RSP_ERR_MASK                               	0x0000000200000000ull
#define AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_MASK                          	0x0000000100000000ull
#define AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_MASK                        	0x0000000080000000ull
#define AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_MASK                        	0x0000000040000000ull
#define AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_MASK                       	0x0000000020000000ull
#define AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_MASK                       	0x0000000010000000ull
#define AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_MASK                       	0x0000000008000000ull
#define AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_MASK                       	0x0000000004000000ull
#define AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK                      	0x0000000002000000ull
#define AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK                      	0x0000000001000000ull
#define AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK                      	0x0000000000800000ull
#define AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK                      	0x0000000000400000ull
#define AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK                      	0x0000000000200000ull
#define AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK                      	0x0000000000100000ull
#define AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK                      	0x0000000000080000ull
#define AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK                      	0x0000000000040000ull
#define AR_LB_ERR_FLG_LB_JTAG_PRETAIL_MASK                              	0x0000000000020000ull
#define AR_LB_ERR_FLG_LB_JTAG_NOTAIL_MASK                               	0x0000000000010000ull
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_MASK                         	0x0000000000008000ull
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_MASK                         	0x0000000000004000ull
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_MASK                         	0x0000000000002000ull
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_MASK                         	0x0000000000001000ull
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_MASK                         	0x0000000000000800ull
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_MASK                         	0x0000000000000400ull
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_MASK                         	0x0000000000000200ull
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_MASK                         	0x0000000000000100ull
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK                        	0x0000000000000080ull
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK                        	0x0000000000000040ull
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK                        	0x0000000000000020ull
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK                        	0x0000000000000010ull
#define AR_LB_ERR_FLG_LB_NL_BAD_PKT_MASK                                	0x0000000000000008ull
#define AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_MASK                              	0x0000000000000004ull
#define AR_LB_ERR_FLG_LB_NL_RSP_VAL_MASK                                	0x0000000000000002ull
#define AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_LB_ERR_FLG_NIC_HSS_IRQ_BP                                    	58
#define AR_LB_ERR_FLG_NL_HSS_IRQ_BP                                     	57
#define AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_BP                               	53
#define AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_BP                                	52
#define AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_BP                                	51
#define AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_BP                                	50
#define AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_BP                                	49
#define AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_BP                                	48
#define AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_BP                                	47
#define AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_BP                          	46
#define AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_BP                          	45
#define AR_LB_ERR_FLG_NP_HSS_IRQ_BP                                     	44
#define AR_LB_ERR_FLG_LB_NL_REQ_PARITY_BP                               	43
#define AR_LB_ERR_FLG_LB_NL_REQ_MBE_BP                                  	42
#define AR_LB_ERR_FLG_LB_NL_REQ_SBE_BP                                  	41
#define AR_LB_ERR_FLG_LB_PI3_BUF_PERR_BP                                	40
#define AR_LB_ERR_FLG_LB_PI2_BUF_PERR_BP                                	39
#define AR_LB_ERR_FLG_LB_PI1_BUF_PERR_BP                                	38
#define AR_LB_ERR_FLG_LB_PI0_BUF_PERR_BP                                	37
#define AR_LB_ERR_FLG_LB_PI3_RSP_ERR_BP                                 	36
#define AR_LB_ERR_FLG_LB_PI2_RSP_ERR_BP                                 	35
#define AR_LB_ERR_FLG_LB_PI1_RSP_ERR_BP                                 	34
#define AR_LB_ERR_FLG_LB_PI0_RSP_ERR_BP                                 	33
#define AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_BP                            	32
#define AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_BP                          	31
#define AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_BP                          	30
#define AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_BP                         	29
#define AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_BP                         	28
#define AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_BP                         	27
#define AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_BP                         	26
#define AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_BP                        	25
#define AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_BP                        	24
#define AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_BP                        	23
#define AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_BP                        	22
#define AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_BP                        	21
#define AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_BP                        	20
#define AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_BP                        	19
#define AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_BP                        	18
#define AR_LB_ERR_FLG_LB_JTAG_PRETAIL_BP                                	17
#define AR_LB_ERR_FLG_LB_JTAG_NOTAIL_BP                                 	16
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_BP                           	15
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_BP                           	14
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_BP                           	13
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_BP                           	12
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_BP                           	11
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_BP                           	10
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_BP                           	9
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_BP                           	8
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_BP                          	7
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_BP                          	6
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_BP                          	5
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_BP                          	4
#define AR_LB_ERR_FLG_LB_NL_BAD_PKT_BP                                  	3
#define AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_BP                                	2
#define AR_LB_ERR_FLG_LB_NL_RSP_VAL_BP                                  	1
#define AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_BP                               	0
#define AR_LB_ERR_FLG_NIC_HSS_IRQ_QW                                    	0
#define AR_LB_ERR_FLG_NL_HSS_IRQ_QW                                     	0
#define AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_QW                               	0
#define AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_QW                                	0
#define AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_QW                                	0
#define AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_QW                                	0
#define AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_QW                                	0
#define AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_QW                                	0
#define AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_QW                                	0
#define AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_QW                          	0
#define AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_QW                          	0
#define AR_LB_ERR_FLG_NP_HSS_IRQ_QW                                     	0
#define AR_LB_ERR_FLG_LB_NL_REQ_PARITY_QW                               	0
#define AR_LB_ERR_FLG_LB_NL_REQ_MBE_QW                                  	0
#define AR_LB_ERR_FLG_LB_NL_REQ_SBE_QW                                  	0
#define AR_LB_ERR_FLG_LB_PI3_BUF_PERR_QW                                	0
#define AR_LB_ERR_FLG_LB_PI2_BUF_PERR_QW                                	0
#define AR_LB_ERR_FLG_LB_PI1_BUF_PERR_QW                                	0
#define AR_LB_ERR_FLG_LB_PI0_BUF_PERR_QW                                	0
#define AR_LB_ERR_FLG_LB_PI3_RSP_ERR_QW                                 	0
#define AR_LB_ERR_FLG_LB_PI2_RSP_ERR_QW                                 	0
#define AR_LB_ERR_FLG_LB_PI1_RSP_ERR_QW                                 	0
#define AR_LB_ERR_FLG_LB_PI0_RSP_ERR_QW                                 	0
#define AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_QW                            	0
#define AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_QW                          	0
#define AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_QW                          	0
#define AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_FLG_LB_JTAG_PRETAIL_QW                                	0
#define AR_LB_ERR_FLG_LB_JTAG_NOTAIL_QW                                 	0
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_QW                          	0
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_QW                          	0
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_QW                          	0
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_QW                          	0
#define AR_LB_ERR_FLG_LB_NL_BAD_PKT_QW                                  	0
#define AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_QW                                	0
#define AR_LB_ERR_FLG_LB_NL_RSP_VAL_QW                                  	0
#define AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#define AR_LB_ERR_FLG_NIC_HSS_IRQ_EC                                    	A_EC_INFO
#define AR_LB_ERR_FLG_NL_HSS_IRQ_EC                                     	A_EC_INFO
#define AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_EC                               	A_EC_INFO
#define AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_EC                                	A_EC_INFO
#define AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_EC                                	A_EC_INFO
#define AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_EC                                	A_EC_INFO
#define AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_EC                                	A_EC_INFO
#define AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_EC                                	A_EC_INFO
#define AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_EC                                	A_EC_INFO
#define AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_NP_HSS_IRQ_EC                                     	A_EC_INFO
#define AR_LB_ERR_FLG_LB_NL_REQ_PARITY_EC                               	A_EC_XIENT
#define AR_LB_ERR_FLG_LB_NL_REQ_MBE_EC                                  	A_EC_XIENT
#define AR_LB_ERR_FLG_LB_NL_REQ_SBE_EC                                  	A_EC_CORR
#define AR_LB_ERR_FLG_LB_PI3_BUF_PERR_EC                                	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI2_BUF_PERR_EC                                	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI1_BUF_PERR_EC                                	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI0_BUF_PERR_EC                                	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI3_RSP_ERR_EC                                 	A_EC_INFO
#define AR_LB_ERR_FLG_LB_PI2_RSP_ERR_EC                                 	A_EC_INFO
#define AR_LB_ERR_FLG_LB_PI1_RSP_ERR_EC                                 	A_EC_INFO
#define AR_LB_ERR_FLG_LB_PI0_RSP_ERR_EC                                 	A_EC_INFO
#define AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_EC                            	A_EC_INFO
#define AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_EC                         	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_EC                         	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_EC                         	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_EC                         	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_EC                        	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_PRETAIL_EC                                	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_NOTAIL_EC                                 	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_EC                           	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_EC                          	A_EC_CRIT
#define AR_LB_ERR_FLG_LB_NL_BAD_PKT_EC                                  	A_EC_XACT
#define AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_EC                                	A_EC_XACT
#define AR_LB_ERR_FLG_LB_NL_RSP_VAL_EC                                  	A_EC_INFO
#define AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_EC                               	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_ERR_CLR DEFINES
 */
#define AR_LB_ERR_CLR_NIC_HSS_IRQ_MASK                                  	0x3c00000000000000ull
#define AR_LB_ERR_CLR_NL_HSS_IRQ_MASK                                   	0x0200000000000000ull
#define AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_MASK                             	0x01e0000000000000ull
#define AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_MASK                              	0x0010000000000000ull
#define AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_MASK                              	0x0008000000000000ull
#define AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_MASK                              	0x0004000000000000ull
#define AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_MASK                              	0x0002000000000000ull
#define AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_MASK                              	0x0001000000000000ull
#define AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_MASK                              	0x0000800000000000ull
#define AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_MASK                        	0x0000400000000000ull
#define AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_MASK                        	0x0000200000000000ull
#define AR_LB_ERR_CLR_NP_HSS_IRQ_MASK                                   	0x0000100000000000ull
#define AR_LB_ERR_CLR_LB_NL_REQ_PARITY_MASK                             	0x0000080000000000ull
#define AR_LB_ERR_CLR_LB_NL_REQ_MBE_MASK                                	0x0000040000000000ull
#define AR_LB_ERR_CLR_LB_NL_REQ_SBE_MASK                                	0x0000020000000000ull
#define AR_LB_ERR_CLR_LB_PI3_BUF_PERR_MASK                              	0x0000010000000000ull
#define AR_LB_ERR_CLR_LB_PI2_BUF_PERR_MASK                              	0x0000008000000000ull
#define AR_LB_ERR_CLR_LB_PI1_BUF_PERR_MASK                              	0x0000004000000000ull
#define AR_LB_ERR_CLR_LB_PI0_BUF_PERR_MASK                              	0x0000002000000000ull
#define AR_LB_ERR_CLR_LB_PI3_RSP_ERR_MASK                               	0x0000001000000000ull
#define AR_LB_ERR_CLR_LB_PI2_RSP_ERR_MASK                               	0x0000000800000000ull
#define AR_LB_ERR_CLR_LB_PI1_RSP_ERR_MASK                               	0x0000000400000000ull
#define AR_LB_ERR_CLR_LB_PI0_RSP_ERR_MASK                               	0x0000000200000000ull
#define AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_MASK                          	0x0000000100000000ull
#define AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_MASK                        	0x0000000080000000ull
#define AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_MASK                        	0x0000000040000000ull
#define AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_MASK                       	0x0000000020000000ull
#define AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_MASK                       	0x0000000010000000ull
#define AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_MASK                       	0x0000000008000000ull
#define AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_MASK                       	0x0000000004000000ull
#define AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_MASK                      	0x0000000002000000ull
#define AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_MASK                      	0x0000000001000000ull
#define AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_MASK                      	0x0000000000800000ull
#define AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_MASK                      	0x0000000000400000ull
#define AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_MASK                      	0x0000000000200000ull
#define AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_MASK                      	0x0000000000100000ull
#define AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_MASK                      	0x0000000000080000ull
#define AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_MASK                      	0x0000000000040000ull
#define AR_LB_ERR_CLR_LB_JTAG_PRETAIL_MASK                              	0x0000000000020000ull
#define AR_LB_ERR_CLR_LB_JTAG_NOTAIL_MASK                               	0x0000000000010000ull
#define AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_MASK                         	0x0000000000008000ull
#define AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_MASK                         	0x0000000000004000ull
#define AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_MASK                         	0x0000000000002000ull
#define AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_MASK                         	0x0000000000001000ull
#define AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_MASK                         	0x0000000000000800ull
#define AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_MASK                         	0x0000000000000400ull
#define AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_MASK                         	0x0000000000000200ull
#define AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_MASK                         	0x0000000000000100ull
#define AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_MASK                        	0x0000000000000080ull
#define AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_MASK                        	0x0000000000000040ull
#define AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_MASK                        	0x0000000000000020ull
#define AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_MASK                        	0x0000000000000010ull
#define AR_LB_ERR_CLR_LB_NL_BAD_PKT_MASK                                	0x0000000000000008ull
#define AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_MASK                              	0x0000000000000004ull
#define AR_LB_ERR_CLR_LB_NL_RSP_VAL_MASK                                	0x0000000000000002ull
#define AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_MASK                             	0x0000000000000001ull
#define AR_LB_ERR_CLR_NIC_HSS_IRQ_BP                                    	58
#define AR_LB_ERR_CLR_NL_HSS_IRQ_BP                                     	57
#define AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_BP                               	53
#define AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_BP                                	52
#define AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_BP                                	51
#define AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_BP                                	50
#define AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_BP                                	49
#define AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_BP                                	48
#define AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_BP                                	47
#define AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_BP                          	46
#define AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_BP                          	45
#define AR_LB_ERR_CLR_NP_HSS_IRQ_BP                                     	44
#define AR_LB_ERR_CLR_LB_NL_REQ_PARITY_BP                               	43
#define AR_LB_ERR_CLR_LB_NL_REQ_MBE_BP                                  	42
#define AR_LB_ERR_CLR_LB_NL_REQ_SBE_BP                                  	41
#define AR_LB_ERR_CLR_LB_PI3_BUF_PERR_BP                                	40
#define AR_LB_ERR_CLR_LB_PI2_BUF_PERR_BP                                	39
#define AR_LB_ERR_CLR_LB_PI1_BUF_PERR_BP                                	38
#define AR_LB_ERR_CLR_LB_PI0_BUF_PERR_BP                                	37
#define AR_LB_ERR_CLR_LB_PI3_RSP_ERR_BP                                 	36
#define AR_LB_ERR_CLR_LB_PI2_RSP_ERR_BP                                 	35
#define AR_LB_ERR_CLR_LB_PI1_RSP_ERR_BP                                 	34
#define AR_LB_ERR_CLR_LB_PI0_RSP_ERR_BP                                 	33
#define AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_BP                            	32
#define AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_BP                          	31
#define AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_BP                          	30
#define AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_BP                         	29
#define AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_BP                         	28
#define AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_BP                         	27
#define AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_BP                         	26
#define AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_BP                        	25
#define AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_BP                        	24
#define AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_BP                        	23
#define AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_BP                        	22
#define AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_BP                        	21
#define AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_BP                        	20
#define AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_BP                        	19
#define AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_BP                        	18
#define AR_LB_ERR_CLR_LB_JTAG_PRETAIL_BP                                	17
#define AR_LB_ERR_CLR_LB_JTAG_NOTAIL_BP                                 	16
#define AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_BP                           	15
#define AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_BP                           	14
#define AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_BP                           	13
#define AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_BP                           	12
#define AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_BP                           	11
#define AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_BP                           	10
#define AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_BP                           	9
#define AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_BP                           	8
#define AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_BP                          	7
#define AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_BP                          	6
#define AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_BP                          	5
#define AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_BP                          	4
#define AR_LB_ERR_CLR_LB_NL_BAD_PKT_BP                                  	3
#define AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_BP                                	2
#define AR_LB_ERR_CLR_LB_NL_RSP_VAL_BP                                  	1
#define AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_BP                               	0
#define AR_LB_ERR_CLR_NIC_HSS_IRQ_QW                                    	0
#define AR_LB_ERR_CLR_NL_HSS_IRQ_QW                                     	0
#define AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_QW                               	0
#define AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_QW                                	0
#define AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_QW                                	0
#define AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_QW                                	0
#define AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_QW                                	0
#define AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_QW                                	0
#define AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_QW                                	0
#define AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_QW                          	0
#define AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_QW                          	0
#define AR_LB_ERR_CLR_NP_HSS_IRQ_QW                                     	0
#define AR_LB_ERR_CLR_LB_NL_REQ_PARITY_QW                               	0
#define AR_LB_ERR_CLR_LB_NL_REQ_MBE_QW                                  	0
#define AR_LB_ERR_CLR_LB_NL_REQ_SBE_QW                                  	0
#define AR_LB_ERR_CLR_LB_PI3_BUF_PERR_QW                                	0
#define AR_LB_ERR_CLR_LB_PI2_BUF_PERR_QW                                	0
#define AR_LB_ERR_CLR_LB_PI1_BUF_PERR_QW                                	0
#define AR_LB_ERR_CLR_LB_PI0_BUF_PERR_QW                                	0
#define AR_LB_ERR_CLR_LB_PI3_RSP_ERR_QW                                 	0
#define AR_LB_ERR_CLR_LB_PI2_RSP_ERR_QW                                 	0
#define AR_LB_ERR_CLR_LB_PI1_RSP_ERR_QW                                 	0
#define AR_LB_ERR_CLR_LB_PI0_RSP_ERR_QW                                 	0
#define AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_QW                            	0
#define AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_QW                          	0
#define AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_QW                          	0
#define AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_QW                         	0
#define AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_CLR_LB_JTAG_PRETAIL_QW                                	0
#define AR_LB_ERR_CLR_LB_JTAG_NOTAIL_QW                                 	0
#define AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_QW                           	0
#define AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_QW                          	0
#define AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_QW                          	0
#define AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_QW                          	0
#define AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_QW                          	0
#define AR_LB_ERR_CLR_LB_NL_BAD_PKT_QW                                  	0
#define AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_QW                                	0
#define AR_LB_ERR_CLR_LB_NL_RSP_VAL_QW                                  	0
#define AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_QW                               	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC0_PI0_ERR_FLG DEFINES
 */
#define AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_BP                             	32
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_QW                             	0
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#define AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_EC                             	A_EC_INFO
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_EC                            	A_EC_INFO
#define AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_EC                      	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC0_PI0_ERR_HSS_MSK DEFINES
 */
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_MASK                       	0x000001ff00000000ull
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_MASK                      	0x000000000003fffeull
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK                	0x0000000000000001ull
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_BP                         	32
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_BP                        	1
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP                  	0
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_QW                         	0
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_QW                        	0
#define AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC0_PI0_ERR_CLR DEFINES
 */
#define AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_BP                             	32
#define AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_QW                             	0
#define AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC0_PI0_ERR_FIRST_FLG DEFINES
 */
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_MASK                     	0x000001ff00000000ull
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_MASK                    	0x000000000003fffeull
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK              	0x0000000000000001ull
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_BP                       	32
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_BP                      	1
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP                	0
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_QW                       	0
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_QW                      	0
#define AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC1_PI1_ERR_FLG DEFINES
 */
#define AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_BP                             	32
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_QW                             	0
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#define AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_EC                             	A_EC_INFO
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_EC                            	A_EC_INFO
#define AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_EC                      	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC1_PI1_ERR_HSS_MSK DEFINES
 */
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_MASK                       	0x000001ff00000000ull
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_MASK                      	0x000000000003fffeull
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK                	0x0000000000000001ull
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_BP                         	32
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_BP                        	1
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP                  	0
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_QW                         	0
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_QW                        	0
#define AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC1_PI1_ERR_CLR DEFINES
 */
#define AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_BP                             	32
#define AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_QW                             	0
#define AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC1_PI1_ERR_FIRST_FLG DEFINES
 */
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_MASK                     	0x000001ff00000000ull
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_MASK                    	0x000000000003fffeull
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK              	0x0000000000000001ull
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_BP                       	32
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_BP                      	1
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP                	0
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_QW                       	0
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_QW                      	0
#define AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC2_PI2_ERR_FLG DEFINES
 */
#define AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_BP                             	32
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_QW                             	0
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#define AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_EC                             	A_EC_INFO
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_EC                            	A_EC_INFO
#define AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_EC                      	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC2_PI2_ERR_HSS_MSK DEFINES
 */
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_MASK                       	0x000001ff00000000ull
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_MASK                      	0x000000000003fffeull
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK                	0x0000000000000001ull
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_BP                         	32
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_BP                        	1
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP                  	0
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_QW                         	0
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_QW                        	0
#define AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC2_PI2_ERR_CLR DEFINES
 */
#define AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_BP                             	32
#define AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_QW                             	0
#define AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC2_PI2_ERR_FIRST_FLG DEFINES
 */
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_MASK                     	0x000001ff00000000ull
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_MASK                    	0x000000000003fffeull
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK              	0x0000000000000001ull
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_BP                       	32
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_BP                      	1
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP                	0
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_QW                       	0
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_QW                      	0
#define AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC3_PI3_ERR_FLG DEFINES
 */
#define AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_BP                             	32
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_QW                             	0
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#define AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_EC                             	A_EC_INFO
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_EC                            	A_EC_INFO
#define AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_EC                      	A_EC_DIAG
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC3_PI3_ERR_HSS_MSK DEFINES
 */
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_MASK                       	0x000001ff00000000ull
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_MASK                      	0x000000000003fffeull
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK                	0x0000000000000001ull
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_BP                         	32
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_BP                        	1
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP                  	0
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_QW                         	0
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_QW                        	0
#define AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_QW                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC3_PI3_ERR_CLR DEFINES
 */
#define AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_MASK                           	0x000001ff00000000ull
#define AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_MASK                          	0x000000000003fffeull
#define AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_MASK                    	0x0000000000000001ull
#define AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_BP                             	32
#define AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_BP                            	1
#define AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_BP                      	0
#define AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_QW                             	0
#define AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_QW                            	0
#define AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_QW                      	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NIC3_PI3_ERR_FIRST_FLG DEFINES
 */
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_MASK                     	0x000001ff00000000ull
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_MASK                    	0x000000000003fffeull
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK              	0x0000000000000001ull
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_BP                       	32
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_BP                      	1
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP                	0
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_QW                       	0
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_QW                      	0
#define AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_QW                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_PI0_ERR_OS_MSK DEFINES
 */
#define AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_MASK                           	0x3c00000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_MASK                            	0x0200000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK                      	0x01e0000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK                       	0x0010000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK                       	0x0008000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK                       	0x0004000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK                       	0x0002000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK                       	0x0001000000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK                       	0x0000800000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK                 	0x0000400000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK                 	0x0000200000000000ull
#define AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_MASK                            	0x0000100000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK                      	0x0000080000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_MASK                         	0x0000040000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_MASK                         	0x0000020000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK                       	0x0000010000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK                       	0x0000008000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK                       	0x0000004000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK                       	0x0000002000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK                        	0x0000001000000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK                        	0x0000000800000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK                        	0x0000000400000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK                        	0x0000000200000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK                   	0x0000000100000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK                 	0x0000000080000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK                 	0x0000000040000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK                	0x0000000020000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK                	0x0000000010000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK                	0x0000000008000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK                	0x0000000004000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK               	0x0000000002000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK               	0x0000000001000000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK               	0x0000000000800000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK               	0x0000000000400000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK               	0x0000000000200000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK               	0x0000000000100000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK               	0x0000000000080000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK               	0x0000000000040000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK                       	0x0000000000020000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK                        	0x0000000000010000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK                  	0x0000000000008000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK                  	0x0000000000004000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK                  	0x0000000000002000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK                  	0x0000000000001000ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK                  	0x0000000000000800ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK                  	0x0000000000000400ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK                  	0x0000000000000200ull
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK                  	0x0000000000000100ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK                 	0x0000000000000080ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK                 	0x0000000000000040ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK                 	0x0000000000000020ull
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK                 	0x0000000000000010ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_MASK                         	0x0000000000000008ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK                       	0x0000000000000004ull
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_MASK                         	0x0000000000000002ull
#define AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK                      	0x0000000000000001ull
#define AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_BP                             	58
#define AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_BP                              	57
#define AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP                        	53
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP                         	52
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP                         	51
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP                         	50
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP                         	49
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP                         	48
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP                         	47
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP                   	46
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP                   	45
#define AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_BP                              	44
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_BP                        	43
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_BP                           	42
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_BP                           	41
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_BP                         	40
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_BP                         	39
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_BP                         	38
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_BP                         	37
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_BP                          	36
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_BP                          	35
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_BP                          	34
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_BP                          	33
#define AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP                     	32
#define AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP                   	31
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP                   	30
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP                  	29
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP                  	28
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP                  	27
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP                  	26
#define AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP                 	25
#define AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP                 	24
#define AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP                 	23
#define AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP                 	22
#define AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP                 	21
#define AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP                 	20
#define AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP                 	19
#define AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP                 	18
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_BP                         	17
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_BP                          	16
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP                    	15
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP                    	14
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP                    	13
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP                    	12
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP                    	11
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP                    	10
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP                    	9
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP                    	8
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP                   	7
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP                   	6
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP                   	5
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP                   	4
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_BP                           	3
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP                         	2
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_BP                           	1
#define AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP                        	0
#define AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_QW                             	0
#define AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_QW                              	0
#define AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_QW                        	0
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_QW                              	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_QW                        	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_QW                           	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_QW                           	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_QW                          	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_QW                          	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_QW                          	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_QW                          	0
#define AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_QW                     	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_QW                          	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_QW                   	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_QW                           	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_QW                         	0
#define AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_QW                           	0
#define AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_PI1_ERR_OS_MSK DEFINES
 */
#define AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_MASK                           	0x3c00000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_MASK                            	0x0200000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK                      	0x01e0000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK                       	0x0010000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK                       	0x0008000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK                       	0x0004000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK                       	0x0002000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK                       	0x0001000000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK                       	0x0000800000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK                 	0x0000400000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK                 	0x0000200000000000ull
#define AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_MASK                            	0x0000100000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK                      	0x0000080000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_MASK                         	0x0000040000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_MASK                         	0x0000020000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK                       	0x0000010000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK                       	0x0000008000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK                       	0x0000004000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK                       	0x0000002000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK                        	0x0000001000000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK                        	0x0000000800000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK                        	0x0000000400000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK                        	0x0000000200000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK                   	0x0000000100000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK                 	0x0000000080000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK                 	0x0000000040000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK                	0x0000000020000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK                	0x0000000010000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK                	0x0000000008000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK                	0x0000000004000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK               	0x0000000002000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK               	0x0000000001000000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK               	0x0000000000800000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK               	0x0000000000400000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK               	0x0000000000200000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK               	0x0000000000100000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK               	0x0000000000080000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK               	0x0000000000040000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK                       	0x0000000000020000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK                        	0x0000000000010000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK                  	0x0000000000008000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK                  	0x0000000000004000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK                  	0x0000000000002000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK                  	0x0000000000001000ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK                  	0x0000000000000800ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK                  	0x0000000000000400ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK                  	0x0000000000000200ull
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK                  	0x0000000000000100ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK                 	0x0000000000000080ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK                 	0x0000000000000040ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK                 	0x0000000000000020ull
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK                 	0x0000000000000010ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_MASK                         	0x0000000000000008ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK                       	0x0000000000000004ull
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_MASK                         	0x0000000000000002ull
#define AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK                      	0x0000000000000001ull
#define AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_BP                             	58
#define AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_BP                              	57
#define AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP                        	53
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP                         	52
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP                         	51
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP                         	50
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP                         	49
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP                         	48
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP                         	47
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP                   	46
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP                   	45
#define AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_BP                              	44
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_BP                        	43
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_BP                           	42
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_BP                           	41
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_BP                         	40
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_BP                         	39
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_BP                         	38
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_BP                         	37
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_BP                          	36
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_BP                          	35
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_BP                          	34
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_BP                          	33
#define AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP                     	32
#define AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP                   	31
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP                   	30
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP                  	29
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP                  	28
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP                  	27
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP                  	26
#define AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP                 	25
#define AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP                 	24
#define AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP                 	23
#define AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP                 	22
#define AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP                 	21
#define AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP                 	20
#define AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP                 	19
#define AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP                 	18
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_BP                         	17
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_BP                          	16
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP                    	15
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP                    	14
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP                    	13
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP                    	12
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP                    	11
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP                    	10
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP                    	9
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP                    	8
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP                   	7
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP                   	6
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP                   	5
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP                   	4
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_BP                           	3
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP                         	2
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_BP                           	1
#define AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP                        	0
#define AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_QW                             	0
#define AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_QW                              	0
#define AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_QW                        	0
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_QW                              	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_QW                        	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_QW                           	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_QW                           	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_QW                          	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_QW                          	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_QW                          	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_QW                          	0
#define AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_QW                     	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_QW                          	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_QW                   	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_QW                           	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_QW                         	0
#define AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_QW                           	0
#define AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_PI2_ERR_OS_MSK DEFINES
 */
#define AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_MASK                           	0x3c00000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_MASK                            	0x0200000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK                      	0x01e0000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK                       	0x0010000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK                       	0x0008000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK                       	0x0004000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK                       	0x0002000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK                       	0x0001000000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK                       	0x0000800000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK                 	0x0000400000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK                 	0x0000200000000000ull
#define AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_MASK                            	0x0000100000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK                      	0x0000080000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_MASK                         	0x0000040000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_MASK                         	0x0000020000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK                       	0x0000010000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK                       	0x0000008000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK                       	0x0000004000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK                       	0x0000002000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK                        	0x0000001000000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK                        	0x0000000800000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK                        	0x0000000400000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK                        	0x0000000200000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK                   	0x0000000100000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK                 	0x0000000080000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK                 	0x0000000040000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK                	0x0000000020000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK                	0x0000000010000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK                	0x0000000008000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK                	0x0000000004000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK               	0x0000000002000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK               	0x0000000001000000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK               	0x0000000000800000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK               	0x0000000000400000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK               	0x0000000000200000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK               	0x0000000000100000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK               	0x0000000000080000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK               	0x0000000000040000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK                       	0x0000000000020000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK                        	0x0000000000010000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK                  	0x0000000000008000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK                  	0x0000000000004000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK                  	0x0000000000002000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK                  	0x0000000000001000ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK                  	0x0000000000000800ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK                  	0x0000000000000400ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK                  	0x0000000000000200ull
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK                  	0x0000000000000100ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK                 	0x0000000000000080ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK                 	0x0000000000000040ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK                 	0x0000000000000020ull
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK                 	0x0000000000000010ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_MASK                         	0x0000000000000008ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK                       	0x0000000000000004ull
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_MASK                         	0x0000000000000002ull
#define AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK                      	0x0000000000000001ull
#define AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_BP                             	58
#define AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_BP                              	57
#define AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP                        	53
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP                         	52
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP                         	51
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP                         	50
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP                         	49
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP                         	48
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP                         	47
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP                   	46
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP                   	45
#define AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_BP                              	44
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_BP                        	43
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_BP                           	42
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_BP                           	41
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_BP                         	40
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_BP                         	39
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_BP                         	38
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_BP                         	37
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_BP                          	36
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_BP                          	35
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_BP                          	34
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_BP                          	33
#define AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP                     	32
#define AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP                   	31
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP                   	30
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP                  	29
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP                  	28
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP                  	27
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP                  	26
#define AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP                 	25
#define AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP                 	24
#define AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP                 	23
#define AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP                 	22
#define AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP                 	21
#define AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP                 	20
#define AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP                 	19
#define AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP                 	18
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_BP                         	17
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_BP                          	16
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP                    	15
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP                    	14
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP                    	13
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP                    	12
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP                    	11
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP                    	10
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP                    	9
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP                    	8
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP                   	7
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP                   	6
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP                   	5
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP                   	4
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_BP                           	3
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP                         	2
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_BP                           	1
#define AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP                        	0
#define AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_QW                             	0
#define AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_QW                              	0
#define AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_QW                        	0
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_QW                              	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_QW                        	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_QW                           	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_QW                           	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_QW                          	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_QW                          	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_QW                          	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_QW                          	0
#define AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_QW                     	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_QW                          	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_QW                   	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_QW                           	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_QW                         	0
#define AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_QW                           	0
#define AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_PI3_ERR_OS_MSK DEFINES
 */
#define AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_MASK                           	0x3c00000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_MASK                            	0x0200000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK                      	0x01e0000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK                       	0x0010000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK                       	0x0008000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK                       	0x0004000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK                       	0x0002000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK                       	0x0001000000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK                       	0x0000800000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK                 	0x0000400000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK                 	0x0000200000000000ull
#define AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_MASK                            	0x0000100000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK                      	0x0000080000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_MASK                         	0x0000040000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_MASK                         	0x0000020000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK                       	0x0000010000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK                       	0x0000008000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK                       	0x0000004000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK                       	0x0000002000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK                        	0x0000001000000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK                        	0x0000000800000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK                        	0x0000000400000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK                        	0x0000000200000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK                   	0x0000000100000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK                 	0x0000000080000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK                 	0x0000000040000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK                	0x0000000020000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK                	0x0000000010000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK                	0x0000000008000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK                	0x0000000004000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK               	0x0000000002000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK               	0x0000000001000000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK               	0x0000000000800000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK               	0x0000000000400000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK               	0x0000000000200000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK               	0x0000000000100000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK               	0x0000000000080000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK               	0x0000000000040000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK                       	0x0000000000020000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK                        	0x0000000000010000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK                  	0x0000000000008000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK                  	0x0000000000004000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK                  	0x0000000000002000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK                  	0x0000000000001000ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK                  	0x0000000000000800ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK                  	0x0000000000000400ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK                  	0x0000000000000200ull
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK                  	0x0000000000000100ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK                 	0x0000000000000080ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK                 	0x0000000000000040ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK                 	0x0000000000000020ull
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK                 	0x0000000000000010ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_MASK                         	0x0000000000000008ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK                       	0x0000000000000004ull
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_MASK                         	0x0000000000000002ull
#define AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK                      	0x0000000000000001ull
#define AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_BP                             	58
#define AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_BP                              	57
#define AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP                        	53
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP                         	52
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP                         	51
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP                         	50
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP                         	49
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP                         	48
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP                         	47
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP                   	46
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP                   	45
#define AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_BP                              	44
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_BP                        	43
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_BP                           	42
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_BP                           	41
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_BP                         	40
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_BP                         	39
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_BP                         	38
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_BP                         	37
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_BP                          	36
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_BP                          	35
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_BP                          	34
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_BP                          	33
#define AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP                     	32
#define AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP                   	31
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP                   	30
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP                  	29
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP                  	28
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP                  	27
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP                  	26
#define AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP                 	25
#define AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP                 	24
#define AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP                 	23
#define AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP                 	22
#define AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP                 	21
#define AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP                 	20
#define AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP                 	19
#define AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP                 	18
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_BP                         	17
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_BP                          	16
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP                    	15
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP                    	14
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP                    	13
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP                    	12
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP                    	11
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP                    	10
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP                    	9
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP                    	8
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP                   	7
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP                   	6
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP                   	5
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP                   	4
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_BP                           	3
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP                         	2
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_BP                           	1
#define AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP                        	0
#define AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_QW                             	0
#define AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_QW                              	0
#define AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_QW                        	0
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_QW                              	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_QW                        	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_QW                           	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_QW                           	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_QW                          	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_QW                          	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_QW                          	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_QW                          	0
#define AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_QW                     	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_QW                  	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_QW                 	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_QW                          	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_QW                    	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_QW                   	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_QW                           	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_QW                         	0
#define AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_QW                           	0
#define AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_QW                        	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_ERR_HSS_MSK DEFINES
 */
#define AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_MASK                              	0x3c00000000000000ull
#define AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_MASK                               	0x0200000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_MASK                         	0x01e0000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_MASK                          	0x0010000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_MASK                          	0x0008000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_MASK                          	0x0004000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_MASK                          	0x0002000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_MASK                          	0x0001000000000000ull
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_MASK                          	0x0000800000000000ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK                    	0x0000400000000000ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK                    	0x0000200000000000ull
#define AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_MASK                               	0x0000100000000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_MASK                         	0x0000080000000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_MASK                            	0x0000040000000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_MASK                            	0x0000020000000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_MASK                          	0x0000010000000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_MASK                          	0x0000008000000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_MASK                          	0x0000004000000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_MASK                          	0x0000002000000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_MASK                           	0x0000001000000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_MASK                           	0x0000000800000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_MASK                           	0x0000000400000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_MASK                           	0x0000000200000000ull
#define AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_MASK                      	0x0000000100000000ull
#define AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_MASK                    	0x0000000080000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_MASK                    	0x0000000040000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK                   	0x0000000020000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK                   	0x0000000010000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK                   	0x0000000008000000ull
#define AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK                   	0x0000000004000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK                  	0x0000000002000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK                  	0x0000000001000000ull
#define AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK                  	0x0000000000800000ull
#define AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK                  	0x0000000000400000ull
#define AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK                  	0x0000000000200000ull
#define AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK                  	0x0000000000100000ull
#define AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK                  	0x0000000000080000ull
#define AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK                  	0x0000000000040000ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_MASK                          	0x0000000000020000ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_MASK                           	0x0000000000010000ull
#define AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK                     	0x0000000000008000ull
#define AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK                     	0x0000000000004000ull
#define AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK                     	0x0000000000002000ull
#define AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK                     	0x0000000000001000ull
#define AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK                     	0x0000000000000800ull
#define AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK                     	0x0000000000000400ull
#define AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK                     	0x0000000000000200ull
#define AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK                     	0x0000000000000100ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK                    	0x0000000000000080ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK                    	0x0000000000000040ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK                    	0x0000000000000020ull
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK                    	0x0000000000000010ull
#define AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_MASK                            	0x0000000000000008ull
#define AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_MASK                          	0x0000000000000004ull
#define AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_MASK                            	0x0000000000000002ull
#define AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_MASK                         	0x0000000000000001ull
#define AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_BP                                	58
#define AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_BP                                 	57
#define AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_BP                           	53
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_BP                            	52
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_BP                            	51
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_BP                            	50
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_BP                            	49
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_BP                            	48
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_BP                            	47
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_BP                      	46
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_BP                      	45
#define AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_BP                                 	44
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_BP                           	43
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_BP                              	42
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_BP                              	41
#define AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_BP                            	40
#define AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_BP                            	39
#define AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_BP                            	38
#define AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_BP                            	37
#define AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_BP                             	36
#define AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_BP                             	35
#define AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_BP                             	34
#define AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_BP                             	33
#define AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_BP                        	32
#define AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_BP                      	31
#define AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_BP                      	30
#define AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_BP                     	29
#define AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_BP                     	28
#define AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_BP                     	27
#define AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_BP                     	26
#define AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP                    	25
#define AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP                    	24
#define AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP                    	23
#define AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP                    	22
#define AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP                    	21
#define AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP                    	20
#define AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP                    	19
#define AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP                    	18
#define AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_BP                            	17
#define AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_BP                             	16
#define AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_BP                       	15
#define AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_BP                       	14
#define AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_BP                       	13
#define AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_BP                       	12
#define AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_BP                       	11
#define AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_BP                       	10
#define AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_BP                       	9
#define AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_BP                       	8
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP                      	7
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP                      	6
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP                      	5
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP                      	4
#define AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_BP                              	3
#define AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_BP                            	2
#define AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_BP                              	1
#define AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_BP                           	0
#define AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_QW                                	0
#define AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_QW                                 	0
#define AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_QW                           	0
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_QW                      	0
#define AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_QW                                 	0
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_QW                           	0
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_QW                              	0
#define AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_QW                              	0
#define AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_QW                             	0
#define AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_QW                             	0
#define AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_QW                             	0
#define AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_QW                             	0
#define AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_QW                        	0
#define AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_QW                     	0
#define AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_QW                     	0
#define AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_QW                     	0
#define AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_QW                     	0
#define AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_QW                    	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_QW                             	0
#define AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_QW                       	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_QW                      	0
#define AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_QW                              	0
#define AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_QW                            	0
#define AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_QW                              	0
#define AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_QW                           	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_HSS_ERR_FIRST_FLG DEFINES
 */
#define AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_MASK                        	0x3c00000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_MASK                         	0x0200000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_MASK                   	0x01e0000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_MASK                    	0x0010000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_MASK                    	0x0008000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_MASK                    	0x0004000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_MASK                    	0x0002000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_MASK                    	0x0001000000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_MASK                    	0x0000800000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_MASK              	0x0000400000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_MASK              	0x0000200000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_MASK                         	0x0000100000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_MASK                   	0x0000080000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_MASK                      	0x0000040000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_MASK                      	0x0000020000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_MASK                    	0x0000010000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_MASK                    	0x0000008000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_MASK                    	0x0000004000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_MASK                    	0x0000002000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_MASK                     	0x0000001000000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_MASK                     	0x0000000800000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_MASK                     	0x0000000400000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_MASK                     	0x0000000200000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_MASK                	0x0000000100000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_MASK              	0x0000000080000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_MASK              	0x0000000040000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_MASK             	0x0000000020000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_MASK             	0x0000000010000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_MASK             	0x0000000008000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_MASK             	0x0000000004000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK            	0x0000000002000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK            	0x0000000001000000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK            	0x0000000000800000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK            	0x0000000000400000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK            	0x0000000000200000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK            	0x0000000000100000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK            	0x0000000000080000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK            	0x0000000000040000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_MASK                    	0x0000000000020000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_MASK                     	0x0000000000010000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_MASK               	0x0000000000008000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_MASK               	0x0000000000004000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_MASK               	0x0000000000002000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_MASK               	0x0000000000001000ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_MASK               	0x0000000000000800ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_MASK               	0x0000000000000400ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_MASK               	0x0000000000000200ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_MASK               	0x0000000000000100ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK              	0x0000000000000080ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK              	0x0000000000000040ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK              	0x0000000000000020ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK              	0x0000000000000010ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_MASK                      	0x0000000000000008ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_MASK                    	0x0000000000000004ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_MASK                      	0x0000000000000002ull
#define AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_MASK                   	0x0000000000000001ull
#define AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_BP                          	58
#define AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_BP                           	57
#define AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_BP                     	53
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_BP                      	52
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_BP                      	51
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_BP                      	50
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_BP                      	49
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_BP                      	48
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_BP                      	47
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_BP                	46
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_BP                	45
#define AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_BP                           	44
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_BP                     	43
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_BP                        	42
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_BP                        	41
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_BP                      	40
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_BP                      	39
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_BP                      	38
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_BP                      	37
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_BP                       	36
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_BP                       	35
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_BP                       	34
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_BP                       	33
#define AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_BP                  	32
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_BP                	31
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_BP                	30
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_BP               	29
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_BP               	28
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_BP               	27
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_BP               	26
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_BP              	25
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_BP              	24
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_BP              	23
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_BP              	22
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_BP              	21
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_BP              	20
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_BP              	19
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_BP              	18
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_BP                      	17
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_BP                       	16
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_BP                 	15
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_BP                 	14
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_BP                 	13
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_BP                 	12
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_BP                 	11
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_BP                 	10
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_BP                 	9
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_BP                 	8
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_BP                	7
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_BP                	6
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_BP                	5
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_BP                	4
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_BP                        	3
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_BP                      	2
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_BP                        	1
#define AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_BP                     	0
#define AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_QW                          	0
#define AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_QW                           	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_QW                     	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_QW                           	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_QW                     	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_QW                        	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_QW                        	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_QW                       	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_QW                       	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_QW                       	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_QW                       	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_QW                  	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_QW               	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_QW               	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_QW               	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_QW               	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_QW              	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_QW                       	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_QW                 	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_QW                	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_QW                        	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_QW                      	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_QW                        	0
#define AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_QW                     	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_DBG_CREAT0 DEFINES
 */
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_MASK                       	0x8000000000000000ull
#define AR_LB_DBG_CREAT0_LB_CAP_START_MASK                              	0x4000000000000000ull
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_MASK                            	0x2000000000000000ull
#define AR_LB_DBG_CREAT0_LB_CAP_SYND1_MASK                              	0x0000ff0000000000ull
#define AR_LB_DBG_CREAT0_LB_CAP_SYND0_MASK                              	0x000000ff00000000ull
#define AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_MASK                          	0x0000000000c00000ull
#define AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_MASK                          	0x0000000000300000ull
#define AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_MASK                           	0x0000000000080000ull
#define AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_MASK                           	0x0000000000040000ull
#define AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_MASK                           	0x0000000000020000ull
#define AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_MASK                           	0x0000000000010000ull
#define AR_LB_DBG_CREAT0_LB_CAP_PERR_MASK                               	0x0000000000008000ull
#define AR_LB_DBG_CREAT0_LB_CAP_LENGTH_MASK                             	0x0000000000000700ull
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_MASK                        	0x0000000000000040ull
#define AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_MASK                        	0x0000000000000020ull
#define AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_MASK                           	0x0000000000000010ull
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY3_MASK                            	0x0000000000000008ull
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY2_MASK                            	0x0000000000000004ull
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY1_MASK                            	0x0000000000000002ull
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY0_MASK                            	0x0000000000000001ull
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_BP                         	63
#define AR_LB_DBG_CREAT0_LB_CAP_START_BP                                	62
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_BP                              	61
#define AR_LB_DBG_CREAT0_LB_CAP_SYND1_BP                                	40
#define AR_LB_DBG_CREAT0_LB_CAP_SYND0_BP                                	32
#define AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_BP                            	22
#define AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_BP                            	20
#define AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_BP                             	19
#define AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_BP                             	18
#define AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_BP                             	17
#define AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_BP                             	16
#define AR_LB_DBG_CREAT0_LB_CAP_PERR_BP                                 	15
#define AR_LB_DBG_CREAT0_LB_CAP_LENGTH_BP                               	8
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_BP                          	6
#define AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_BP                          	5
#define AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_BP                             	4
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY3_BP                              	3
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY2_BP                              	2
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY1_BP                              	1
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY0_BP                              	0
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_QW                         	0
#define AR_LB_DBG_CREAT0_LB_CAP_START_QW                                	0
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_QW                              	0
#define AR_LB_DBG_CREAT0_LB_CAP_SYND1_QW                                	0
#define AR_LB_DBG_CREAT0_LB_CAP_SYND0_QW                                	0
#define AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_QW                            	0
#define AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_QW                            	0
#define AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_QW                             	0
#define AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_QW                             	0
#define AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_QW                             	0
#define AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_QW                             	0
#define AR_LB_DBG_CREAT0_LB_CAP_PERR_QW                                 	0
#define AR_LB_DBG_CREAT0_LB_CAP_LENGTH_QW                               	0
#define AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_QW                          	0
#define AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_QW                          	0
#define AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_QW                             	0
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY3_QW                              	0
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY2_QW                              	0
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY1_QW                              	0
#define AR_LB_DBG_CREAT0_LB_CAP_PARITY0_QW                              	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_DBG_CREAT1 DEFINES
 */
#define AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_MASK                            	0xfc00000000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_REQCMD_MASK                             	0xff80000000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_MASK                            	0x0380000000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_SSID_MASK                               	0x007fc00000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_MASK                           	0x000fc00000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_MASK                      	0x0000300000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_MASK                             	0x00000f0000000000ull
#define AR_LB_DBG_CREAT1_LB_CAP_ADDR_MASK                               	0x000000fffffffffcull
#define AR_LB_DBG_CREAT1_LB_CAP_DSTID_MASK                              	0x0000000000000003ull
#define AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_BP                              	58
#define AR_LB_DBG_CREAT1_LB_CAP_REQCMD_BP                               	55
#define AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_BP                              	55
#define AR_LB_DBG_CREAT1_LB_CAP_SSID_BP                                 	46
#define AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_BP                             	46
#define AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_BP                        	44
#define AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_BP                               	40
#define AR_LB_DBG_CREAT1_LB_CAP_ADDR_BP                                 	2
#define AR_LB_DBG_CREAT1_LB_CAP_DSTID_BP                                	0
#define AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_QW                              	0
#define AR_LB_DBG_CREAT1_LB_CAP_REQCMD_QW                               	0
#define AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_QW                              	0
#define AR_LB_DBG_CREAT1_LB_CAP_SSID_QW                                 	0
#define AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_QW                             	0
#define AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_QW                        	0
#define AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_QW                               	0
#define AR_LB_DBG_CREAT1_LB_CAP_ADDR_QW                                 	0
#define AR_LB_DBG_CREAT1_LB_CAP_DSTID_QW                                	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_DBG_CREAT2 DEFINES
 */
#define AR_LB_DBG_CREAT2_LB_CAP_UV_MASK                                 	0x8000000000000000ull
#define AR_LB_DBG_CREAT2_LB_CAP_RC_MASK                                 	0x7000000000000000ull
#define AR_LB_DBG_CREAT2_LB_CAP_MDH_MASK                                	0x0fff000000000000ull
#define AR_LB_DBG_CREAT2_LB_CAP_LB_MASK                                 	0x0000800000000000ull
#define AR_LB_DBG_CREAT2_LB_CAP_PORTID_MASK                             	0x0000700000000000ull
#define AR_LB_DBG_CREAT2_LB_CAP_PKTID_MASK                              	0x00000fff00000000ull
#define AR_LB_DBG_CREAT2_LB_CAP_PKEY_MASK                               	0x00000000ffff0000ull
#define AR_LB_DBG_CREAT2_LB_CAP_DST_MASK                                	0x000000000000ffffull
#define AR_LB_DBG_CREAT2_LB_CAP_UV_BP                                   	63
#define AR_LB_DBG_CREAT2_LB_CAP_RC_BP                                   	60
#define AR_LB_DBG_CREAT2_LB_CAP_MDH_BP                                  	48
#define AR_LB_DBG_CREAT2_LB_CAP_LB_BP                                   	47
#define AR_LB_DBG_CREAT2_LB_CAP_PORTID_BP                               	44
#define AR_LB_DBG_CREAT2_LB_CAP_PKTID_BP                                	32
#define AR_LB_DBG_CREAT2_LB_CAP_PKEY_BP                                 	16
#define AR_LB_DBG_CREAT2_LB_CAP_DST_BP                                  	0
#define AR_LB_DBG_CREAT2_LB_CAP_UV_QW                                   	0
#define AR_LB_DBG_CREAT2_LB_CAP_RC_QW                                   	0
#define AR_LB_DBG_CREAT2_LB_CAP_MDH_QW                                  	0
#define AR_LB_DBG_CREAT2_LB_CAP_LB_QW                                   	0
#define AR_LB_DBG_CREAT2_LB_CAP_PORTID_QW                               	0
#define AR_LB_DBG_CREAT2_LB_CAP_PKTID_QW                                	0
#define AR_LB_DBG_CREAT2_LB_CAP_PKEY_QW                                 	0
#define AR_LB_DBG_CREAT2_LB_CAP_DST_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_DBG_CREAT3 DEFINES
 */
#define AR_LB_DBG_CREAT3_LB_CAP_ECC7_MASK                               	0xff00000000000000ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC6_MASK                               	0x00ff000000000000ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC5_MASK                               	0x0000ff0000000000ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC4_MASK                               	0x000000ff00000000ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC3_MASK                               	0x00000000ff000000ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC2_MASK                               	0x0000000000ff0000ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC1_MASK                               	0x000000000000ff00ull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC0_MASK                               	0x00000000000000ffull
#define AR_LB_DBG_CREAT3_LB_CAP_ECC7_BP                                 	56
#define AR_LB_DBG_CREAT3_LB_CAP_ECC6_BP                                 	48
#define AR_LB_DBG_CREAT3_LB_CAP_ECC5_BP                                 	40
#define AR_LB_DBG_CREAT3_LB_CAP_ECC4_BP                                 	32
#define AR_LB_DBG_CREAT3_LB_CAP_ECC3_BP                                 	24
#define AR_LB_DBG_CREAT3_LB_CAP_ECC2_BP                                 	16
#define AR_LB_DBG_CREAT3_LB_CAP_ECC1_BP                                 	8
#define AR_LB_DBG_CREAT3_LB_CAP_ECC0_BP                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC7_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC6_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC5_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC4_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC3_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC2_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC1_QW                                 	0
#define AR_LB_DBG_CREAT3_LB_CAP_ECC0_QW                                 	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_DBG_CREAT_DATA DEFINES
 */
#define AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_MASK                           	0xffffffffffffffffull
#define AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_BP                             	0
#define AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_QW                             	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_NL_ERR DEFINES
 */
#define AR_LB_NL_ERR_NL_SYND_MASK                                       	0x00000000000000ffull
#define AR_LB_NL_ERR_NL_SYND_BP                                         	0
#define AR_LB_NL_ERR_NL_SYND_QW                                         	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */


/*
 *  AR_LB_CFG_SCRATCH DEFINES
 */
#define AR_LB_CFG_SCRATCH_LB_GP_REG_MASK                                	0xffffffffffffffffull
#define AR_LB_CFG_SCRATCH_LB_GP_REG_BP                                  	0
#define AR_LB_CFG_SCRATCH_LB_GP_REG_QW                                  	0
#ifdef EXCEPTIONS_DEFS
#endif /* EXCEPTIONS_DEFS */



/*
 *  AR LB MACROS
 */
#ifndef RD_FIELD
#define RD_FIELD(d, bp, m)	(((d)&(m))>>(bp))
#endif
#ifndef WR_FIELD
#define WR_FIELD(mmr, d, bp, m)	(mmr = (((mmr) & ~(m)) | ((((uint64_t)(d))<<(bp)) & (m))))
#endif
#define RF_AR_LB_STS_REV_REV_SCRATCH(mmr)                       	RD_FIELD(mmr,\
									AR_LB_STS_REV_REV_SCRATCH_BP,\
									AR_LB_STS_REV_REV_SCRATCH_MASK)
#define WF_AR_LB_STS_REV_REV_SCRATCH(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_LB_STS_REV_REV_SCRATCH_BP,\
									AR_LB_STS_REV_REV_SCRATCH_MASK)
#define RF_AR_LB_STS_REV_JTAG_ID(mmr)                           	RD_FIELD(mmr,\
									AR_LB_STS_REV_JTAG_ID_BP,\
									AR_LB_STS_REV_JTAG_ID_MASK)
#define WF_AR_LB_STS_REV_JTAG_ID(mmr,v)                         	WR_FIELD(mmr,v,\
									AR_LB_STS_REV_JTAG_ID_BP,\
									AR_LB_STS_REV_JTAG_ID_MASK)
#define RF_AR_LB_STS_REV_ARIES_REVISION(mmr)                    	RD_FIELD(mmr,\
									AR_LB_STS_REV_ARIES_REVISION_BP,\
									AR_LB_STS_REV_ARIES_REVISION_MASK)
#define WF_AR_LB_STS_REV_ARIES_REVISION(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_STS_REV_ARIES_REVISION_BP,\
									AR_LB_STS_REV_ARIES_REVISION_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GROUP_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO(mmr)  	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_RING_BUSY_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_TAIL_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_HI_LOCALBLOCK_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_WRITE_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_READ_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_PROC_DEST_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_123_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_0_INFO_0_LO_LOCALBLOCK_DATA_63_0_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GROUP_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO(mmr)  	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_RING_BUSY_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_TAIL_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_HI_LOCALBLOCK_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_WRITE_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_READ_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_PROC_DEST_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_123_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_1_INFO_1_LO_LOCALBLOCK_DATA_63_0_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GROUP_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO(mmr)  	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_RING_BUSY_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_TAIL_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_HI_LOCALBLOCK_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_WRITE_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_READ_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_PROC_DEST_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_123_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_2_INFO_2_LO_LOCALBLOCK_DATA_63_0_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GROUP_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO(mmr)  	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_RING_BUSY_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_TAIL_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_HI_LOCALBLOCK_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_WRITE_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_READ_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_PROC_DEST_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_123_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_3_INFO_3_LO_LOCALBLOCK_DATA_63_0_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GROUP_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_UNUSED_188_139_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO(mmr)  	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_RING_BUSY_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_TAIL_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_HI_LOCALBLOCK_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_WRITE_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_READ_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_PROC_DEST_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_123_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_TRANSFER_CNT_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_UNUSED_111_109_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_BYTE_MASK_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_39_25_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_MID_LOCALBLOCK_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_MASK)
#define WF_AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_BP,\
									AR_LOCALBLOCK_LM_GRP_4_INFO_4_LO_LOCALBLOCK_DATA_63_0_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GROUP_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_UNUSED_188_180_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_MMR_CMD_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP4_BYTE_MASK_7_0_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_MMR_CMD_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_HI_LOCALBLOCK_GRP3_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP3_BYTE_MASK_7_0_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_REQSRC_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_MMR_CMD_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP2_BYTE_MASK_7_0_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_MMR_CMD_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_MID_LOCALBLOCK_GRP1_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP1_BYTE_MASK_7_0_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_GO_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_REQ_SRC_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_MMR_CMD_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_24_19_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_ADDR_18_3_MASK)
#define RF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0(mmr)	RD_FIELD(mmr,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_MASK)
#define WF_AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0(mmr,v)	WR_FIELD(mmr,v,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_BP,\
									AR_LOCALBLOCK_LM_HEADER_INFO_7_LO_LOCALBLOCK_GRP0_BYTE_MASK_7_0_MASK)
#define RF_AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL(mmr)             	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_BP,\
									AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_MASK)
#define WF_AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_BP,\
									AR_LB_CFG_PARAMS_LB_LOGMON_INFO_SEL_MASK)
#define RF_AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH(mmr)                	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_BP,\
									AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_MASK)
#define WF_AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_BP,\
									AR_LB_CFG_PARAMS_HSS_PULSE_WIDTH_MASK)
#define RF_AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE(mmr)             	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_BP,\
									AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_MASK)
#define WF_AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_BP,\
									AR_LB_CFG_PARAMS_LB_BOOTRAM_DISABLE_MASK)
#define RF_AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE(mmr)           	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_BP,\
									AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_MASK)
#define WF_AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_BP,\
									AR_LB_CFG_PARAMS_LB_NL_ACCESS_DISABLE_MASK)
#define RF_AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER(mmr)         	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_BP,\
									AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_MASK)
#define WF_AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_BP,\
									AR_LB_CFG_PARAMS_LB_PI_REQ_FIFO_LOWATER_MASK)
#define RF_AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER(mmr)       	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_BP,\
									AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_MASK)
#define WF_AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_BP,\
									AR_LB_CFG_PARAMS_LB_JTAG_RSP_FIFO_LOWATER_MASK)
#define RF_AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER(mmr)       	RD_FIELD(mmr,\
									AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_BP,\
									AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_MASK)
#define WF_AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_BP,\
									AR_LB_CFG_PARAMS_LB_JTAG_REQ_FIFO_LOWATER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER(mmr)               	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_CAP_RSP_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER(mmr)             	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_JTAG_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER(mmr)               	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_NL_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER(mmr)              	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI3_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER(mmr)              	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI2_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER(mmr)              	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI1_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER(mmr)              	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_BP,\
									AR_LB_CFG_WEDGE0_LB_RING_PI0_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE3_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE3_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE2_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE2_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE1_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE1_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_RSP_TIMER_CORE0_MASK)
#define RF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_MASK)
#define WF_AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_BP,\
									AR_LB_CFG_WEDGE0_LB_NL_REQ_TIMER_CORE0_MASK)
#define RF_AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER(mmr)       	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_BP,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_BP,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_NL_MASTER_TIMER_MASK)
#define RF_AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER(mmr)          	RD_FIELD(mmr,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_BP,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_MASK)
#define WF_AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_BP,\
									AR_LB_CFG_WEDGE1_LB_WEDGE_MASTER_TIMER_MASK)
#define RF_AR_LB_ERR_FLG_NIC_HSS_IRQ(mmr)                       	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_NIC_HSS_IRQ_BP,\
									AR_LB_ERR_FLG_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_FLG_NIC_HSS_IRQ(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_NIC_HSS_IRQ_BP,\
									AR_LB_ERR_FLG_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_FLG_NL_HSS_IRQ(mmr)                        	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_NL_HSS_IRQ_BP,\
									AR_LB_ERR_FLG_NL_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_FLG_NL_HSS_IRQ(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_NL_HSS_IRQ_BP,\
									AR_LB_ERR_FLG_NL_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_FLG_LB_FORCE_HSS_ERR(mmr)                  	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_BP,\
									AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_FORCE_HSS_ERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_BP,\
									AR_LB_ERR_FLG_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_RTR_ROW5_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_RTR_ROW5_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_RTR_ROW4_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_RTR_ROW4_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_RTR_ROW3_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_RTR_ROW3_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_RTR_ROW2_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_RTR_ROW2_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_RTR_ROW1_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_RTR_ROW1_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_RTR_ROW0_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_RTR_ROW0_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_BP,\
									AR_LB_ERR_FLG_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_ERR_FLG_NP_HSS_IRQ(mmr)                        	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_NP_HSS_IRQ_BP,\
									AR_LB_ERR_FLG_NP_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_FLG_NP_HSS_IRQ(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_NP_HSS_IRQ_BP,\
									AR_LB_ERR_FLG_NP_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_REQ_PARITY(mmr)                  	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_REQ_PARITY_BP,\
									AR_LB_ERR_FLG_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_REQ_PARITY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_REQ_PARITY_BP,\
									AR_LB_ERR_FLG_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_REQ_MBE(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_REQ_MBE_BP,\
									AR_LB_ERR_FLG_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_REQ_MBE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_REQ_MBE_BP,\
									AR_LB_ERR_FLG_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_REQ_SBE(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_REQ_SBE_BP,\
									AR_LB_ERR_FLG_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_REQ_SBE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_REQ_SBE_BP,\
									AR_LB_ERR_FLG_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI3_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI3_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI3_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI3_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI2_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI2_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI2_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI2_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI1_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI1_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI1_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI1_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI0_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI0_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI0_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI0_BUF_PERR_BP,\
									AR_LB_ERR_FLG_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI3_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI3_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI3_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI3_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI2_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI2_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI2_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI2_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI1_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI1_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI1_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI1_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI0_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI0_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI0_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI0_RSP_ERR_BP,\
									AR_LB_ERR_FLG_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_PRETAIL(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_PRETAIL_BP,\
									AR_LB_ERR_FLG_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_PRETAIL(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_PRETAIL_BP,\
									AR_LB_ERR_FLG_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_NOTAIL(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_NOTAIL_BP,\
									AR_LB_ERR_FLG_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_NOTAIL(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_NOTAIL_BP,\
									AR_LB_ERR_FLG_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_BAD_PKT(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_BAD_PKT_BP,\
									AR_LB_ERR_FLG_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_BAD_PKT(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_BAD_PKT_BP,\
									AR_LB_ERR_FLG_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_RSP_OFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_RSP_OFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_BP,\
									AR_LB_ERR_FLG_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_ERR_FLG_LB_NL_RSP_VAL(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_NL_RSP_VAL_BP,\
									AR_LB_ERR_FLG_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_ERR_FLG_LB_NL_RSP_VAL(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_NL_RSP_VAL_BP,\
									AR_LB_ERR_FLG_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_ERR_FLG_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_ERR_CLR_NIC_HSS_IRQ(mmr)                       	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_NIC_HSS_IRQ_BP,\
									AR_LB_ERR_CLR_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_CLR_NIC_HSS_IRQ(mmr,v)                     	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_NIC_HSS_IRQ_BP,\
									AR_LB_ERR_CLR_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_CLR_NL_HSS_IRQ(mmr)                        	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_NL_HSS_IRQ_BP,\
									AR_LB_ERR_CLR_NL_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_CLR_NL_HSS_IRQ(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_NL_HSS_IRQ_BP,\
									AR_LB_ERR_CLR_NL_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_CLR_LB_FORCE_HSS_ERR(mmr)                  	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_BP,\
									AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_FORCE_HSS_ERR(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_BP,\
									AR_LB_ERR_CLR_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_RTR_ROW5_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_RTR_ROW5_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_RTR_ROW4_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_RTR_ROW4_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_RTR_ROW3_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_RTR_ROW3_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_RTR_ROW2_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_RTR_ROW2_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_RTR_ROW1_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_RTR_ROW1_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_RTR_ROW0_ERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_RTR_ROW0_ERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_BP,\
									AR_LB_ERR_CLR_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_ERR_CLR_NP_HSS_IRQ(mmr)                        	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_NP_HSS_IRQ_BP,\
									AR_LB_ERR_CLR_NP_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_CLR_NP_HSS_IRQ(mmr,v)                      	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_NP_HSS_IRQ_BP,\
									AR_LB_ERR_CLR_NP_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_REQ_PARITY(mmr)                  	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_REQ_PARITY_BP,\
									AR_LB_ERR_CLR_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_REQ_PARITY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_REQ_PARITY_BP,\
									AR_LB_ERR_CLR_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_REQ_MBE(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_REQ_MBE_BP,\
									AR_LB_ERR_CLR_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_REQ_MBE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_REQ_MBE_BP,\
									AR_LB_ERR_CLR_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_REQ_SBE(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_REQ_SBE_BP,\
									AR_LB_ERR_CLR_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_REQ_SBE(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_REQ_SBE_BP,\
									AR_LB_ERR_CLR_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI3_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI3_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI3_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI3_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI2_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI2_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI2_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI2_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI1_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI1_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI1_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI1_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI0_BUF_PERR(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI0_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI0_BUF_PERR(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI0_BUF_PERR_BP,\
									AR_LB_ERR_CLR_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI3_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI3_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI3_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI3_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI2_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI2_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI2_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI2_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI1_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI1_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI1_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI1_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI0_RSP_ERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI0_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI0_RSP_ERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI0_RSP_ERR_BP,\
									AR_LB_ERR_CLR_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS(mmr)            	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_CLR_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_PRETAIL(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_PRETAIL_BP,\
									AR_LB_ERR_CLR_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_PRETAIL(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_PRETAIL_BP,\
									AR_LB_ERR_CLR_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_NOTAIL(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_NOTAIL_BP,\
									AR_LB_ERR_CLR_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_NOTAIL(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_NOTAIL_BP,\
									AR_LB_ERR_CLR_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW(mmr)             	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_BAD_PKT(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_BAD_PKT_BP,\
									AR_LB_ERR_CLR_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_BAD_PKT(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_BAD_PKT_BP,\
									AR_LB_ERR_CLR_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_RSP_OFLOW(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_RSP_OFLOW(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_BP,\
									AR_LB_ERR_CLR_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_ERR_CLR_LB_NL_RSP_VAL(mmr)                     	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_NL_RSP_VAL_BP,\
									AR_LB_ERR_CLR_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_ERR_CLR_LB_NL_RSP_VAL(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_NL_RSP_VAL_BP,\
									AR_LB_ERR_CLR_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY(mmr)                  	RD_FIELD(mmr,\
									AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_ERR_CLR_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr)     	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr)   	RD_FIELD(mmr,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC0_PI0_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr)     	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr)   	RD_FIELD(mmr,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC1_PI1_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr)     	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr)   	RD_FIELD(mmr,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC2_PI2_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr)     	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_HSS_MSK_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_CLR_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_PI_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_BP,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_ERR_MASK)
#define RF_AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr)   	RD_FIELD(mmr,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define WF_AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_BP,\
									AR_LB_NIC3_PI3_ERR_FIRST_FLG_LB_NIC_DIAG_ONLY_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ(mmr)                	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI0_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI0_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI0_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI0_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ(mmr)                	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI1_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI1_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI1_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI1_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ(mmr)                	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI2_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI2_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI2_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI2_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ(mmr)                	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_PI3_ERR_OS_MSK_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_PI3_ERR_OS_MSK_NL_HSS_IRQ_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ(mmr)                 	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_PI3_ERR_OS_MSK_NP_HSS_IRQ_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr)    	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr)             	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr)       	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr)      	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr,v)    	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr)            	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL(mmr)              	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr)           	RD_FIELD(mmr,\
									AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_PI3_ERR_OS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ(mmr)                   	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_BP,\
									AR_LB_ERR_HSS_MSK_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_HSS_MSK_NL_HSS_IRQ(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_HSS_MSK_NL_HSS_IRQ(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_BP,\
									AR_LB_ERR_HSS_MSK_NL_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_NP_HSS_IRQ(mmr)                    	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_MASK)
#define WF_AR_LB_ERR_HSS_MSK_NP_HSS_IRQ(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_BP,\
									AR_LB_ERR_HSS_MSK_NP_HSS_IRQ_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE(mmr)                 	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE(mmr)                 	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR(mmr)                	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS(mmr)           	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr)        	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr)       	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS(mmr,v)     	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL(mmr)                	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr)          	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr)         	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT(mmr)                 	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW(mmr)               	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL(mmr)                 	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_BP,\
									AR_LB_ERR_HSS_MSK_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY(mmr)              	RD_FIELD(mmr,\
									AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_ERR_HSS_MSK_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ(mmr)             	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_NIC_HSS_IRQ_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ(mmr)              	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_NL_HSS_IRQ_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR(mmr)        	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_FORCE_HSS_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW5_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW4_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW3_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW2_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW1_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_RTR_ROW0_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_FIFO_PERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_FIFO_PERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ(mmr)              	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ(mmr,v)            	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_NP_HSS_IRQ_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY(mmr)        	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_PARITY_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE(mmr)           	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_MBE_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE(mmr)           	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_REQ_SBE_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_BUF_PERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_BUF_PERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_BUF_PERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_BUF_PERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RSP_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RSP_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RSP_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR(mmr)          	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RSP_ERR_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS(mmr)     	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS(mmr,v)   	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_CAC_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JT_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS(mmr)  	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS(mmr)  	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS(mmr)  	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS(mmr)  	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_RG_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL3_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL2_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL1_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_RSP_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS(mmr) 	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS(mmr,v)	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL0_REQ_FWD_PROGRESS_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_PRETAIL_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL(mmr)          	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL(mmr,v)        	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_NOTAIL_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI3_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI2_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI1_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW(mmr)    	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW(mmr,v)  	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_PI0_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_UFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_UFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_REQ_BUF_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW(mmr)   	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW(mmr,v) 	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_JTAG_RSP_BUF_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT(mmr)           	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_BAD_PKT_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW(mmr)         	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW(mmr,v)       	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_OFLOW_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL(mmr)           	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_NL_RSP_VAL_MASK)
#define RF_AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY(mmr)        	RD_FIELD(mmr,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_MASK)
#define WF_AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY(mmr,v)      	WR_FIELD(mmr,v,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_BP,\
									AR_LB_HSS_ERR_FIRST_FLG_LB_ERR_DIAG_ONLY_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE(mmr)            	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE(mmr,v)          	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_COMPLETE_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_START(mmr)                   	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_START_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_START_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_START(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_START_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_START_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_ERR_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_SYND1(mmr)                   	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND1_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND1_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_SYND1(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND1_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND1_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_SYND0(mmr)                   	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND0_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND0_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_SYND0(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND0_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_SYND0_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1(mmr)               	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR1_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0(mmr)               	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0(mmr,v)             	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_DATA_ERR0_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_MBE_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_MBE_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC1_SBE_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_ECC0_SBE_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_PERR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_PERR_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PERR_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_PERR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_PERR_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PERR_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_LENGTH(mmr)                  	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_LENGTH_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_LENGTH_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_LENGTH(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_LENGTH_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_LENGTH_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT(mmr)             	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_RSP_CORRECT_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY(mmr)             	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY(mmr,v)           	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_PARITY_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_AUTO_ECC_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_PARITY3(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY3_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY3_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_PARITY3(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY3_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY3_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_PARITY2(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY2_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY2_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_PARITY2(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY2_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY2_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_PARITY1(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY1_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY1_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_PARITY1(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY1_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY1_MASK)
#define RF_AR_LB_DBG_CREAT0_LB_CAP_PARITY0(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY0_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY0_MASK)
#define WF_AR_LB_DBG_CREAT0_LB_CAP_PARITY0(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY0_BP,\
									AR_LB_DBG_CREAT0_LB_CAP_PARITY0_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_RSTATUS(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_RSTATUS(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_RSTATUS_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_REQCMD(mmr)                  	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_REQCMD_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_REQCMD_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_REQCMD(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_REQCMD_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_REQCMD_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1(mmr)                 	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1(mmr,v)               	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_RSPCMD1_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_SSID(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_SSID_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_SSID_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_SSID(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_SSID_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_SSID_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_LSTATUS1_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL(mmr)           	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL(mmr,v)         	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_PKTSRC_DBG_NL_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_CNT_BM(mmr)                  	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_CNT_BM(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_CNT_BM_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_ADDR(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_ADDR_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_ADDR_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_ADDR(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_ADDR_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_ADDR_MASK)
#define RF_AR_LB_DBG_CREAT1_LB_CAP_DSTID(mmr)                   	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT1_LB_CAP_DSTID_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_DSTID_MASK)
#define WF_AR_LB_DBG_CREAT1_LB_CAP_DSTID(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT1_LB_CAP_DSTID_BP,\
									AR_LB_DBG_CREAT1_LB_CAP_DSTID_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_UV(mmr)                      	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_UV_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_UV_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_UV(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_UV_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_UV_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_RC(mmr)                      	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_RC_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_RC_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_RC(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_RC_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_RC_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_MDH(mmr)                     	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_MDH_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_MDH_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_MDH(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_MDH_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_MDH_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_LB(mmr)                      	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_LB_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_LB_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_LB(mmr,v)                    	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_LB_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_LB_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_PORTID(mmr)                  	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_PORTID_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_PORTID_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_PORTID(mmr,v)                	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_PORTID_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_PORTID_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_PKTID(mmr)                   	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_PKTID_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_PKTID_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_PKTID(mmr,v)                 	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_PKTID_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_PKTID_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_PKEY(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_PKEY_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_PKEY_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_PKEY(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_PKEY_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_PKEY_MASK)
#define RF_AR_LB_DBG_CREAT2_LB_CAP_DST(mmr)                     	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT2_LB_CAP_DST_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_DST_MASK)
#define WF_AR_LB_DBG_CREAT2_LB_CAP_DST(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT2_LB_CAP_DST_BP,\
									AR_LB_DBG_CREAT2_LB_CAP_DST_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC7(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC7_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC7_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC7(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC7_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC7_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC6(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC6_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC6_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC6(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC6_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC6_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC5(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC5_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC5_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC5(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC5_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC5_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC4(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC4_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC4_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC4(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC4_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC4_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC3(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC3_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC3_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC3(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC3_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC3_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC2(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC2_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC2_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC2(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC2_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC2_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC1(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC1_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC1_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC1(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC1_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC1_MASK)
#define RF_AR_LB_DBG_CREAT3_LB_CAP_ECC0(mmr)                    	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC0_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC0_MASK)
#define WF_AR_LB_DBG_CREAT3_LB_CAP_ECC0(mmr,v)                  	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC0_BP,\
									AR_LB_DBG_CREAT3_LB_CAP_ECC0_MASK)
#define RF_AR_LB_DBG_CREAT_DATA_LB_CAP_DATA(mmr)                	RD_FIELD(mmr,\
									AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_BP,\
									AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_MASK)
#define WF_AR_LB_DBG_CREAT_DATA_LB_CAP_DATA(mmr,v)              	WR_FIELD(mmr,v,\
									AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_BP,\
									AR_LB_DBG_CREAT_DATA_LB_CAP_DATA_MASK)
#define RF_AR_LB_NL_ERR_NL_SYND(mmr)                            	RD_FIELD(mmr,\
									AR_LB_NL_ERR_NL_SYND_BP,\
									AR_LB_NL_ERR_NL_SYND_MASK)
#define WF_AR_LB_NL_ERR_NL_SYND(mmr,v)                          	WR_FIELD(mmr,v,\
									AR_LB_NL_ERR_NL_SYND_BP,\
									AR_LB_NL_ERR_NL_SYND_MASK)
#define RF_AR_LB_CFG_SCRATCH_LB_GP_REG(mmr)                     	RD_FIELD(mmr,\
									AR_LB_CFG_SCRATCH_LB_GP_REG_BP,\
									AR_LB_CFG_SCRATCH_LB_GP_REG_MASK)
#define WF_AR_LB_CFG_SCRATCH_LB_GP_REG(mmr,v)                   	WR_FIELD(mmr,v,\
									AR_LB_CFG_SCRATCH_LB_GP_REG_BP,\
									AR_LB_CFG_SCRATCH_LB_GP_REG_MASK)

#endif
