{
  "processor": "Sharp SM83 (LR35902)",
  "manufacturer": "Sharp",
  "year": 1989,
  "source": "SM83/LR35902 Game Boy CPU opcode table",
  "instruction_count": 24,
  "instructions": [
    {
      "mnemonic": "ADD A,r",
      "opcode": "0x80",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,N,H,C",
      "notes": "Add register to A"
    },
    {
      "mnemonic": "ADD A,n",
      "opcode": "0xC6",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "immediate",
      "flags_affected": "Z,N,H,C",
      "notes": "Add immediate to A"
    },
    {
      "mnemonic": "SUB r",
      "opcode": "0x90",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,N,H,C",
      "notes": "Subtract register from A"
    },
    {
      "mnemonic": "AND r",
      "opcode": "0xA0",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,N,H,C",
      "notes": "AND register with A"
    },
    {
      "mnemonic": "CP r",
      "opcode": "0xB8",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,N,H,C",
      "notes": "Compare register with A"
    },
    {
      "mnemonic": "INC r",
      "opcode": "0x04",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,N,H",
      "notes": "Increment register"
    },
    {
      "mnemonic": "DEC r",
      "opcode": "0x05",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z,N,H",
      "notes": "Decrement register"
    },
    {
      "mnemonic": "SWAP r",
      "opcode": "0xCB30",
      "bytes": 2,
      "cycles": 8,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z",
      "notes": "Swap nibbles (SM83 unique)"
    },
    {
      "mnemonic": "LD r,r",
      "opcode": "0x40",
      "bytes": 1,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "register",
      "flags_affected": "none",
      "notes": "Load register from register"
    },
    {
      "mnemonic": "LD r,n",
      "opcode": "0x06",
      "bytes": 2,
      "cycles": 8,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load register immediate"
    },
    {
      "mnemonic": "LD r,(HL)",
      "opcode": "0x46",
      "bytes": 1,
      "cycles": 8,
      "category": "memory",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Load register from (HL)"
    },
    {
      "mnemonic": "LD (HL),r",
      "opcode": "0x70",
      "bytes": 1,
      "cycles": 8,
      "category": "memory",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Store register to (HL)"
    },
    {
      "mnemonic": "LD A,(nn)",
      "opcode": "0xFA",
      "bytes": 3,
      "cycles": 16,
      "category": "memory",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Load A from address"
    },
    {
      "mnemonic": "LD (nn),A",
      "opcode": "0xEA",
      "bytes": 3,
      "cycles": 16,
      "category": "memory",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Store A to address"
    },
    {
      "mnemonic": "JP nn",
      "opcode": "0xC3",
      "bytes": 3,
      "cycles": 16,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Jump to address"
    },
    {
      "mnemonic": "JR e",
      "opcode": "0x18",
      "bytes": 2,
      "cycles": 12,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Jump relative (taken)"
    },
    {
      "mnemonic": "JR cc,e",
      "opcode": "0x20",
      "bytes": 2,
      "cycles": 8,
      "category": "control",
      "addressing_mode": "relative",
      "flags_affected": "none",
      "notes": "Conditional relative jump (not taken)"
    },
    {
      "mnemonic": "CALL nn",
      "opcode": "0xCD",
      "bytes": 3,
      "cycles": 24,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Call subroutine"
    },
    {
      "mnemonic": "RET",
      "opcode": "0xC9",
      "bytes": 1,
      "cycles": 16,
      "category": "control",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Return from subroutine"
    },
    {
      "mnemonic": "PUSH rr",
      "opcode": "0xC5",
      "bytes": 1,
      "cycles": 16,
      "category": "stack",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Push register pair"
    },
    {
      "mnemonic": "POP rr",
      "opcode": "0xC1",
      "bytes": 1,
      "cycles": 12,
      "category": "stack",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Pop register pair"
    },
    {
      "mnemonic": "RST n",
      "opcode": "0xC7",
      "bytes": 1,
      "cycles": 16,
      "category": "stack",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Restart (call to fixed address)"
    },
    {
      "mnemonic": "STOP",
      "opcode": "0x10",
      "bytes": 2,
      "cycles": 4,
      "category": "special",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Stop CPU and LCD (SM83 unique)"
    },
    {
      "mnemonic": "NOP",
      "opcode": "0x00",
      "bytes": 1,
      "cycles": 4,
      "category": "nop",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "No operation"
    }
  ],
  "schema_version": "1.0"
}
