INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Thu Aug  1 15:35:42 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 tehb9/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb2/data_reg_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.481ns (15.187%)  route 2.686ns (84.813%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=586, unset)          1.284     1.284    tehb9/clk
    SLICE_X15Y107        FDCE                                         r  tehb9/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDCE (Prop_fdce_C_Q)         0.223     1.507 f  tehb9/data_reg_reg[0]/Q
                         net (fo=12, routed)          0.361     1.868    fork12/generateBlocks[2].regblock/tehb9_dataOutArray_0
    SLICE_X17Y107        LUT3 (Prop_lut3_I2_O)        0.043     1.911 f  fork12/generateBlocks[2].regblock/end_valid_INST_0_i_2/O
                         net (fo=6, routed)           0.308     2.219    start_0/startBuff/oehb1/data_reg_reg[0]
    SLICE_X15Y106        LUT6 (Prop_lut6_I2_O)        0.043     2.262 f  start_0/startBuff/oehb1/full_reg_i_3__6/O
                         net (fo=18, routed)          0.527     2.789    control_merge4/fork_C1/generateBlocks[1].regblock/full_reg_reg_2
    SLICE_X18Y108        LUT6 (Prop_lut6_I3_O)        0.043     2.832 r  control_merge4/fork_C1/generateBlocks[1].regblock/full_reg_i_2__2/O
                         net (fo=3, routed)           0.303     3.135    control_merge5/oehb1/reg_value_reg_6
    SLICE_X18Y108        LUT6 (Prop_lut6_I5_O)        0.043     3.178 f  control_merge5/oehb1/full_reg_i_3__1/O
                         net (fo=38, routed)          0.328     3.506    control_merge5/oehb1/reg_value_reg_0
    SLICE_X18Y109        LUT6 (Prop_lut6_I4_O)        0.043     3.549 f  control_merge5/oehb1/full_reg_i_2__1/O
                         net (fo=3, routed)           0.316     3.865    control_merge5/oehb1/data_reg_reg[0]_2
    SLICE_X18Y110        LUT3 (Prop_lut3_I0_O)        0.043     3.908 r  control_merge5/oehb1/data_reg[31]_i_1__3/O
                         net (fo=32, routed)          0.543     4.451    oehb2/data_reg_reg[31]_0[0]
    SLICE_X17Y117        FDCE                                         r  oehb2/data_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=586, unset)          1.145     5.145    oehb2/clk
    SLICE_X17Y117        FDCE                                         r  oehb2/data_reg_reg[13]/C
                         clock pessimism              0.085     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X17Y117        FDCE (Setup_fdce_C_CE)      -0.201     4.994    oehb2/data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.994    
                         arrival time                          -4.451    
  -------------------------------------------------------------------
                         slack                                  0.543    




