<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_gpio.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_gpio.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_GPIO_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_GPIO_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 GPIO</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * General Purpose Input/Output</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_GPIO_PDOR - Port Data Output Register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_GPIO_PSOR - Port Set Output Register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_GPIO_PCOR - Port Clear Output Register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_GPIO_PTOR - Port Toggle Output Register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_GPIO_PDIR - Port Data Input Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_GPIO_PDDR - Port Data Direction Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - hw_gpio_t - Struct containing all module registers.</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define HW_GPIO_INSTANCE_COUNT (5U) </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define HW_GPIOA (0U) </span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define HW_GPIOB (1U) </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define HW_GPIOC (2U) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define HW_GPIOD (3U) </span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define HW_GPIOE (4U) </span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * HW_GPIO_PDOR - Port Data Output Register</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="union__hw__gpio__pdor.html">  123</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__gpio__pdor.html">_hw_gpio_pdor</a></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    uint32_t U;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html">  126</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html">_hw_gpio_pdor_bitfields</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    {</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html#a897e7405ac24e5022f1a1804e36e7f09">  128</a></span>&#160;        uint32_t <a class="code" href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html#a897e7405ac24e5022f1a1804e36e7f09">PDO</a> : 32;             </div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    } B;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;} <a class="code" href="union__hw__gpio__pdor.html">hw_gpio_pdor_t</a>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR_ADDR(x)     ((x) + 0x0U)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR(x)          (*(__IO hw_gpio_pdor_t *) HW_GPIO_PDOR_ADDR(x))</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR_RD(x)       (HW_GPIO_PDOR(x).U)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR_WR(x, v)    (HW_GPIO_PDOR(x).U = (v))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR_SET(x, v)   (HW_GPIO_PDOR_WR(x, HW_GPIO_PDOR_RD(x) |  (v)))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR_CLR(x, v)   (HW_GPIO_PDOR_WR(x, HW_GPIO_PDOR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define HW_GPIO_PDOR_TOG(x, v)   (HW_GPIO_PDOR_WR(x, HW_GPIO_PDOR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> * Constants &amp; macros for individual GPIO_PDOR bitfields</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BP_GPIO_PDOR_PDO     (0U)          </span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define BM_GPIO_PDOR_PDO     (0xFFFFFFFFU) </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define BS_GPIO_PDOR_PDO     (32U)         </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define BR_GPIO_PDOR_PDO(x)  (HW_GPIO_PDOR(x).U)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define BF_GPIO_PDOR_PDO(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_GPIO_PDOR_PDO) &amp; BM_GPIO_PDOR_PDO)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define BW_GPIO_PDOR_PDO(x, v) (HW_GPIO_PDOR_WR(x, v))</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * HW_GPIO_PSOR - Port Set Output Register</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="union__hw__gpio__psor.html">  187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__gpio__psor.html">_hw_gpio_psor</a></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    uint32_t U;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields.html">  190</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields.html">_hw_gpio_psor_bitfields</a></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    {</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields.html#a87aba8ee6cb88490bbfb4539678fe6f7">  192</a></span>&#160;        uint32_t PTSO : 32;            </div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    } B;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;} <a class="code" href="union__hw__gpio__psor.html">hw_gpio_psor_t</a>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define HW_GPIO_PSOR_ADDR(x)     ((x) + 0x4U)</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define HW_GPIO_PSOR(x)          (*(__O hw_gpio_psor_t *) HW_GPIO_PSOR_ADDR(x))</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define HW_GPIO_PSOR_RD(x)       (HW_GPIO_PSOR(x).U)</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define HW_GPIO_PSOR_WR(x, v)    (HW_GPIO_PSOR(x).U = (v))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"> * Constants &amp; macros for individual GPIO_PSOR bitfields</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define BP_GPIO_PSOR_PTSO    (0U)          </span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define BM_GPIO_PSOR_PTSO    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define BS_GPIO_PSOR_PTSO    (32U)         </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define BF_GPIO_PSOR_PTSO(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_GPIO_PSOR_PTSO) &amp; BM_GPIO_PSOR_PTSO)</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define BW_GPIO_PSOR_PTSO(x, v) (HW_GPIO_PSOR_WR(x, v))</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"> * HW_GPIO_PCOR - Port Clear Output Register</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="union__hw__gpio__pcor.html">  244</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__gpio__pcor.html">_hw_gpio_pcor</a></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    uint32_t U;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields.html">  247</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields.html">_hw_gpio_pcor_bitfields</a></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    {</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields.html#ad3d611870efc9b721a6ddf998b7a8232">  249</a></span>&#160;        uint32_t PTCO : 32;            </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    } B;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;} <a class="code" href="union__hw__gpio__pcor.html">hw_gpio_pcor_t</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define HW_GPIO_PCOR_ADDR(x)     ((x) + 0x8U)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define HW_GPIO_PCOR(x)          (*(__O hw_gpio_pcor_t *) HW_GPIO_PCOR_ADDR(x))</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define HW_GPIO_PCOR_RD(x)       (HW_GPIO_PCOR(x).U)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define HW_GPIO_PCOR_WR(x, v)    (HW_GPIO_PCOR(x).U = (v))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> * Constants &amp; macros for individual GPIO_PCOR bitfields</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BP_GPIO_PCOR_PTCO    (0U)          </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define BM_GPIO_PCOR_PTCO    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define BS_GPIO_PCOR_PTCO    (32U)         </span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define BF_GPIO_PCOR_PTCO(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_GPIO_PCOR_PTCO) &amp; BM_GPIO_PCOR_PTCO)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define BW_GPIO_PCOR_PTCO(x, v) (HW_GPIO_PCOR_WR(x, v))</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * HW_GPIO_PTOR - Port Toggle Output Register</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="union__hw__gpio__ptor.html">  299</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__gpio__ptor.html">_hw_gpio_ptor</a></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    uint32_t U;</div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="struct__hw__gpio__ptor_1_1__hw__gpio__ptor__bitfields.html">  302</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__gpio__ptor_1_1__hw__gpio__ptor__bitfields.html">_hw_gpio_ptor_bitfields</a></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;    {</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="struct__hw__gpio__ptor_1_1__hw__gpio__ptor__bitfields.html#a3a75e2752bb8d7e6e4cc6ec3fc51b0bd">  304</a></span>&#160;        uint32_t PTTO : 32;            </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    } B;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;} <a class="code" href="union__hw__gpio__ptor.html">hw_gpio_ptor_t</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define HW_GPIO_PTOR_ADDR(x)     ((x) + 0xCU)</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define HW_GPIO_PTOR(x)          (*(__O hw_gpio_ptor_t *) HW_GPIO_PTOR_ADDR(x))</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define HW_GPIO_PTOR_RD(x)       (HW_GPIO_PTOR(x).U)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define HW_GPIO_PTOR_WR(x, v)    (HW_GPIO_PTOR(x).U = (v))</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment"> * Constants &amp; macros for individual GPIO_PTOR bitfields</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BP_GPIO_PTOR_PTTO    (0U)          </span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define BM_GPIO_PTOR_PTTO    (0xFFFFFFFFU) </span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define BS_GPIO_PTOR_PTTO    (32U)         </span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define BF_GPIO_PTOR_PTTO(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_GPIO_PTOR_PTTO) &amp; BM_GPIO_PTOR_PTTO)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BW_GPIO_PTOR_PTTO(x, v) (HW_GPIO_PTOR_WR(x, v))</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> * HW_GPIO_PDIR - Port Data Input Register</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="union__hw__gpio__pdir.html">  359</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__gpio__pdir.html">_hw_gpio_pdir</a></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    uint32_t U;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields.html">  362</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields.html">_hw_gpio_pdir_bitfields</a></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    {</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields.html#aedb4210e9e5faa9adad03b2b356153ff">  364</a></span>&#160;        uint32_t PDI : 32;             </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    } B;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;} <a class="code" href="union__hw__gpio__pdir.html">hw_gpio_pdir_t</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="preprocessor">#define HW_GPIO_PDIR_ADDR(x)     ((x) + 0x10U)</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define HW_GPIO_PDIR(x)          (*(__I hw_gpio_pdir_t *) HW_GPIO_PDIR_ADDR(x))</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define HW_GPIO_PDIR_RD(x)       (HW_GPIO_PDIR(x).U)</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment"> * Constants &amp; macros for individual GPIO_PDIR bitfields</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BP_GPIO_PDIR_PDI     (0U)          </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BM_GPIO_PDIR_PDI     (0xFFFFFFFFU) </span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define BS_GPIO_PDIR_PDI     (32U)         </span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define BR_GPIO_PDIR_PDI(x)  (HW_GPIO_PDIR(x).U)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * HW_GPIO_PDDR - Port Data Direction Register</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="union__hw__gpio__pddr.html">  414</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__gpio__pddr.html">_hw_gpio_pddr</a></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;{</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    uint32_t U;</div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields.html">  417</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields.html">_hw_gpio_pddr_bitfields</a></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    {</div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields.html#ab2d4ac1477c60f0198f900db69baeb4f">  419</a></span>&#160;        uint32_t PDD : 32;             </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    } B;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;} <a class="code" href="union__hw__gpio__pddr.html">hw_gpio_pddr_t</a>;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR_ADDR(x)     ((x) + 0x14U)</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR(x)          (*(__IO hw_gpio_pddr_t *) HW_GPIO_PDDR_ADDR(x))</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR_RD(x)       (HW_GPIO_PDDR(x).U)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR_WR(x, v)    (HW_GPIO_PDDR(x).U = (v))</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR_SET(x, v)   (HW_GPIO_PDDR_WR(x, HW_GPIO_PDDR_RD(x) |  (v)))</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR_CLR(x, v)   (HW_GPIO_PDDR_WR(x, HW_GPIO_PDDR_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define HW_GPIO_PDDR_TOG(x, v)   (HW_GPIO_PDDR_WR(x, HW_GPIO_PDDR_RD(x) ^  (v)))</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * Constants &amp; macros for individual GPIO_PDDR bitfields</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define BP_GPIO_PDDR_PDD     (0U)          </span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define BM_GPIO_PDDR_PDD     (0xFFFFFFFFU) </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define BS_GPIO_PDDR_PDD     (32U)         </span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor">#define BR_GPIO_PDDR_PDD(x)  (HW_GPIO_PDDR(x).U)</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define BF_GPIO_PDDR_PDD(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_GPIO_PDDR_PDD) &amp; BM_GPIO_PDDR_PDD)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#define BW_GPIO_PDDR_PDD(x, v) (HW_GPIO_PDDR_WR(x, v))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> * hw_gpio_t - module struct</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html">  472</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__gpio.html">_hw_gpio</a></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;{</div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html#a3d25308877e6a5c18654141ad515639f">  474</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__gpio__pdor.html">hw_gpio_pdor_t</a> <a class="code" href="struct__hw__gpio.html#a3d25308877e6a5c18654141ad515639f">PDOR</a>;              </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html#a8d13ed8da1d03b49b7845067edac7f07">  475</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__gpio__psor.html">hw_gpio_psor_t</a> <a class="code" href="struct__hw__gpio.html#a8d13ed8da1d03b49b7845067edac7f07">PSOR</a>;               </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html#ae9511cfe5234bc80b58bddf925a48212">  476</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__gpio__pcor.html">hw_gpio_pcor_t</a> <a class="code" href="struct__hw__gpio.html#ae9511cfe5234bc80b58bddf925a48212">PCOR</a>;               </div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html#ad0492d0354978a3251a02bad5fb8a6e7">  477</a></span>&#160;    <a class="code" href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> <a class="code" href="union__hw__gpio__ptor.html">hw_gpio_ptor_t</a> <a class="code" href="struct__hw__gpio.html#ad0492d0354978a3251a02bad5fb8a6e7">PTOR</a>;               </div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html#a199310f790666e9317d2528a05b42b88">  478</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__gpio__pdir.html">hw_gpio_pdir_t</a> <a class="code" href="struct__hw__gpio.html#a199310f790666e9317d2528a05b42b88">PDIR</a>;               </div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="struct__hw__gpio.html#a65ef737933f5ea56596ef09cb1933287">  479</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__gpio__pddr.html">hw_gpio_pddr_t</a> <a class="code" href="struct__hw__gpio.html#a65ef737933f5ea56596ef09cb1933287">PDDR</a>;              </div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;} <a class="code" href="struct__hw__gpio.html">hw_gpio_t</a>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define HW_GPIO(x)     (*(hw_gpio_t *)(x))</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_GPIO_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="core__ca9_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__ca9_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_ca9.h:225</div></div>
<div class="ttc" id="struct__hw__gpio_html_a199310f790666e9317d2528a05b42b88"><div class="ttname"><a href="struct__hw__gpio.html#a199310f790666e9317d2528a05b42b88">_hw_gpio::PDIR</a></div><div class="ttdeci">__I hw_gpio_pdir_t PDIR</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:478</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields_html"><div class="ttname"><a href="struct__hw__gpio__pdir_1_1__hw__gpio__pdir__bitfields.html">_hw_gpio_pdir::_hw_gpio_pdir_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:362</div></div>
<div class="ttc" id="struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields_html"><div class="ttname"><a href="struct__hw__gpio__pcor_1_1__hw__gpio__pcor__bitfields.html">_hw_gpio_pcor::_hw_gpio_pcor_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:247</div></div>
<div class="ttc" id="struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields_html"><div class="ttname"><a href="struct__hw__gpio__pddr_1_1__hw__gpio__pddr__bitfields.html">_hw_gpio_pddr::_hw_gpio_pddr_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:417</div></div>
<div class="ttc" id="struct__hw__gpio__ptor_1_1__hw__gpio__ptor__bitfields_html"><div class="ttname"><a href="struct__hw__gpio__ptor_1_1__hw__gpio__ptor__bitfields.html">_hw_gpio_ptor::_hw_gpio_ptor_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:302</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__gpio_html"><div class="ttname"><a href="struct__hw__gpio.html">_hw_gpio</a></div><div class="ttdoc">All GPIO module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:472</div></div>
<div class="ttc" id="union__hw__gpio__pcor_html"><div class="ttname"><a href="union__hw__gpio__pcor.html">_hw_gpio_pcor</a></div><div class="ttdoc">HW_GPIO_PCOR - Port Clear Output Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:244</div></div>
<div class="ttc" id="union__hw__gpio__pdor_html"><div class="ttname"><a href="union__hw__gpio__pdor.html">_hw_gpio_pdor</a></div><div class="ttdoc">HW_GPIO_PDOR - Port Data Output Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:123</div></div>
<div class="ttc" id="struct__hw__gpio_html_ae9511cfe5234bc80b58bddf925a48212"><div class="ttname"><a href="struct__hw__gpio.html#ae9511cfe5234bc80b58bddf925a48212">_hw_gpio::PCOR</a></div><div class="ttdeci">__O hw_gpio_pcor_t PCOR</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:476</div></div>
<div class="ttc" id="union__hw__gpio__psor_html"><div class="ttname"><a href="union__hw__gpio__psor.html">_hw_gpio_psor</a></div><div class="ttdoc">HW_GPIO_PSOR - Port Set Output Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:187</div></div>
<div class="ttc" id="union__hw__gpio__ptor_html"><div class="ttname"><a href="union__hw__gpio__ptor.html">_hw_gpio_ptor</a></div><div class="ttdoc">HW_GPIO_PTOR - Port Toggle Output Register (WORZ) </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:299</div></div>
<div class="ttc" id="struct__hw__gpio_html_a65ef737933f5ea56596ef09cb1933287"><div class="ttname"><a href="struct__hw__gpio.html#a65ef737933f5ea56596ef09cb1933287">_hw_gpio::PDDR</a></div><div class="ttdeci">__IO hw_gpio_pddr_t PDDR</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:479</div></div>
<div class="ttc" id="struct__hw__gpio_html_a8d13ed8da1d03b49b7845067edac7f07"><div class="ttname"><a href="struct__hw__gpio.html#a8d13ed8da1d03b49b7845067edac7f07">_hw_gpio::PSOR</a></div><div class="ttdeci">__O hw_gpio_psor_t PSOR</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:475</div></div>
<div class="ttc" id="struct__hw__gpio_html_a3d25308877e6a5c18654141ad515639f"><div class="ttname"><a href="struct__hw__gpio.html#a3d25308877e6a5c18654141ad515639f">_hw_gpio::PDOR</a></div><div class="ttdeci">__IO hw_gpio_pdor_t PDOR</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:474</div></div>
<div class="ttc" id="union__hw__gpio__pddr_html"><div class="ttname"><a href="union__hw__gpio__pddr.html">_hw_gpio_pddr</a></div><div class="ttdoc">HW_GPIO_PDDR - Port Data Direction Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:414</div></div>
<div class="ttc" id="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields_html"><div class="ttname"><a href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html">_hw_gpio_pdor::_hw_gpio_pdor_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:126</div></div>
<div class="ttc" id="struct__hw__gpio_html_ad0492d0354978a3251a02bad5fb8a6e7"><div class="ttname"><a href="struct__hw__gpio.html#ad0492d0354978a3251a02bad5fb8a6e7">_hw_gpio::PTOR</a></div><div class="ttdeci">__O hw_gpio_ptor_t PTOR</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:477</div></div>
<div class="ttc" id="struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields_html"><div class="ttname"><a href="struct__hw__gpio__psor_1_1__hw__gpio__psor__bitfields.html">_hw_gpio_psor::_hw_gpio_psor_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:190</div></div>
<div class="ttc" id="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields_html_a897e7405ac24e5022f1a1804e36e7f09"><div class="ttname"><a href="struct__hw__gpio__pdor_1_1__hw__gpio__pdor__bitfields.html#a897e7405ac24e5022f1a1804e36e7f09">_hw_gpio_pdor::_hw_gpio_pdor_bitfields::PDO</a></div><div class="ttdeci">uint32_t PDO</div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:128</div></div>
<div class="ttc" id="union__hw__gpio__pdir_html"><div class="ttname"><a href="union__hw__gpio__pdir.html">_hw_gpio_pdir</a></div><div class="ttdoc">HW_GPIO_PDIR - Port Data Input Register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_gpio.h:359</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
