Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  1 03:34:50 2019
| Host         : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/KLT_2200_0/inst/context/D22_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 165 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.398      -64.961                    121                23290        0.011        0.000                      0                23274        0.264        0.000                       0                 10481  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
hdmi_in_clk_p                                                                               {0.000 7.500}        15.000          66.667          
  CLKFBIN                                                                                   {0.000 7.500}        15.000          66.667          
  CLK_OUT_5x_hdmi_clk                                                                       {0.000 1.500}        3.000           333.333         
    PixelClk_int                                                                            {0.000 6.000}        15.000          66.667          
sys_clk_pin                                                                                 {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1                                                           {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0_1                                                           {0.000 4.000}        8.000           125.000         
sys_clock                                                                                   {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0                                                             {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0                                                             {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        3.904        0.000                      0                 1916        0.063        0.000                      0                 1916        4.020        0.000                       0                   839  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       25.975        0.000                      0                  928        0.079        0.000                      0                  928       15.250        0.000                       0                   483  
hdmi_in_clk_p                                                                                                                                                                                                                                 4.500        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                                                                    13.751        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                                                                                         1.333        0.000                       0                    15  
    PixelClk_int                                                                                 -0.360       -0.670                      2                19878        0.011        0.000                      0                19878        4.750        0.000                       0                  8969  
sys_clk_pin                                                                                                                                                                                                                                   2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1                                                                 0.859        0.000                      0                  355        0.160        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                                                                             5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                   0.858        0.000                      0                  355        0.160        0.000                      0                  355        0.264        0.000                       0                   168  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                                                               5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_int                                                                                clk_fpga_0                                                                                       -1.398      -36.950                     32                   32        1.230        0.000                      0                   32  
PixelClk_int                                                                                dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       13.666        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  PixelClk_int                                                                                     -0.585      -27.341                     87                  100        0.112        0.000                      0                  100  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  PixelClk_int                                                                                     31.754        0.000                      0                    8                                                                        
clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0_1                                                                   0.858        0.000                      0                  355        0.095        0.000                      0                  355  
clk_out1_design_1_clk_wiz_0_0_1                                                             clk_out1_design_1_clk_wiz_0_0                                                                     0.858        0.000                      0                  355        0.095        0.000                      0                  355  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           PixelClk_int                                                                                PixelClk_int                                                                                     11.759        0.000                      0                   94        0.306        0.000                      0                   94  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0                                                                     3.375        0.000                      0                    3        0.467        0.000                      0                    3  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0_1                                                             clk_out1_design_1_clk_wiz_0_0                                                                     3.375        0.000                      0                    3        0.402        0.000                      0                    3  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0                                                               clk_out1_design_1_clk_wiz_0_0_1                                                                   3.375        0.000                      0                    3        0.402        0.000                      0                    3  
**async_default**                                                                           clk_out1_design_1_clk_wiz_0_0_1                                                             clk_out1_design_1_clk_wiz_0_0_1                                                                   3.375        0.000                      0                    3        0.467        0.000                      0                    3  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.240        0.000                      0                  100        0.357        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.704ns (12.003%)  route 5.161ns (87.997%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=96, routed)          4.164     7.652    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[0]
    SLICE_X17Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.776 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           0.997     8.773    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_4_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.897 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     8.897    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.501    12.693    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.031    12.801    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 0.704ns (11.937%)  route 5.194ns (88.063%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=96, routed)          4.256     7.744    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[0]
    SLICE_X15Y53         LUT6 (Prop_lut6_I4_O)        0.124     7.868 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[2]_i_4/O
                         net (fo=1, routed)           0.938     8.806    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[2]_i_4_n_0
    SLICE_X20Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.930 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.930    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[2]
    SLICE_X20Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.500    12.692    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y47         FDRE (Setup_fdre_C_D)        0.081    12.850    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.704ns (12.037%)  route 5.145ns (87.963%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=96, routed)          4.180     7.668    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[0]
    SLICE_X14Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.792 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.965     8.757    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[31]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.881 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[31]_i_1/O
                         net (fo=1, routed)           0.000     8.881    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[31]
    SLICE_X15Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.502    12.694    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y48         FDRE (Setup_fdre_C_D)        0.031    12.802    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.927ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.704ns (12.050%)  route 5.138ns (87.950%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.641     8.129    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X19Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.253 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.497     8.750    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I0_O)        0.124     8.874 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.874    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[4]
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.501    12.693    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.031    12.801    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  3.927    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 0.828ns (15.744%)  route 4.431ns (84.256%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.723     3.031    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X5Y35          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/Q
                         net (fo=14, routed)          1.513     5.000    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X2Y33          LUT3 (Prop_lut3_I0_O)        0.124     5.124 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1/O
                         net (fo=25, routed)          1.390     6.514    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X6Y35          LUT5 (Prop_lut5_I0_O)        0.124     6.638 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]_i_3__0/O
                         net (fo=5, routed)           0.522     7.160    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[6]
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.284 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1/O
                         net (fo=4, routed)           1.006     8.290    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/state_reg[1]
    SLICE_X8Y33          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.500    12.692    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X8Y33          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    12.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.245    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  3.955    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.704ns (12.147%)  route 5.092ns (87.853%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.560     8.048    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X13Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.172 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.531     8.704    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124     8.828 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     8.828    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[22]
    SLICE_X15Y37         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.497    12.689    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.032    12.798    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             4.047ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 0.704ns (12.208%)  route 5.063ns (87.792%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[3]/Q
                         net (fo=96, routed)          4.640     8.128    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I2_O)        0.124     8.252 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.423     8.675    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X20Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.799 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.799    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[1]
    SLICE_X20Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.500    12.692    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y47         FDRE (Setup_fdre_C_D)        0.077    12.846    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  4.047    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 0.704ns (12.340%)  route 5.001ns (87.660%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=96, routed)          3.828     7.316    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[0]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.124     7.440 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[18]_i_4/O
                         net (fo=1, routed)           1.173     8.613    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[18]_i_4_n_0
    SLICE_X9Y39          LUT5 (Prop_lut5_I4_O)        0.124     8.737 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     8.737    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[18]
    SLICE_X9Y39          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.505    12.697    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y39          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.230    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X9Y39          FDRE (Setup_fdre_C_D)        0.029    12.803    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.803    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.704ns (12.384%)  route 4.981ns (87.616%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=96, routed)          4.115     7.603    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[0]
    SLICE_X15Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.727 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.866     8.593    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[24]_i_2_n_0
    SLICE_X15Y49         LUT5 (Prop_lut5_I0_O)        0.124     8.717 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     8.717    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[24]
    SLICE_X15Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.502    12.694    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.230    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)        0.031    12.802    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.115ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.704ns (12.332%)  route 5.004ns (87.667%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.724     3.032    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y37          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDRE (Prop_fdre_C_Q)         0.456     3.488 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=96, routed)          3.914     7.402    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/sel0[0]
    SLICE_X10Y50         LUT5 (Prop_lut5_I1_O)        0.124     7.526 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_2/O
                         net (fo=1, routed)           1.090     8.616    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_2_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.740 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     8.740    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[29]
    SLICE_X12Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.508    12.700    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.230    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.079    12.856    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                  4.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.227ns (53.152%)  route 0.200ns (46.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[56]/Q
                         net (fo=1, routed)           0.200     1.251    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[56]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.350 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[56]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[56]
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.854     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.241%)  route 0.248ns (63.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.248     1.314    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.955%)  route 0.251ns (64.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.251     1.317    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[1]/Q
                         net (fo=1, routed)           0.116     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[2]
    SLICE_X4Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.933%)  route 0.275ns (66.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.275     1.340    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.196%)  route 0.163ns (49.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.581     0.922    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X0Y38          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.163     1.248    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.851     1.221    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X4Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.142    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.582     0.923    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[60]/Q
                         net (fo=1, routed)           0.056     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[60]
    SLICE_X0Y42          LUT3 (Prop_lut3_I2_O)        0.045     1.165 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[60]_i_1__0/O
                         net (fo=1, routed)           0.000     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[60]_i_1__0_n_0
    SLICE_X0Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.850     1.220    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y42          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.120     1.056    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.562     0.903    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.099    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X7Y34          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.828     1.198    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X7Y34          FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.903    
    SLICE_X7Y34          FDRE (Hold_fdre_C_D)         0.075     0.978    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.554%)  route 0.253ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.253     1.306    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[5]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[5])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.554%)  route 0.253ns (66.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.253     1.306    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y37    design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y34    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y34    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y34    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y34    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y35    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y35    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y35    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X4Y35    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X6Y34    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y46    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y44    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y41    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       25.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.975ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 1.440ns (20.441%)  route 5.605ns (79.559%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 36.072 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.457     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X27Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.192     7.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.956    10.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X16Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.550    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.409    36.481    
                         clock uncertainty           -0.035    36.446    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.079    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.525    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                 25.975    

Slack (MET) :             26.179ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 1.440ns (21.051%)  route 5.400ns (78.949%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 36.072 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.457     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X27Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.192     7.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.752    10.221    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X16Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.409    36.481    
                         clock uncertainty           -0.035    36.446    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.079    36.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.525    
                         arrival time                         -10.345    
  -------------------------------------------------------------------
                         slack                                 26.179    

Slack (MET) :             26.182ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 1.440ns (21.065%)  route 5.396ns (78.935%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 36.072 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.457     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X27Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.192     7.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.747    10.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X16Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.409    36.481    
                         clock uncertainty           -0.035    36.446    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.077    36.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.523    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                 26.182    

Slack (MET) :             26.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.236ns (21.089%)  route 4.625ns (78.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 36.063 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.363     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.118     7.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.936     8.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.352     8.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.375    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.728    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 26.308    

Slack (MET) :             26.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.236ns (21.089%)  route 4.625ns (78.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 36.063 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.363     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.118     7.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.936     8.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.352     8.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.375    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.728    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 26.308    

Slack (MET) :             26.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.236ns (21.089%)  route 4.625ns (78.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 36.063 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.363     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.118     7.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.936     8.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.352     8.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.375    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.728    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 26.308    

Slack (MET) :             26.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.236ns (21.089%)  route 4.625ns (78.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 36.063 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.363     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.118     7.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.936     8.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.352     8.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.375    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.728    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 26.308    

Slack (MET) :             26.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.236ns (21.089%)  route 4.625ns (78.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 36.063 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.363     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.118     7.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.936     8.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.352     8.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.375    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.728    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 26.308    

Slack (MET) :             26.308ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 1.236ns (21.089%)  route 4.625ns (78.911%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.063ns = ( 36.063 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.740     5.990    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT5 (Prop_lut5_I3_O)        0.124     6.114 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.363     7.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]
    SLICE_X9Y74          LUT4 (Prop_lut4_I1_O)        0.118     7.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.936     8.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X8Y74          LUT5 (Prop_lut5_I4_O)        0.352     8.883 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.484     9.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.482    36.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X8Y73          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.375    36.438    
                         clock uncertainty           -0.035    36.403    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.728    35.675    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         35.675    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 26.308    

Slack (MET) :             26.328ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.694ns  (logic 1.440ns (21.512%)  route 5.254ns (78.488%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 36.072 - 33.000 ) 
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.663     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y54         FDRE (Prop_fdre_C_Q)         0.518     4.023 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          2.457     6.479    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X27Y50         LUT4 (Prop_lut4_I3_O)        0.124     6.603 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           1.192     7.796    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X23Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.470 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.605    10.075    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X16Y52         LUT5 (Prop_lut5_I2_O)        0.124    10.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.199    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.491    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.409    36.481    
                         clock uncertainty           -0.035    36.446    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.081    36.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.527    
                         arrival time                         -10.199    
  -------------------------------------------------------------------
                         slack                                 26.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.452%)  route 0.280ns (66.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y50         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/Q
                         net (fo=2, routed)           0.280     1.697    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[19]
    SLICE_X26Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X26Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]/C
                         clock pessimism             -0.109     1.546    
    SLICE_X26Y49         FDRE (Hold_fdre_C_D)         0.072     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.237%)  route 0.124ns (46.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.560     1.274    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X7Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDCE (Prop_fdce_C_Q)         0.141     1.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.124     1.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X8Y86          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X8Y86          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.343     1.308    
    SLICE_X8Y86          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.868%)  route 0.258ns (58.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X18Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/Q
                         net (fo=4, routed)           0.258     1.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]
    SLICE_X21Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.722 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1_n_0
    SLICE_X21Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.830     1.653    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X21Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
                         clock pessimism             -0.109     1.544    
    SLICE_X21Y50         FDRE (Hold_fdre_C_D)         0.092     1.636    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.128     1.404 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.075     1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X8Y88          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y88          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.365     1.289    
    SLICE_X8Y88          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.059%)  route 0.278ns (59.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.561     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X22Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[20]/Q
                         net (fo=3, routed)           0.278     1.694    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[20]
    SLICE_X23Y50         LUT5 (Prop_lut5_I2_O)        0.045     1.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[19]_i_1_n_0
    SLICE_X23Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.828     1.651    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X23Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]/C
                         clock pessimism             -0.109     1.542    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.091     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.667%)  route 0.304ns (68.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.655ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y50         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[24]/Q
                         net (fo=2, routed)           0.304     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[24]
    SLICE_X27Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X27Y49         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                         clock pessimism             -0.109     1.546    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.066     1.612    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.112     1.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X8Y88          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X8Y88          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.365     1.289    
    SLICE_X8Y88          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.413    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X1Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDCE (Prop_fdce_C_Q)         0.141     1.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X1Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.844     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X1Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.376     1.291    
    SLICE_X1Y84          FDCE (Hold_fdce_C_D)         0.075     1.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.562     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X7Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     1.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X7Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.831     1.654    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X7Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.378     1.276    
    SLICE_X7Y89          FDCE (Hold_fdce_C_D)         0.075     1.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.579     1.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.141     1.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.059     1.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.377     1.293    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.076     1.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y77    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y77    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y78    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y78    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X9Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y77    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X7Y77    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X8Y76    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y87    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y86    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y86    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X8Y88    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_in_clk_p
  To Clock:  hdmi_in_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_in_clk_p
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { hdmi_in_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.000      85.000     MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.500       4.500      MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.000      85.000     MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.000      198.360    MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y98     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y98     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y97     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y97     design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         3.000       1.333      ILOGIC_X0Y96     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         3.000       1.333      ILOGIC_X0Y96     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.000       210.360    MMCME2_ADV_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            2  Failing Endpoints,  Worst Slack       -0.360ns,  Total Violation       -0.670ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/inroi/x0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/inroi/roi_end_impulse_state_reg/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 3.930ns (62.803%)  route 2.328ns (37.197%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 12.311 - 6.000 ) 
    Source Clock Delay      (SCD):    6.973ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.664     6.973    design_1_i/KLT_2200_0/inst/inroi/rx_pclk
    SLICE_X12Y61         FDRE                                         r  design_1_i/KLT_2200_0/inst/inroi/x0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  design_1_i/KLT_2200_0/inst/inroi/x0_reg[29]/Q
                         net (fo=4, routed)           0.424     7.915    design_1_i/KLT_2200_0/inst/inroi/p_0_in[0]
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.039 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.039    design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0_i_1_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.571 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/KLT_2200_0/inst/inroi/point_x0[4]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.033 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[8]_INST_0/O[1]
                         net (fo=7, routed)           0.768     9.802    design_1_i/KLT_2200_0/inst/inroi/D[9]
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    10.745 f  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg2_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           0.657    11.401    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg2_inferred__0/i__carry__1_n_4
    SLICE_X15Y63         LUT5 (Prop_lut5_I2_O)        0.306    11.707 r  design_1_i/KLT_2200_0/inst/inroi/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    11.707    design_1_i/KLT_2200_0/inst/inroi/i__carry_i_1__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.108 r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.108    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg1_inferred__0/i__carry_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.379 r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.479    12.858    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg15_in
    SLICE_X17Y64         LUT3 (Prop_lut3_I1_O)        0.373    13.231 r  design_1_i/KLT_2200_0/inst/inroi/roi_end_impulse_state_i_1/O
                         net (fo=1, routed)           0.000    13.231    design_1_i/KLT_2200_0/inst/inroi/roi_end_impulse_state_i_1_n_0
    SLICE_X17Y64         FDRE                                         r  design_1_i/KLT_2200_0/inst/inroi/roi_end_impulse_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    12.311    design_1_i/KLT_2200_0/inst/inroi/rx_pclk
    SLICE_X17Y64         FDRE                                         r  design_1_i/KLT_2200_0/inst/inroi/roi_end_impulse_state_reg/C  (IS_INVERTED)
                         clock pessimism              0.594    12.905    
                         clock uncertainty           -0.066    12.839    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)        0.032    12.871    design_1_i/KLT_2200_0/inst/inroi/roi_end_impulse_state_reg
  -------------------------------------------------------------------
                         required time                         12.871    
                         arrival time                         -13.231    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.310ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/inroi/x0_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/inroi/roi_end_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 3.930ns (63.290%)  route 2.280ns (36.710%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 12.311 - 6.000 ) 
    Source Clock Delay      (SCD):    6.973ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.664     6.973    design_1_i/KLT_2200_0/inst/inroi/rx_pclk
    SLICE_X12Y61         FDRE                                         r  design_1_i/KLT_2200_0/inst/inroi/x0_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  design_1_i/KLT_2200_0/inst/inroi/x0_reg[29]/Q
                         net (fo=4, routed)           0.424     7.915    design_1_i/KLT_2200_0/inst/inroi/p_0_in[0]
    SLICE_X13Y62         LUT2 (Prop_lut2_I0_O)        0.124     8.039 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.039    design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0_i_1_n_0
    SLICE_X13Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.571 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.571    design_1_i/KLT_2200_0/inst/inroi/point_x0[0]_INST_0_n_0
    SLICE_X13Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.685 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     8.685    design_1_i/KLT_2200_0/inst/inroi/point_x0[4]_INST_0_n_0
    SLICE_X13Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.033 r  design_1_i/KLT_2200_0/inst/inroi/point_x0[8]_INST_0/O[1]
                         net (fo=7, routed)           0.768     9.802    design_1_i/KLT_2200_0/inst/inroi/D[9]
    SLICE_X14Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943    10.745 f  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg2_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           0.657    11.401    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg2_inferred__0/i__carry__1_n_4
    SLICE_X15Y63         LUT5 (Prop_lut5_I2_O)        0.306    11.707 r  design_1_i/KLT_2200_0/inst/inroi/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000    11.707    design_1_i/KLT_2200_0/inst/inroi/i__carry_i_1__0_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.108 r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.108    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg1_inferred__0/i__carry_n_0
    SLICE_X15Y64         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    12.379 r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg1_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.431    12.810    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg15_in
    SLICE_X17Y64         LUT4 (Prop_lut4_I2_O)        0.373    13.183 r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg_i_1/O
                         net (fo=1, routed)           0.000    13.183    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg_i_1_n_0
    SLICE_X17Y64         FDRE                                         r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    12.311    design_1_i/KLT_2200_0/inst/inroi/rx_pclk
    SLICE_X17Y64         FDRE                                         r  design_1_i/KLT_2200_0/inst/inroi/roi_end_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.594    12.905    
                         clock uncertainty           -0.066    12.839    
    SLICE_X17Y64         FDRE (Setup_fdre_C_D)        0.034    12.873    design_1_i/KLT_2200_0/inst/inroi/roi_end_reg_reg
  -------------------------------------------------------------------
                         required time                         12.873    
                         arrival time                         -13.183    
  -------------------------------------------------------------------
                         slack                                 -0.310    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D22_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 0.456ns (10.033%)  route 4.089ns (89.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 12.341 - 6.000 ) 
    Source Clock Delay      (SCD):    6.967ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.658     6.967    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X26Y57         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D22_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.456     7.423 r  design_1_i/KLT_2200_0/inst/context/D22_reg[8]/Q
                         net (fo=6, routed)           4.089    11.512    design_1_i/KLT_2200_0/inst/kltboy/Q[6]
    SLICE_X10Y47         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.511    12.341    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X10Y47         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.479    12.821    
                         clock uncertainty           -0.066    12.754    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.022    12.732    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D12_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.419ns (14.085%)  route 2.556ns (85.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.328ns = ( 12.328 - 6.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.640     6.949    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X18Y75         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D12_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.419     7.368 r  design_1_i/KLT_2200_0/inst/context/D12_reg[7]/Q
                         net (fo=4, routed)           2.556     9.924    design_1_i/KLT_2200_0/inst/kltboy/down[4]
    SLICE_X23Y46         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.498    12.328    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.479    12.808    
                         clock uncertainty           -0.066    12.741    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.250    12.491    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[4]
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.987ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D12_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.456ns (16.837%)  route 2.252ns (83.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.309ns = ( 12.309 - 6.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.640     6.949    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X18Y75         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D12_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y75         FDRE (Prop_fdre_C_Q)         0.456     7.405 r  design_1_i/KLT_2200_0/inst/context/D12_reg[8]/Q
                         net (fo=4, routed)           2.252     9.658    design_1_i/KLT_2200_0/inst/kltboy/down[5]
    SLICE_X23Y59         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.480    12.309    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X23Y59         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.493    12.803    
                         clock uncertainty           -0.066    12.737    
    SLICE_X23Y59         FDRE (Setup_fdre_C_D)       -0.092    12.645    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  2.987    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D12_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.419ns (16.986%)  route 2.048ns (83.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.309ns = ( 12.309 - 6.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.640     6.949    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X19Y75         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D12_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y75         FDRE (Prop_fdre_C_Q)         0.419     7.368 r  design_1_i/KLT_2200_0/inst/context/D12_reg[10]/Q
                         net (fo=4, routed)           2.048     9.416    design_1_i/KLT_2200_0/inst/kltboy/down[7]
    SLICE_X23Y59         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.480    12.309    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X23Y59         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.493    12.803    
                         clock uncertainty           -0.066    12.737    
    SLICE_X23Y59         FDRE (Setup_fdre_C_D)       -0.262    12.475    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         12.475    
                         arrival time                          -9.416    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D12_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.456ns (17.316%)  route 2.177ns (82.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.328ns = ( 12.328 - 6.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.640     6.949    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X19Y74         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D12_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDRE (Prop_fdre_C_Q)         0.456     7.405 r  design_1_i/KLT_2200_0/inst/context/D12_reg[9]/Q
                         net (fo=4, routed)           2.177     9.583    design_1_i/KLT_2200_0/inst/kltboy/down[6]
    SLICE_X23Y46         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.498    12.328    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.479    12.808    
                         clock uncertainty           -0.066    12.741    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.058    12.683    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[6]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.213ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.478ns (20.455%)  route 1.859ns (79.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.328ns = ( 12.328 - 6.000 ) 
    Source Clock Delay      (SCD):    6.956ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.647     6.956    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X10Y74         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.478     7.434 r  design_1_i/KLT_2200_0/inst/context/D12_reg[3]/Q
                         net (fo=4, routed)           1.859     9.293    design_1_i/KLT_2200_0/inst/kltboy/down[0]
    SLICE_X23Y46         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.498    12.328    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.479    12.808    
                         clock uncertainty           -0.066    12.741    
    SLICE_X23Y46         FDRE (Setup_fdre_C_D)       -0.235    12.506    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[0]
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.213    

Slack (MET) :             3.521ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D12_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.456ns (19.788%)  route 1.848ns (80.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.313 - 6.000 ) 
    Source Clock Delay      (SCD):    6.949ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.640     6.949    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X19Y74         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D12_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y74         FDRE (Prop_fdre_C_Q)         0.456     7.405 r  design_1_i/KLT_2200_0/inst/context/D12_reg[4]/Q
                         net (fo=4, routed)           1.848     9.254    design_1_i/KLT_2200_0/inst/kltboy/down[1]
    SLICE_X19Y61         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.484    12.313    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X19Y61         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.628    12.941    
                         clock uncertainty           -0.066    12.875    
    SLICE_X19Y61         FDRE (Setup_fdre_C_D)       -0.100    12.775    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[1]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  3.521    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D22_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (PixelClk_int fall@6.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.841ns  (logic 0.419ns (22.760%)  route 1.422ns (77.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.341ns = ( 12.341 - 6.000 ) 
    Source Clock Delay      (SCD):    6.963ns
    Clock Pessimism Removal (CPR):    0.479ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.654     6.963    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D22_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y57         FDRE (Prop_fdre_C_Q)         0.419     7.382 r  design_1_i/KLT_2200_0/inst/context/D22_reg[10]/Q
                         net (fo=6, routed)           1.422     8.804    design_1_i/KLT_2200_0/inst/kltboy/Q[8]
    SLICE_X10Y47         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int fall edge)
                                                      6.000     6.000 f  
    H16                                               0.000     6.000 f  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     6.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.883 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.129 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.007 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    10.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.830 f  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.511    12.341    design_1_i/KLT_2200_0/inst/kltboy/rx_pclk
    SLICE_X10Y47         FDRE                                         r  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.479    12.821    
                         clock uncertainty           -0.066    12.754    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.232    12.522    design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  3.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pVde_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.367ns (18.291%)  route 1.639ns (81.709%))
  Logic Levels:           0  
  Clock Path Skew:        1.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.955ns
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     0.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918     4.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.760     4.767    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X36Y89         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pVde_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.367     5.134 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pVde_reg/Q
                         net (fo=1, routed)           1.639     6.773    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/pVde
    SLICE_X35Y78         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.646     6.955    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X35Y78         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/C
                         clock pessimism             -0.387     6.568    
    SLICE_X35Y78         FDRE (Hold_fdre_C_D)         0.194     6.762    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poVDE_reg
  -------------------------------------------------------------------
                         required time                         -6.762    
                         arrival time                           6.773    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/context_pos/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.102%)  route 0.255ns (60.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    2.393ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.551     2.393    design_1_i/KLT_2200_0/inst/context_pos/rx_pclk
    SLICE_X16Y69         FDRE                                         r  design_1_i/KLT_2200_0/inst/context_pos/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y69         FDRE (Prop_fdre_C_Q)         0.164     2.557 r  design_1_i/KLT_2200_0/inst/context_pos/x_pos_reg[1]/Q
                         net (fo=18, routed)          0.255     2.813    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/probe3[1]
    SLICE_X24Y70         SRL16E                                       r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.814     2.986    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/rMMCM_LckdRisingFlag_reg
    SLICE_X24Y70         SRL16E                                       r  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK
                         clock pessimism             -0.334     2.651    
    SLICE_X24Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.760    design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[76]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.075%)  route 0.200ns (48.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.996ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.555     2.397    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/aclk
    SLICE_X20Y58         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     2.561 r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[60]/Q
                         net (fo=3, routed)           0.200     2.761    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/shift_data[4]_0[60]
    SLICE_X23Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.806 r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/opt_has_pipe.first_q[76]_i_1__0/O
                         net (fo=1, routed)           0.000     2.806    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/D[44]
    SLICE_X23Y58         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[76]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.824     2.996    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/aclk
    SLICE_X23Y58         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[76]/C
                         clock pessimism             -0.334     2.661    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.092     2.753    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[76]
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[11].pipe_reg[11][32]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.559     2.401    design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister/CLK
    SLICE_X17Y54         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y54         FDRE (Prop_fdre_C_Q)         0.141     2.542 r  design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[5].slices[4].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[1]/Q
                         net (fo=1, routed)           0.112     2.654    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/s_axis_dividend_tdata[32]
    SLICE_X16Y55         SRL16E                                       r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[11].pipe_reg[11][32]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.828     3.000    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/aclk
    SLICE_X16Y55         SRL16E                                       r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[11].pipe_reg[11][32]_srl11/CLK
                         clock pessimism             -0.583     2.417    
    SLICE_X16Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     2.600    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_numer_del/opt_has_pipe.i_pipe[11].pipe_reg[11][32]_srl11
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.654    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.124%)  route 0.200ns (48.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.995ns
    Source Clock Delay      (SCD):    2.397ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.555     2.397    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/aclk
    SLICE_X20Y58         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.164     2.561 r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[4].i_shift_data/opt_has_pipe.first_q_reg[60]/Q
                         net (fo=3, routed)           0.200     2.761    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/shift_data[4]_0[60]
    SLICE_X23Y60         LUT6 (Prop_lut6_I5_O)        0.045     2.806 r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/opt_has_pipe.first_q[60]_i_1__0/O
                         net (fo=1, routed)           0.000     2.806    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/D[28]
    SLICE_X23Y60         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.823     2.995    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/aclk
    SLICE_X23Y60         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[60]/C
                         clock pessimism             -0.334     2.660    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.091     2.751    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_fix_prenorm.i_prenormalizer/i_layer[6].i_shift_data/opt_has_pipe.first_q_reg[60]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.722%)  route 0.277ns (66.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.552     2.394    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/aclk
    SLICE_X21Y64         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y64         FDRE (Prop_fdre_C_Q)         0.141     2.535 r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.277     2.812    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/first_q[8]
    SLICE_X24Y67         SRL16E                                       r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.817     2.989    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/aclk
    SLICE_X24Y67         SRL16E                                       r  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2/CLK
                         clock pessimism             -0.334     2.654    
    SLICE_X24Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.756    design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_iterative_unit/i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel/opt_has_pipe.i_pipe[3].pipe_reg[3][8]_srl2
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[4].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.084%)  route 0.250ns (63.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.569     2.411    design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[4].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y48         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[4].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     2.552 r  design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[4].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=1, routed)           0.250     2.802    design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister/D[1]
    SLICE_X14Y53         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.828     3.000    design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister/CLK
    SLICE_X14Y53         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.329     2.670    
    SLICE_X14Y53         FDRE (Hold_fdre_C_D)         0.075     2.745    design_1_i/KLT_2200_0/inst/disposition/x_sub/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[4].middlestages.abovediagonal.piperegister/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.802    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[5].pipe_reg[5][41]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/d1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.702%)  route 0.229ns (58.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.560     2.402    design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/aclk
    SLICE_X24Y11         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[5].pipe_reg[5][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_fdre_C_Q)         0.164     2.566 r  design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_denom_est_bypass/opt_has_pipe.i_pipe[5].pipe_reg[5][41]/Q
                         net (fo=1, routed)           0.229     2.795    design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/A[7]
    SLICE_X17Y11         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/d1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.831     3.003    design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/CLK
    SLICE_X17Y11         FDRE                                         r  design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/d1.dout_i_reg[7]/C
                         clock pessimism             -0.334     2.668    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.070     2.738    design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay/d1.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.738    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.337ns (17.053%)  route 1.639ns (82.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.969ns
    Source Clock Delay      (SCD):    4.769ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     0.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918     4.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762     4.769    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X39Y94         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.337     5.106 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pDataIn_reg[7]/Q
                         net (fo=1, routed)           1.639     6.745    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[7]
    SLICE_X34Y93         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.660     6.969    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X34Y93         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
                         clock pessimism             -0.387     6.582    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.106     6.688    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.688    
                         arrival time                           6.745    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/KLT_2200_0/inst/context/D31_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/KLT_2200_0/inst/context/D32_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.888%)  route 0.252ns (64.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.556     2.398    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X14Y62         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D31_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.141     2.539 r  design_1_i/KLT_2200_0/inst/context/D31_reg[5]/Q
                         net (fo=1, routed)           0.252     2.791    design_1_i/KLT_2200_0/inst/context/D31_reg_n_0_[5]
    SLICE_X22Y62         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D32_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.821     2.993    design_1_i/KLT_2200_0/inst/context/rx_pclk
    SLICE_X22Y62         FDRE                                         r  design_1_i/KLT_2200_0/inst/context/D32_reg[5]/C
                         clock pessimism             -0.334     2.658    
    SLICE_X22Y62         FDRE (Hold_fdre_C_D)         0.075     2.733    design_1_i/KLT_2200_0/inst/context/D32_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  0.058    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 6.000 }
Period(ns):         15.000
Sources:            { design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X1Y26  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X1Y26  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y14  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y14  design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X1Y20  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X1Y20  design_1_i/KLT_2200_0/inst/disposition/x_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X2Y4   design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X2Y4   design_1_i/KLT_2200_0/inst/disposition/y_divider/U0/i_synth/i_nonzero_fract.i_synth/opt_high_radix.i_nonzero_fract.i_high_radix/i_estimator/i_lut/i_synth_opt.i_synth/i_not_sandia.i_prim/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X0Y34  design_1_i/KLT_2200_0/inst/previous_frame_pixel/memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.000      12.056     RAMB18_X0Y34  design_1_i/KLT_2200_0/inst/previous_frame_pixel/memA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X15Y59  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X10Y47  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X10Y47  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X10Y47  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X10Y47  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_center_pixel_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X19Y61  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X19Y61  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X19Y61  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X23Y59  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X23Y59  design_1_i/KLT_2200_0/inst/kltboy/neg_synch_down_pixel_reg[7]/C
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.000       4.750      SLICE_X4Y84   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X38Y91  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.326ns (32.798%)  route 2.717ns (67.202%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.735    -2.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.660 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.907    -0.753    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.327    -0.426 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=2, routed)           0.597     0.171    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop__1
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.332     0.503 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     1.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124     1.262 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.578     1.840    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.964 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.396     2.858    
                         clock uncertainty           -0.065     2.794    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029     2.823    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.823    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.838    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.633    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.633    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.952ns (25.361%)  route 2.802ns (74.639%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.632     1.680    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.564     3.260    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.334     2.926    
                         clock uncertainty           -0.065     2.862    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.657    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.657    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  0.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.242 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.406    
    SLICE_X38Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.346    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.353    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.204    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.106 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.292    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.151    -0.111    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.066    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.227    -0.391    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120    -0.271    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.581    -0.409    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.268 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.131    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.086 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.849    -0.170    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.226    -0.396    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.092    -0.304    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.460%)  route 0.169ns (47.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.169    -0.095    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X42Y67         LUT4 (Prop_lut4_I0_O)        0.045    -0.050 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_6
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/C
                         clock pessimism             -0.225    -0.392    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.271    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.164    -0.099    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.225    -0.391    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.321    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y66         FDSE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.241 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.124    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.226    -0.392    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.301    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.060%)  route 0.140ns (42.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y88         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.263 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.140    -0.123    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.078 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.078    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.391    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.091    -0.300    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X36Y99         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.260 f  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.183    -0.077    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.032 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.032    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3_n_0
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.858    -0.161    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.386    
    SLICE_X38Y96         FDCE (Hold_fdce_C_D)         0.120    -0.266    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y83     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X42Y63     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y63     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X39Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.326ns (32.798%)  route 2.717ns (67.202%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.735    -2.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.660 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.907    -0.753    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.327    -0.426 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=2, routed)           0.597     0.171    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop__1
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.332     0.503 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     1.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124     1.262 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.578     1.840    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.964 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.396     2.858    
                         clock uncertainty           -0.065     2.793    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029     2.822    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.822    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.952ns (25.361%)  route 2.802ns (74.639%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.632     1.680    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.564     3.260    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.334     2.926    
                         clock uncertainty           -0.065     2.861    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.656    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.656    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.242 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.406    
    SLICE_X38Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.346    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.353    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.204    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.106 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.292    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.151    -0.111    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.066    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.227    -0.391    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120    -0.271    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.581    -0.409    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.268 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.131    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.086 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.849    -0.170    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.226    -0.396    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.092    -0.304    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.460%)  route 0.169ns (47.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.169    -0.095    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X42Y67         LUT4 (Prop_lut4_I0_O)        0.045    -0.050 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_6
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/C
                         clock pessimism             -0.225    -0.392    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.271    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.164    -0.099    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.225    -0.391    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.321    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y66         FDSE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.241 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.124    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.226    -0.392    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.301    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.060%)  route 0.140ns (42.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y88         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.263 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.140    -0.123    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.078 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.078    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.391    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.091    -0.300    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X36Y99         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.260 f  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.183    -0.077    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.032 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.032    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3_n_0
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.858    -0.161    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.386    
    SLICE_X38Y96         FDCE (Hold_fdce_C_D)         0.120    -0.266    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X36Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X38Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y83     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y85     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X37Y86     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y87     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[20]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y88     design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[23]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X42Y63     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y63     design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X39Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X39Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y91     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X37Y92     design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  clk_fpga_0

Setup :           32  Failing Endpoints,  Worst Slack       -1.398ns,  Total Violation      -36.950ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.879ns  (logic 0.766ns (40.770%)  route 1.113ns (59.230%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    6.977ns = ( 21.977 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.668    21.977    design_1_i/centroid_0/inst/clk
    SLICE_X10Y52         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518    22.495 r  design_1_i/centroid_0/inst/y_reg_reg[25]/Q
                         net (fo=2, routed)           0.566    23.061    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[25]
    SLICE_X9Y52          LUT6 (Prop_lut6_I0_O)        0.124    23.185 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[25]_i_3/O
                         net (fo=1, routed)           0.547    23.732    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[25]_i_3_n_0
    SLICE_X9Y49          LUT5 (Prop_lut5_I2_O)        0.124    23.856 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    23.856    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[25]
    SLICE_X9Y49          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.508    22.701    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y49          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    22.701    
                         clock uncertainty           -0.271    22.429    
    SLICE_X9Y49          FDRE (Setup_fdre_C_D)        0.029    22.458    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         22.458    
                         arrival time                         -23.856    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (VIOLATED) :        -1.367ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.898ns  (logic 0.766ns (40.365%)  route 1.132ns (59.635%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    6.977ns = ( 21.977 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.668    21.977    design_1_i/centroid_0/inst/clk
    SLICE_X10Y52         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.518    22.495 r  design_1_i/centroid_0/inst/y_reg_reg[29]/Q
                         net (fo=2, routed)           0.718    23.213    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[29]
    SLICE_X10Y48         LUT6 (Prop_lut6_I0_O)        0.124    23.337 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_3/O
                         net (fo=1, routed)           0.414    23.751    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_3_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I2_O)        0.124    23.875 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    23.875    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[29]
    SLICE_X12Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.508    22.701    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    22.701    
                         clock uncertainty           -0.271    22.429    
    SLICE_X12Y48         FDRE (Setup_fdre_C_D)        0.079    22.508    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                         -23.875    
  -------------------------------------------------------------------
                         slack                                 -1.367    

Slack (VIOLATED) :        -1.360ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.872ns  (logic 0.766ns (40.927%)  route 1.106ns (59.073%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 21.993 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.684    21.993    design_1_i/centroid_0/inst/clk
    SLICE_X12Y43         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518    22.511 r  design_1_i/centroid_0/inst/x_reg_reg[21]/Q
                         net (fo=2, routed)           0.687    23.198    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[21]
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.322 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[21]_i_3/O
                         net (fo=1, routed)           0.419    23.741    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[21]_i_3_n_0
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.124    23.865 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    23.865    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[21]
    SLICE_X12Y44         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.507    22.700    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y44         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.271    22.428    
    SLICE_X12Y44         FDRE (Setup_fdre_C_D)        0.077    22.505    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                         -23.865    
  -------------------------------------------------------------------
                         slack                                 -1.360    

Slack (VIOLATED) :        -1.349ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.815ns  (logic 0.766ns (42.196%)  route 1.049ns (57.804%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 21.993 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.684    21.993    design_1_i/centroid_0/inst/clk
    SLICE_X12Y43         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.518    22.511 r  design_1_i/centroid_0/inst/x_reg_reg[16]/Q
                         net (fo=2, routed)           0.639    23.150    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[16]
    SLICE_X11Y43         LUT6 (Prop_lut6_I1_O)        0.124    23.274 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.410    23.685    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[16]_i_3_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I2_O)        0.124    23.809 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000    23.809    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[16]
    SLICE_X13Y42         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.506    22.698    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.271    22.427    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.032    22.459    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         22.459    
                         arrival time                         -23.809    
  -------------------------------------------------------------------
                         slack                                 -1.349    

Slack (VIOLATED) :        -1.321ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.832ns  (logic 0.840ns (45.863%)  route 0.992ns (54.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.693 - 20.000 ) 
    Source Clock Delay      (SCD):    6.987ns = ( 21.987 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.678    21.987    design_1_i/centroid_0/inst/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.419    22.406 r  design_1_i/centroid_0/inst/x_reg_reg[1]/Q
                         net (fo=2, routed)           0.569    22.975    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[1]
    SLICE_X19Y47         LUT6 (Prop_lut6_I1_O)        0.297    23.272 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.423    23.695    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[1]_i_3_n_0
    SLICE_X20Y47         LUT5 (Prop_lut5_I2_O)        0.124    23.819 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000    23.819    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[1]
    SLICE_X20Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.500    22.693    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    22.693    
                         clock uncertainty           -0.271    22.421    
    SLICE_X20Y47         FDRE (Setup_fdre_C_D)        0.077    22.498    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         22.498    
                         arrival time                         -23.819    
  -------------------------------------------------------------------
                         slack                                 -1.321    

Slack (VIOLATED) :        -1.286ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.765ns  (logic 0.704ns (39.877%)  route 1.061ns (60.123%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    6.972ns = ( 21.972 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.663    21.972    design_1_i/centroid_0/inst/clk
    SLICE_X14Y50         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.456    22.428 r  design_1_i/centroid_0/inst/x_reg_reg[6]/Q
                         net (fo=2, routed)           0.766    23.195    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[6]
    SLICE_X16Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.319 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.295    23.614    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X17Y48         LUT5 (Prop_lut5_I2_O)        0.124    23.738 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    23.738    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[6]
    SLICE_X17Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.501    22.694    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000    22.694    
                         clock uncertainty           -0.271    22.422    
    SLICE_X17Y48         FDRE (Setup_fdre_C_D)        0.029    22.451    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         22.451    
                         arrival time                         -23.738    
  -------------------------------------------------------------------
                         slack                                 -1.286    

Slack (VIOLATED) :        -1.243ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.709ns  (logic 0.842ns (49.279%)  route 0.867ns (50.721%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 22.694 - 20.000 ) 
    Source Clock Delay      (SCD):    6.987ns = ( 21.987 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.678    21.987    design_1_i/centroid_0/inst/clk
    SLICE_X17Y47         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.419    22.406 r  design_1_i/centroid_0/inst/x_reg_reg[3]/Q
                         net (fo=2, routed)           0.567    22.974    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[3]
    SLICE_X18Y46         LUT6 (Prop_lut6_I1_O)        0.299    23.273 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.299    23.572    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.124    23.696 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    23.696    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.501    22.694    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000    22.694    
                         clock uncertainty           -0.271    22.422    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.031    22.453    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         22.453    
                         arrival time                         -23.696    
  -------------------------------------------------------------------
                         slack                                 -1.243    

Slack (VIOLATED) :        -1.239ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.699ns  (logic 0.704ns (41.436%)  route 0.995ns (58.563%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    6.990ns = ( 21.990 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.681    21.990    design_1_i/centroid_0/inst/clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456    22.446 r  design_1_i/centroid_0/inst/x_reg_reg[22]/Q
                         net (fo=2, routed)           0.464    22.910    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[22]
    SLICE_X13Y37         LUT6 (Prop_lut6_I1_O)        0.124    23.034 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.531    23.565    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[22]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.124    23.689 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    23.689    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[22]
    SLICE_X15Y37         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.497    22.690    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000    22.690    
                         clock uncertainty           -0.271    22.418    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)        0.032    22.450    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         22.450    
                         arrival time                         -23.689    
  -------------------------------------------------------------------
                         slack                                 -1.239    

Slack (VIOLATED) :        -1.230ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.746ns  (logic 0.704ns (40.311%)  route 1.042ns (59.689%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    6.990ns = ( 21.990 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.681    21.990    design_1_i/centroid_0/inst/clk
    SLICE_X13Y38         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.456    22.446 r  design_1_i/centroid_0/inst/x_reg_reg[11]/Q
                         net (fo=2, routed)           0.760    23.207    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[11]
    SLICE_X12Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.331 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[11]_i_3/O
                         net (fo=1, routed)           0.282    23.613    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[11]_i_3_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.124    23.737 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    23.737    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[11]
    SLICE_X12Y41         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.506    22.698    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y41         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    22.698    
                         clock uncertainty           -0.271    22.427    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.079    22.506    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         22.506    
                         arrival time                         -23.737    
  -------------------------------------------------------------------
                         slack                                 -1.230    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@20.000ns - PixelClk_int rise@15.000ns)
  Data Path Delay:        1.665ns  (logic 0.900ns (54.061%)  route 0.765ns (45.939%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    6.993ns = ( 21.993 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926    15.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285    17.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089    17.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063    18.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031    19.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814    20.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    20.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.684    21.993    design_1_i/centroid_0/inst/clk
    SLICE_X12Y43         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.478    22.471 r  design_1_i/centroid_0/inst/x_reg_reg[19]/Q
                         net (fo=2, routed)           0.362    22.834    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[19]
    SLICE_X13Y43         LUT6 (Prop_lut6_I1_O)        0.298    23.132 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[19]_i_3/O
                         net (fo=1, routed)           0.402    23.534    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[19]_i_3_n_0
    SLICE_X13Y43         LUT5 (Prop_lut5_I2_O)        0.124    23.658 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    23.658    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[19]
    SLICE_X13Y43         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.507    22.700    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    22.700    
                         clock uncertainty           -0.271    22.428    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)        0.032    22.460    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         22.460    
                         arrival time                         -23.658    
  -------------------------------------------------------------------
                         slack                                 -1.198    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.231ns (59.524%)  route 0.157ns (40.476%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.567     2.409    design_1_i/centroid_0/inst/clk
    SLICE_X11Y42         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     2.550 r  design_1_i/centroid_0/inst/y_reg_reg[15]/Q
                         net (fo=2, routed)           0.107     2.657    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[15]
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.045     2.702 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.050     2.752    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[15]_i_3_n_0
    SLICE_X13Y43         LUT5 (Prop_lut5_I2_O)        0.045     2.797 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.797    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[15]
    SLICE_X13Y43         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.834     1.204    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.271     1.475    
    SLICE_X13Y43         FDRE (Hold_fdre_C_D)         0.092     1.567    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.231ns (51.706%)  route 0.216ns (48.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.566     2.408    design_1_i/centroid_0/inst/clk
    SLICE_X7Y39          FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     2.549 r  design_1_i/centroid_0/inst/x_reg_reg[10]/Q
                         net (fo=2, routed)           0.124     2.673    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[10]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.045     2.718 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[10]_i_3/O
                         net (fo=1, routed)           0.091     2.810    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[10]_i_3_n_0
    SLICE_X6Y38          LUT5 (Prop_lut5_I2_O)        0.045     2.855 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     2.855    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[10]
    SLICE_X6Y38          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.832     1.202    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y38          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.271     1.473    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.121     1.594    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.277ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.254ns (54.297%)  route 0.214ns (45.703%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.563     2.405    design_1_i/centroid_0/inst/clk
    SLICE_X10Y50         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     2.569 r  design_1_i/centroid_0/inst/x_reg_reg[28]/Q
                         net (fo=2, routed)           0.158     2.727    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[28]
    SLICE_X10Y49         LUT6 (Prop_lut6_I1_O)        0.045     2.772 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[28]_i_3/O
                         net (fo=1, routed)           0.056     2.828    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[28]_i_3_n_0
    SLICE_X10Y49         LUT5 (Prop_lut5_I2_O)        0.045     2.873 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     2.873    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[28]
    SLICE_X10Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.835     1.205    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.271     1.476    
    SLICE_X10Y49         FDRE (Hold_fdre_C_D)         0.120     1.596    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  1.277    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.231ns (49.771%)  route 0.233ns (50.229%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.568     2.410    design_1_i/centroid_0/inst/clk
    SLICE_X13Y46         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     2.551 r  design_1_i/centroid_0/inst/y_reg_reg[30]/Q
                         net (fo=2, routed)           0.144     2.695    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[30]
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[30]_i_3/O
                         net (fo=1, routed)           0.089     2.829    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[30]_i_3_n_0
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.045     2.874 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     2.874    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[30]
    SLICE_X12Y45         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.834     1.204    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y45         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.271     1.475    
    SLICE_X12Y45         FDRE (Hold_fdre_C_D)         0.121     1.596    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.254ns (55.626%)  route 0.203ns (44.374%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.568     2.410    design_1_i/centroid_0/inst/clk
    SLICE_X12Y43         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y43         FDRE (Prop_fdre_C_Q)         0.164     2.574 r  design_1_i/centroid_0/inst/x_reg_reg[20]/Q
                         net (fo=2, routed)           0.120     2.694    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[20]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.739 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.082     2.822    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[20]_i_3_n_0
    SLICE_X13Y42         LUT5 (Prop_lut5_I2_O)        0.045     2.867 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     2.867    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[20]
    SLICE_X13Y42         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.833     1.203    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y42         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.271     1.474    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.092     1.566    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.305ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.254ns (51.772%)  route 0.237ns (48.228%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    2.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.566     2.408    design_1_i/centroid_0/inst/clk
    SLICE_X8Y38          FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.164     2.572 r  design_1_i/centroid_0/inst/y_reg_reg[12]/Q
                         net (fo=2, routed)           0.094     2.666    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[12]
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.045     2.711 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.142     2.854    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[12]_i_3_n_0
    SLICE_X8Y39          LUT5 (Prop_lut5_I2_O)        0.045     2.899 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.899    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[12]
    SLICE_X8Y39          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.832     1.202    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y39          FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.271     1.473    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.120     1.593    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.309ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.231ns (49.587%)  route 0.235ns (50.413%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    design_1_i/centroid_0/inst/clk
    SLICE_X15Y36         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y36         FDRE (Prop_fdre_C_Q)         0.141     2.544 r  design_1_i/centroid_0/inst/y_reg_reg[23]/Q
                         net (fo=2, routed)           0.153     2.697    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[23]
    SLICE_X15Y37         LUT6 (Prop_lut6_I0_O)        0.045     2.742 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[23]_i_3/O
                         net (fo=1, routed)           0.082     2.824    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[23]_i_3_n_0
    SLICE_X15Y37         LUT5 (Prop_lut5_I2_O)        0.045     2.869 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     2.869    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[23]
    SLICE_X15Y37         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.827     1.197    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y37         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.271     1.468    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.092     1.560    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  1.309    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.231ns (48.104%)  route 0.249ns (51.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    2.407ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.565     2.407    design_1_i/centroid_0/inst/clk
    SLICE_X18Y46         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     2.548 r  design_1_i/centroid_0/inst/y_reg_reg[3]/Q
                         net (fo=2, routed)           0.137     2.685    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[3]
    SLICE_X18Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.730 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_3/O
                         net (fo=1, routed)           0.112     2.842    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_3_n_0
    SLICE_X18Y47         LUT5 (Prop_lut5_I2_O)        0.045     2.887 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.887    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.832     1.202    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.271     1.473    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.092     1.565    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           2.887    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/y_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.254ns (49.473%)  route 0.259ns (50.527%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    2.405ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.563     2.405    design_1_i/centroid_0/inst/clk
    SLICE_X10Y52         FDRE                                         r  design_1_i/centroid_0/inst/y_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDRE (Prop_fdre_C_Q)         0.164     2.569 r  design_1_i/centroid_0/inst/y_reg_reg[27]/Q
                         net (fo=2, routed)           0.148     2.717    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/y[27]
    SLICE_X11Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.762 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[27]_i_3/O
                         net (fo=1, routed)           0.111     2.874    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[27]_i_3_n_0
    SLICE_X10Y51         LUT5 (Prop_lut5_I2_O)        0.045     2.919 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     2.919    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[27]
    SLICE_X10Y51         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.834     1.204    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y51         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.271     1.475    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.120     1.595    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.919    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 design_1_i/centroid_0/inst/x_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.254ns (49.270%)  route 0.262ns (50.730%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.569     2.411    design_1_i/centroid_0/inst/clk
    SLICE_X10Y48         FDRE                                         r  design_1_i/centroid_0/inst/x_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y48         FDRE (Prop_fdre_C_Q)         0.164     2.575 r  design_1_i/centroid_0/inst/x_reg_reg[29]/Q
                         net (fo=2, routed)           0.127     2.702    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/x[29]
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.747 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_3/O
                         net (fo=1, routed)           0.135     2.882    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_3_n_0
    SLICE_X12Y48         LUT5 (Prop_lut5_I2_O)        0.045     2.927 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     2.927    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/reg_data_out__0[29]
    SLICE_X12Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.835     1.205    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y48         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000     1.205    
                         clock uncertainty            0.271     1.476    
    SLICE_X12Y48         FDRE (Hold_fdre_C_D)         0.121     1.597    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           2.927    
  -------------------------------------------------------------------
                         slack                                  1.329    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       13.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.666ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.117ns  (logic 0.478ns (42.780%)  route 0.639ns (57.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.639     1.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X6Y92          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)       -0.217    14.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                          -1.117    
  -------------------------------------------------------------------
                         slack                                 13.666    

Slack (MET) :             13.711ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.459%)  route 0.730ns (61.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.730     1.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X1Y84          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X1Y84          FDCE (Setup_fdce_C_D)       -0.103    14.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                 13.711    

Slack (MET) :             13.714ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.021ns  (logic 0.419ns (41.027%)  route 0.602ns (58.973%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.602     1.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)       -0.265    14.735    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.735    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                 13.714    

Slack (MET) :             13.783ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.124ns  (logic 0.518ns (46.091%)  route 0.606ns (53.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.606     1.124    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X7Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)       -0.093    14.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 13.783    

Slack (MET) :             13.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X6Y89          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.588     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X7Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)       -0.095    14.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 13.799    

Slack (MET) :             13.840ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.067ns  (logic 0.456ns (42.726%)  route 0.611ns (57.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.611     1.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)       -0.093    14.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.907    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                 13.840    

Slack (MET) :             13.864ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.822%)  route 0.585ns (56.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.585     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X2Y86          FDCE (Setup_fdce_C_D)       -0.095    14.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 13.864    

Slack (MET) :             13.939ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.891%)  route 0.500ns (49.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X6Y87          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.500     1.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X6Y92          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)       -0.043    14.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                 13.939    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  PixelClk_int

Setup :           87  Failing Endpoints,  Worst Slack       -0.585ns,  Total Violation      -27.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.453ns  (logic 1.423ns (16.834%)  route 7.030ns (83.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 21.327 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.298    21.436    design_1_i/centroid_0/inst/m10
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.497    21.327    design_1_i/centroid_0/inst/clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[12]/C
                         clock pessimism              0.000    21.327    
                         clock uncertainty           -0.271    21.056    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.205    20.851    design_1_i/centroid_0/inst/m01_reg[12]
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                         -21.436    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.453ns  (logic 1.423ns (16.834%)  route 7.030ns (83.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 21.327 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.298    21.436    design_1_i/centroid_0/inst/m10
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.497    21.327    design_1_i/centroid_0/inst/clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[13]/C
                         clock pessimism              0.000    21.327    
                         clock uncertainty           -0.271    21.056    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.205    20.851    design_1_i/centroid_0/inst/m01_reg[13]
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                         -21.436    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.453ns  (logic 1.423ns (16.834%)  route 7.030ns (83.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 21.327 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.298    21.436    design_1_i/centroid_0/inst/m10
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.497    21.327    design_1_i/centroid_0/inst/clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[14]/C
                         clock pessimism              0.000    21.327    
                         clock uncertainty           -0.271    21.056    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.205    20.851    design_1_i/centroid_0/inst/m01_reg[14]
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                         -21.436    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.585ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.453ns  (logic 1.423ns (16.834%)  route 7.030ns (83.166%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.327ns = ( 21.327 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.298    21.436    design_1_i/centroid_0/inst/m10
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.497    21.327    design_1_i/centroid_0/inst/clk
    SLICE_X22Y42         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[15]/C
                         clock pessimism              0.000    21.327    
                         clock uncertainty           -0.271    21.056    
    SLICE_X22Y42         FDRE (Setup_fdre_C_CE)      -0.205    20.851    design_1_i/centroid_0/inst/m01_reg[15]
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                         -21.436    
  -------------------------------------------------------------------
                         slack                                 -0.585    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.665ns  (logic 1.756ns (20.267%)  route 6.909ns (79.733%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.304ns = ( 21.304 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          2.056    19.962    design_1_i/wysw_0/inst/pixel_in[14]
    SLICE_X34Y71         LUT3 (Prop_lut3_I0_O)        0.124    20.086 r  design_1_i/wysw_0/inst/pixel_out[14]_INST_0/O
                         net (fo=1, routed)           1.229    21.315    design_1_i/mux_0/pixel_in_2[14]
    SLICE_X34Y71         LUT6 (Prop_lut6_I1_O)        0.124    21.439 r  design_1_i/mux_0/pixel_out[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    21.439    design_1_i/mux_0/pixel_out[14]_INST_0_i_1_n_0
    SLICE_X34Y71         MUXF7 (Prop_muxf7_I0_O)      0.209    21.648 r  design_1_i/mux_0/pixel_out[14]_INST_0/O
                         net (fo=1, routed)           0.000    21.648    design_1_i/rgb2vga_0/U0/rgb_pData[9]
    SLICE_X34Y71         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.475    21.304    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X34Y71         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[14]/C
                         clock pessimism              0.000    21.304    
                         clock uncertainty           -0.271    21.033    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.113    21.146    design_1_i/rgb2vga_0/U0/int_pData_reg[14]
  -------------------------------------------------------------------
                         required time                         21.146    
                         arrival time                         -21.648    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.613ns  (logic 1.759ns (20.423%)  route 6.854ns (79.577%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.302ns = ( 21.302 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          2.074    19.980    design_1_i/wysw_0/inst/pixel_in[5]
    SLICE_X33Y72         LUT3 (Prop_lut3_I0_O)        0.124    20.104 r  design_1_i/wysw_0/inst/pixel_out[5]_INST_0/O
                         net (fo=1, routed)           1.156    21.260    design_1_i/mux_0/pixel_in_2[5]
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124    21.384 r  design_1_i/mux_0/pixel_out[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    21.384    design_1_i/mux_0/pixel_out[5]_INST_0_i_1_n_0
    SLICE_X33Y72         MUXF7 (Prop_muxf7_I0_O)      0.212    21.596 r  design_1_i/mux_0/pixel_out[5]_INST_0/O
                         net (fo=1, routed)           0.000    21.596    design_1_i/rgb2vga_0/U0/rgb_pData[3]
    SLICE_X33Y72         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.473    21.302    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y72         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[5]/C
                         clock pessimism              0.000    21.302    
                         clock uncertainty           -0.271    21.031    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.064    21.095    design_1_i/rgb2vga_0/U0/int_pData_reg[5]
  -------------------------------------------------------------------
                         required time                         21.095    
                         arrival time                         -21.596    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.488ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.656ns  (logic 1.756ns (20.287%)  route 6.900ns (79.713%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.309ns = ( 21.309 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          2.025    19.931    design_1_i/wysw_0/inst/pixel_in[15]
    SLICE_X32Y66         LUT3 (Prop_lut3_I0_O)        0.124    20.055 r  design_1_i/wysw_0/inst/pixel_out[15]_INST_0/O
                         net (fo=1, routed)           1.251    21.306    design_1_i/mux_0/pixel_in_2[15]
    SLICE_X32Y66         LUT6 (Prop_lut6_I1_O)        0.124    21.430 r  design_1_i/mux_0/pixel_out[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    21.430    design_1_i/mux_0/pixel_out[15]_INST_0_i_1_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.209    21.639 r  design_1_i/mux_0/pixel_out[15]_INST_0/O
                         net (fo=1, routed)           0.000    21.639    design_1_i/rgb2vga_0/U0/rgb_pData[10]
    SLICE_X32Y66         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.480    21.309    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y66         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.000    21.309    
                         clock uncertainty           -0.271    21.038    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)        0.113    21.151    design_1_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         21.151    
                         arrival time                         -21.639    
  -------------------------------------------------------------------
                         slack                                 -0.488    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.310ns  (logic 1.423ns (17.124%)  route 6.887ns (82.876%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.326ns = ( 21.326 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.155    21.293    design_1_i/centroid_0/inst/m10
    SLICE_X22Y40         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.496    21.326    design_1_i/centroid_0/inst/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[4]/C
                         clock pessimism              0.000    21.326    
                         clock uncertainty           -0.271    21.055    
    SLICE_X22Y40         FDRE (Setup_fdre_C_CE)      -0.205    20.850    design_1_i/centroid_0/inst/m01_reg[4]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                         -21.293    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.310ns  (logic 1.423ns (17.124%)  route 6.887ns (82.876%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.326ns = ( 21.326 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.155    21.293    design_1_i/centroid_0/inst/m10
    SLICE_X22Y40         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.496    21.326    design_1_i/centroid_0/inst/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[5]/C
                         clock pessimism              0.000    21.326    
                         clock uncertainty           -0.271    21.055    
    SLICE_X22Y40         FDRE (Setup_fdre_C_CE)      -0.205    20.850    design_1_i/centroid_0/inst/m01_reg[5]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                         -21.293    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m01_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (PixelClk_int rise@15.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.310ns  (logic 1.423ns (17.124%)  route 6.887ns (82.876%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=2)
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.326ns = ( 21.326 - 15.000 ) 
    Source Clock Delay      (SCD):    2.983ns = ( 12.983 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    11.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    11.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         1.675    12.983    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y49         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.518    13.501 r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg4_reg[2]/Q
                         net (fo=3, routed)           2.155    15.656    design_1_i/bin_mask_0/inst/Tc[2]
    SLICE_X16Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.780 r  design_1_i/bin_mask_0/inst/mask1_carry_i_7/O
                         net (fo=1, routed)           0.000    15.780    design_1_i/bin_mask_0/inst/mask1_carry_i_7_n_0
    SLICE_X16Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.313 r  design_1_i/bin_mask_0/inst/mask1_carry/CO[3]
                         net (fo=1, routed)           1.469    17.782    design_1_i/bin_mask_0/inst/mask1_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I3_O)        0.124    17.906 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.108    19.014    design_1_i/centroid_0/inst/mask
    SLICE_X23Y46         LUT2 (Prop_lut2_I1_O)        0.124    19.138 r  design_1_i/centroid_0/inst/m10[31]_i_1/O
                         net (fo=64, routed)          2.155    21.293    design_1_i/centroid_0/inst/m10
    SLICE_X22Y40         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.496    21.326    design_1_i/centroid_0/inst/clk
    SLICE_X22Y40         FDRE                                         r  design_1_i/centroid_0/inst/m01_reg[6]/C
                         clock pessimism              0.000    21.326    
                         clock uncertainty           -0.271    21.055    
    SLICE_X22Y40         FDRE (Setup_fdre_C_CE)      -0.205    20.850    design_1_i/centroid_0/inst/m01_reg[6]
  -------------------------------------------------------------------
                         required time                         20.850    
                         arrival time                         -21.293    
  -------------------------------------------------------------------
                         slack                                 -0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.438ns (16.811%)  route 2.167ns (83.189%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          0.984     3.400    design_1_i/mux_0/pixel_in_1[20]
    SLICE_X34Y70         LUT6 (Prop_lut6_I3_O)        0.045     3.445 r  design_1_i/mux_0/pixel_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.445    design_1_i/mux_0/pixel_out[20]_INST_0_i_1_n_0
    SLICE_X34Y70         MUXF7 (Prop_muxf7_I0_O)      0.062     3.507 r  design_1_i/mux_0/pixel_out[20]_INST_0/O
                         net (fo=1, routed)           0.000     3.507    design_1_i/rgb2vga_0/U0/rgb_pData[12]
    SLICE_X34Y70         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.818     2.990    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X34Y70         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[20]/C
                         clock pessimism              0.000     2.990    
                         clock uncertainty            0.271     3.261    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.134     3.395    design_1_i/rgb2vga_0/U0/int_pData_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m00_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.446ns (17.167%)  route 2.152ns (82.833%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          0.968     3.385    design_1_i/centroid_0/inst/mask
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.045     3.430 r  design_1_i/centroid_0/inst/m00[3]_i_2/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/centroid_0/inst/m00[3]_i_2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.500 r  design_1_i/centroid_0/inst/m00_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.500    design_1_i/centroid_0/inst/m00_reg[3]_i_1_n_7
    SLICE_X15Y42         FDRE                                         r  design_1_i/centroid_0/inst/m00_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.832     3.004    design_1_i/centroid_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/centroid_0/inst/m00_reg[0]/C
                         clock pessimism              0.000     3.004    
                         clock uncertainty            0.271     3.275    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.105     3.380    design_1_i/centroid_0/inst/m00_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.500    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.438ns (16.721%)  route 2.181ns (83.279%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          0.998     3.414    design_1_i/mux_0/pixel_in_1[15]
    SLICE_X32Y66         LUT6 (Prop_lut6_I3_O)        0.045     3.459 r  design_1_i/mux_0/pixel_out[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.459    design_1_i/mux_0/pixel_out[15]_INST_0_i_1_n_0
    SLICE_X32Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     3.521 r  design_1_i/mux_0/pixel_out[15]_INST_0/O
                         net (fo=1, routed)           0.000     3.521    design_1_i/rgb2vga_0/U0/rgb_pData[10]
    SLICE_X32Y66         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.821     2.993    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y66         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[15]/C
                         clock pessimism              0.000     2.993    
                         clock uncertainty            0.271     3.264    
    SLICE_X32Y66         FDRE (Hold_fdre_C_D)         0.134     3.398    design_1_i/rgb2vga_0/U0/int_pData_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.398    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.636ns  (logic 0.438ns (16.615%)  route 2.198ns (83.385%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.015     3.431    design_1_i/mux_0/pixel_in_1[21]
    SLICE_X32Y68         LUT6 (Prop_lut6_I3_O)        0.045     3.476 r  design_1_i/mux_0/pixel_out[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.476    design_1_i/mux_0/pixel_out[21]_INST_0_i_1_n_0
    SLICE_X32Y68         MUXF7 (Prop_muxf7_I0_O)      0.062     3.538 r  design_1_i/mux_0/pixel_out[21]_INST_0/O
                         net (fo=1, routed)           0.000     3.538    design_1_i/rgb2vga_0/U0/rgb_pData[13]
    SLICE_X32Y68         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.819     2.991    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y68         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[21]/C
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.271     3.262    
    SLICE_X32Y68         FDRE (Hold_fdre_C_D)         0.134     3.396    design_1_i/rgb2vga_0/U0/int_pData_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.396    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/centroid_0/inst/m00_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.482ns (18.299%)  route 2.152ns (81.701%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=2)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.004ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          0.968     3.385    design_1_i/centroid_0/inst/mask
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.045     3.430 r  design_1_i/centroid_0/inst/m00[3]_i_2/O
                         net (fo=1, routed)           0.000     3.430    design_1_i/centroid_0/inst/m00[3]_i_2_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     3.536 r  design_1_i/centroid_0/inst/m00_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.536    design_1_i/centroid_0/inst/m00_reg[3]_i_1_n_6
    SLICE_X15Y42         FDRE                                         r  design_1_i/centroid_0/inst/m00_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.832     3.004    design_1_i/centroid_0/inst/clk
    SLICE_X15Y42         FDRE                                         r  design_1_i/centroid_0/inst/m00_reg[1]/C
                         clock pessimism              0.000     3.004    
                         clock uncertainty            0.271     3.275    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.105     3.380    design_1_i/centroid_0/inst/m00_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.380    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 0.438ns (16.610%)  route 2.199ns (83.390%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.015     3.432    design_1_i/mux_0/pixel_in_1[11]
    SLICE_X33Y67         LUT6 (Prop_lut6_I3_O)        0.045     3.477 r  design_1_i/mux_0/pixel_out[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.477    design_1_i/mux_0/pixel_out[11]_INST_0_i_1_n_0
    SLICE_X33Y67         MUXF7 (Prop_muxf7_I0_O)      0.062     3.539 r  design_1_i/mux_0/pixel_out[11]_INST_0/O
                         net (fo=1, routed)           0.000     3.539    design_1_i/rgb2vga_0/U0/rgb_pData[6]
    SLICE_X33Y67         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.820     2.992    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X33Y67         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[11]/C
                         clock pessimism              0.000     2.992    
                         clock uncertainty            0.271     3.263    
    SLICE_X33Y67         FDRE (Hold_fdre_C_D)         0.105     3.368    design_1_i/rgb2vga_0/U0/int_pData_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.368    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.438ns (16.412%)  route 2.231ns (83.588%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.994ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.047     3.463    design_1_i/mux_0/pixel_in_1[22]
    SLICE_X34Y66         LUT6 (Prop_lut6_I3_O)        0.045     3.508 r  design_1_i/mux_0/pixel_out[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.508    design_1_i/mux_0/pixel_out[22]_INST_0_i_1_n_0
    SLICE_X34Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     3.570 r  design_1_i/mux_0/pixel_out[22]_INST_0/O
                         net (fo=1, routed)           0.000     3.570    design_1_i/rgb2vga_0/U0/rgb_pData[14]
    SLICE_X34Y66         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.822     2.994    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X34Y66         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[22]/C
                         clock pessimism              0.000     2.994    
                         clock uncertainty            0.271     3.265    
    SLICE_X34Y66         FDRE (Hold_fdre_C_D)         0.134     3.399    design_1_i/rgb2vga_0/U0/int_pData_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.399    
                         arrival time                           3.570    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.438ns (16.420%)  route 2.230ns (83.580%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.046     3.462    design_1_i/mux_0/pixel_in_1[7]
    SLICE_X32Y69         LUT6 (Prop_lut6_I3_O)        0.045     3.507 r  design_1_i/mux_0/pixel_out[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.507    design_1_i/mux_0/pixel_out[7]_INST_0_i_1_n_0
    SLICE_X32Y69         MUXF7 (Prop_muxf7_I0_O)      0.062     3.569 r  design_1_i/mux_0/pixel_out[7]_INST_0/O
                         net (fo=1, routed)           0.000     3.569    design_1_i/rgb2vga_0/U0/rgb_pData[5]
    SLICE_X32Y69         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.818     2.990    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X32Y69         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[7]/C
                         clock pessimism              0.000     2.990    
                         clock uncertainty            0.271     3.261    
    SLICE_X32Y69         FDRE (Hold_fdre_C_D)         0.134     3.395    design_1_i/rgb2vga_0/U0/int_pData_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.395    
                         arrival time                           3.569    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.639ns  (logic 0.438ns (16.595%)  route 2.201ns (83.405%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.018     3.434    design_1_i/mux_0/pixel_in_1[19]
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.045     3.479 r  design_1_i/mux_0/pixel_out[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.479    design_1_i/mux_0/pixel_out[19]_INST_0_i_1_n_0
    SLICE_X35Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     3.541 r  design_1_i/mux_0/pixel_out[19]_INST_0/O
                         net (fo=1, routed)           0.000     3.541    design_1_i/rgb2vga_0/U0/rgb_pData[11]
    SLICE_X35Y72         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.816     2.988    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X35Y72         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[19]/C
                         clock pessimism              0.000     2.988    
                         clock uncertainty            0.271     3.259    
    SLICE_X35Y72         FDRE (Hold_fdre_C_D)         0.105     3.364    design_1_i/rgb2vga_0/U0/int_pData_reg[19]
  -------------------------------------------------------------------
                         required time                         -3.364    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rgb2vga_0/U0/int_pData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.438ns (16.584%)  route 2.203ns (83.416%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.107ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=839, routed)         0.561     0.902    design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y55         FDRE                                         r  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y55         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  design_1_i/parameter_register_0/inst/parameter_register_v1_0_S00_AXI_inst/slv_reg2_reg[5]/Q
                         net (fo=3, routed)           0.649     1.692    design_1_i/bin_mask_0/inst/Ta[5]
    SLICE_X14Y56         LUT4 (Prop_lut4_I2_O)        0.051     1.743 r  design_1_i/bin_mask_0/inst/mask2__3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/bin_mask_0/inst/mask2__3_carry_i_2_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.837 r  design_1_i/bin_mask_0/inst/mask2__3_carry/CO[3]
                         net (fo=1, routed)           0.534     2.371    design_1_i/bin_mask_0/inst/mask2__3_carry_n_0
    SLICE_X17Y52         LUT4 (Prop_lut4_I1_O)        0.045     2.416 r  design_1_i/bin_mask_0/inst/mask__0/O
                         net (fo=35, routed)          1.020     3.436    design_1_i/mux_0/pixel_in_1[2]
    SLICE_X35Y71         LUT6 (Prop_lut6_I3_O)        0.045     3.481 r  design_1_i/mux_0/pixel_out[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.481    design_1_i/mux_0/pixel_out[2]_INST_0_i_1_n_0
    SLICE_X35Y71         MUXF7 (Prop_muxf7_I0_O)      0.062     3.543 r  design_1_i/mux_0/pixel_out[2]_INST_0/O
                         net (fo=1, routed)           0.000     3.543    design_1_i/rgb2vga_0/U0/rgb_pData[0]
    SLICE_X35Y71         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.817     2.989    design_1_i/rgb2vga_0/U0/PixelClk
    SLICE_X35Y71         FDRE                                         r  design_1_i/rgb2vga_0/U0/int_pData_reg[2]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.271     3.260    
    SLICE_X35Y71         FDRE (Hold_fdre_C_D)         0.105     3.365    design_1_i/rgb2vga_0/U0/int_pData_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.365    
                         arrival time                           3.543    
  -------------------------------------------------------------------
                         slack                                  0.177    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       31.754ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.766%)  route 0.609ns (59.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.609     1.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X6Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y88          FDCE (Setup_fdce_C_D)       -0.218    32.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.782    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                 31.754    

Slack (MET) :             31.792ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.225%)  route 0.573ns (57.775%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.573     0.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y89          FDCE (Setup_fdce_C_D)       -0.216    32.784    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 31.792    

Slack (MET) :             31.799ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.588     1.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X5Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                 31.799    

Slack (MET) :             31.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.588     1.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X4Y85          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y85          FDCE (Setup_fdce_C_D)       -0.043    32.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.957    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 31.913    

Slack (MET) :             31.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.031ns  (logic 0.456ns (44.232%)  route 0.575ns (55.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.575     1.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y89          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -1.031    
  -------------------------------------------------------------------
                         slack                                 31.922    

Slack (MET) :             31.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.009ns  (logic 0.518ns (51.313%)  route 0.491ns (48.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.491     1.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X4Y85          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y85          FDCE (Setup_fdce_C_D)       -0.045    32.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.955    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 31.946    

Slack (MET) :             32.012ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.718ns  (logic 0.419ns (58.374%)  route 0.299ns (41.626%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.299     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X3Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                 32.012    

Slack (MET) :             32.021ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.939%)  route 0.476ns (51.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.476     0.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X6Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X6Y88          FDCE (Setup_fdce_C_D)       -0.047    32.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.953    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 32.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.326ns (32.798%)  route 2.717ns (67.202%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.735    -2.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.660 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.907    -0.753    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.327    -0.426 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=2, routed)           0.597     0.171    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop__1
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.332     0.503 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     1.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124     1.262 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.578     1.840    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.964 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.396     2.858    
                         clock uncertainty           -0.065     2.793    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029     2.822    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.822    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.952ns (25.361%)  route 2.802ns (74.639%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.632     1.680    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.564     3.260    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.334     2.926    
                         clock uncertainty           -0.065     2.861    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.656    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.656    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.242 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.406    
                         clock uncertainty            0.065    -0.341    
    SLICE_X38Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.281    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.288    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.204    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.106 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.227    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.151    -0.111    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.066    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.227    -0.391    
                         clock uncertainty            0.065    -0.326    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120    -0.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.581    -0.409    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.268 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.131    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.086 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.849    -0.170    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.226    -0.396    
                         clock uncertainty            0.065    -0.331    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.092    -0.239    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.460%)  route 0.169ns (47.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.169    -0.095    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X42Y67         LUT4 (Prop_lut4_I0_O)        0.045    -0.050 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_6
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/C
                         clock pessimism             -0.225    -0.392    
                         clock uncertainty            0.065    -0.327    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.164    -0.099    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.225    -0.391    
                         clock uncertainty            0.065    -0.326    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.256    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y66         FDSE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.241 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.124    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.226    -0.392    
                         clock uncertainty            0.065    -0.327    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.236    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.060%)  route 0.140ns (42.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y88         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.263 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.140    -0.123    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.078 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.078    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.391    
                         clock uncertainty            0.065    -0.326    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.091    -0.235    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X36Y99         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.260 f  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.183    -0.077    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.032 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.032    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3_n_0
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.858    -0.161    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.386    
                         clock uncertainty            0.065    -0.321    
    SLICE_X38Y96         FDCE (Hold_fdce_C_D)         0.120    -0.201    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 1.326ns (32.798%)  route 2.717ns (67.202%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 3.254 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.735    -2.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.660 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda_reg/Q
                         net (fo=10, routed)          0.907    -0.753    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddSda
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.327    -0.426 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_6/O
                         net (fo=2, routed)           0.597     0.171    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/fStop__1
    SLICE_X40Y67         LUT6 (Prop_lut6_I2_O)        0.332     0.503 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.635     1.138    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_0
    SLICE_X41Y67         LUT5 (Prop_lut5_I1_O)        0.124     1.262 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.578     1.840    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124     1.964 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.558     3.254    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.396     2.858    
                         clock uncertainty           -0.065     2.793    
    SLICE_X39Y66         FDRE (Setup_fdre_C_D)        0.029     2.822    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.822    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.952ns (25.184%)  route 2.828ns (74.816%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.658     1.707    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y96         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y96         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[16]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[17]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[18]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.234%)  route 2.821ns (74.766%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.739ns = ( 3.261 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.651     1.699    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.565     3.261    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y95         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                         clock pessimism             -0.359     2.902    
                         clock uncertainty           -0.065     2.837    
    SLICE_X37Y95         FDRE (Setup_fdre_C_CE)      -0.205     2.632    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]
  -------------------------------------------------------------------
                         required time                          2.632    
                         arrival time                          -1.699    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.952ns (25.361%)  route 2.802ns (74.639%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.740ns = ( 3.260 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.074ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.740    -2.074    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.618 f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/Q
                         net (fo=2, routed)           0.778    -0.840    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[0]
    SLICE_X37Y97         LUT4 (Prop_lut4_I3_O)        0.124    -0.716 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.655    -0.060    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I4_O)        0.124     0.064 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.291     0.355    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_0
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     0.479 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.446     0.924    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_2
    SLICE_X39Y92         LUT6 (Prop_lut6_I0_O)        0.124     1.048 r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.632     1.680    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.564     3.260    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X37Y91         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism             -0.334     2.926    
                         clock uncertainty           -0.065     2.861    
    SLICE_X37Y91         FDRE (Setup_fdre_C_CE)      -0.205     2.656    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.656    
                         arrival time                          -1.680    
  -------------------------------------------------------------------
                         slack                                  0.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.406ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.584    -0.406    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDPE (Prop_fdpe_C_Q)         0.164    -0.242 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.186    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X38Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.240    -0.406    
                         clock uncertainty            0.065    -0.341    
    SLICE_X38Y85         FDPE (Hold_fdpe_C_D)         0.060    -0.281    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.175ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.249 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.193    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.844    -0.175    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.238    -0.413    
                         clock uncertainty            0.065    -0.348    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.288    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.412ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.578    -0.412    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDPE (Prop_fdpe_C_Q)         0.148    -0.264 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.204    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y73         LUT2 (Prop_lut2_I1_O)        0.098    -0.106 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.238    -0.412    
                         clock uncertainty            0.065    -0.347    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.227    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.159%)  route 0.151ns (44.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X43Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.263 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/Q
                         net (fo=2, routed)           0.151    -0.111    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/sIn_q
    SLICE_X42Y64         LUT6 (Prop_lut6_I0_O)        0.045    -0.066 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1/O
                         net (fo=1, routed)           0.000    -0.066    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_i_1_n_0
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.855    -0.164    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X42Y64         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                         clock pessimism             -0.227    -0.391    
                         clock uncertainty            0.065    -0.326    
    SLICE_X42Y64         FDRE (Hold_fdre_C_D)         0.120    -0.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.170ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.581    -0.409    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X41Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.268 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/sI2C_DataOut_reg[4]/Q
                         net (fo=1, routed)           0.137    -0.131    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/Q[4]
    SLICE_X40Y70         LUT3 (Prop_lut3_I0_O)        0.045    -0.086 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[4]_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.849    -0.170    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y70         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.226    -0.396    
                         clock uncertainty            0.065    -0.331    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.092    -0.239    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.460%)  route 0.169ns (47.540%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.167ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 f  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/Q
                         net (fo=4, routed)           0.169    -0.095    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_End
    SLICE_X42Y67         LUT4 (Prop_lut4_I0_O)        0.045    -0.050 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.050    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_6
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.852    -0.167    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/RefClk
    SLICE_X42Y67         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]/C
                         clock pessimism             -0.225    -0.392    
                         clock uncertainty            0.065    -0.327    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.206    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/FSM_onehot_sState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.193%)  route 0.164ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.264 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.164    -0.099    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X41Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.225    -0.391    
                         clock uncertainty            0.065    -0.326    
    SLICE_X41Y66         FDRE (Hold_fdre_C_D)         0.070    -0.256    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.405ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.585    -0.405    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X42Y66         FDSE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDSE (Prop_fdse_C_Q)         0.164    -0.241 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/Q
                         net (fo=6, routed)           0.116    -0.124    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg__0[0]
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.045    -0.079 r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_i_1__0_n_0
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X43Y66         FDRE                                         r  design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                         clock pessimism             -0.226    -0.392    
                         clock uncertainty            0.065    -0.327    
    SLICE_X43Y66         FDRE (Hold_fdre_C_D)         0.091    -0.236    design_1_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.060%)  route 0.140ns (42.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.586    -0.404    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/RefClk
    SLICE_X37Y88         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.263 f  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.140    -0.123    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X36Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.078 r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4/O
                         net (fo=1, routed)           0.000    -0.078    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_i_1__4_n_0
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.853    -0.166    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/RefClk
    SLICE_X36Y86         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.391    
                         clock uncertainty            0.065    -0.326    
    SLICE_X36Y86         FDCE (Hold_fdce_C_D)         0.091    -0.235    design_1_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.469%)  route 0.183ns (49.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.401ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.589    -0.401    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/RefClk
    SLICE_X36Y99         FDRE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.260 f  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt_reg[21]/Q
                         net (fo=3, routed)           0.183    -0.077    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[21]
    SLICE_X38Y96         LUT6 (Prop_lut6_I1_O)        0.045    -0.032 r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3/O
                         net (fo=1, routed)           0.000    -0.032    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_i_1__3_n_0
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.858    -0.161    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/RefClk
    SLICE_X38Y96         FDCE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
                         clock pessimism             -0.225    -0.386    
                         clock uncertainty            0.065    -0.321    
    SLICE_X38Y96         FDCE (Hold_fdce_C_D)         0.120    -0.201    design_1_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       11.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.456ns (16.576%)  route 2.295ns (83.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 21.356 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.295     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.527    21.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.631    21.987    
                         clock uncertainty           -0.066    21.921    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.405    21.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         21.516    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.456ns (16.576%)  route 2.295ns (83.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 21.356 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.295     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.527    21.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.631    21.987    
                         clock uncertainty           -0.066    21.921    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.405    21.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         21.516    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.456ns (16.576%)  route 2.295ns (83.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 21.356 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.295     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.527    21.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.631    21.987    
                         clock uncertainty           -0.066    21.921    
    SLICE_X5Y79          FDCE (Recov_fdce_C_CLR)     -0.405    21.516    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         21.516    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 11.759    

Slack (MET) :             11.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.456ns (16.576%)  route 2.295ns (83.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.356ns = ( 21.356 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.295     9.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X5Y79          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.527    21.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y79          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism              0.631    21.987    
                         clock uncertainty           -0.066    21.921    
    SLICE_X5Y79          FDPE (Recov_fdpe_C_PRE)     -0.359    21.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         21.562    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 11.805    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.456ns (17.984%)  route 2.080ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.080     9.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    21.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X7Y79          FDCE (Recov_fdce_C_CLR)     -0.405    21.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         21.434    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.456ns (17.984%)  route 2.080ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.080     9.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    21.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X7Y79          FDCE (Recov_fdce_C_CLR)     -0.405    21.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         21.434    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             11.892ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.456ns (17.984%)  route 2.080ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.080     9.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X7Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    21.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X7Y79          FDCE (Recov_fdce_C_CLR)     -0.405    21.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         21.434    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 11.892    

Slack (MET) :             11.977ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.419ns (17.437%)  route 1.984ns (82.563%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 19.769 - 15.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.817     5.211    design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X43Y85         FDPE                                         r  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  design_1_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.984     7.614    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X43Y93         FDPE                                         f  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.762    19.769    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X43Y93         FDPE                                         r  design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    20.191    
                         clock uncertainty           -0.066    20.125    
    SLICE_X43Y93         FDPE (Recov_fdpe_C_PRE)     -0.534    19.591    design_1_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         19.591    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 11.977    

Slack (MET) :             11.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.456ns (17.984%)  route 2.080ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.080     9.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    21.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X6Y79          FDCE (Recov_fdce_C_CLR)     -0.319    21.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         21.520    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 11.978    

Slack (MET) :             11.978ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (PixelClk_int rise@15.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.456ns (17.984%)  route 2.080ns (82.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.311ns = ( 21.311 - 15.000 ) 
    Source Clock Delay      (SCD):    7.006ns
    Clock Pessimism Removal (CPR):    0.594ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.814     5.208    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.309 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.697     7.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y77          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.456     7.462 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.080     9.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X6Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     15.000    15.000 r  
    H16                                               0.000    15.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000    15.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883    15.883 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    17.045    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    17.129 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    18.089    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    19.007 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.732    19.739    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.830 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        1.482    21.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X6Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.594    21.905    
                         clock uncertainty           -0.066    21.839    
    SLICE_X6Y79          FDCE (Recov_fdce_C_CLR)     -0.319    21.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         21.520    
                         arrival time                          -9.542    
  -------------------------------------------------------------------
                         slack                                 11.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.776%)  route 0.131ns (48.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.993ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.554     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y80          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     2.537 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.131     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X8Y80          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.821     2.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X8Y80          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.564     2.429    
    SLICE_X8Y80          FDCE (Remov_fdce_C_CLR)     -0.067     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.829     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.583     2.418    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.829     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.583     2.418    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.829     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.583     2.418    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.829     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.583     2.418    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.829     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.583     2.418    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.034%)  route 0.129ns (43.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.001ns
    Source Clock Delay      (SCD):    2.403ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.561     2.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X6Y90          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDPE (Prop_fdpe_C_Q)         0.164     2.567 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.129     2.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X6Y89          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.829     3.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y89          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.583     2.418    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     2.351    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.926%)  route 0.187ns (57.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    2.396ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.554     2.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X7Y80          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     2.537 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.187     2.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X8Y79          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.820     2.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X8Y79          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.564     2.428    
    SLICE_X8Y79          FDCE (Remov_fdce_C_CLR)     -0.067     2.361    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.579     2.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y88          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDPE (Prop_fdpe_C_Q)         0.128     2.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.124     2.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X2Y89          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.848     3.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y89          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.583     2.437    
    SLICE_X2Y89          FDPE (Remov_fdpe_C_PRE)     -0.149     2.288    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.673    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@6.000ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.142%)  route 0.186ns (56.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.017ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.245     1.816    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.842 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.578     2.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y87          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDPE (Prop_fdpe_C_Q)         0.141     2.561 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.186     2.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X5Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_in_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.281     2.143    design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     2.172 r  design_1_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=8604, routed)        0.845     3.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X5Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.583     2.434    
    SLICE_X5Y86          FDCE (Remov_fdce_C_CLR)     -0.092     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.532     2.292    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.490     2.334    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.523    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.523    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.532     2.292    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.490     2.334    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.458    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.458    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.453    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.331    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.331    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.532     2.292    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.292    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.824    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.490     2.334    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.334    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.458    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
                         clock uncertainty            0.065    -0.334    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.458    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
                         clock uncertainty            0.065    -0.332    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.453    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.405    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.375ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.375ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.419ns (40.127%)  route 0.625ns (59.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.752ns = ( 3.248 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.088ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.726    -2.088    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.419    -1.669 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.625    -1.044    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.552     3.248    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.358     2.890    
                         clock uncertainty           -0.065     2.826    
    SLICE_X42Y77         FDCE (Recov_fdce_C_CLR)     -0.494     2.332    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.332    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  3.375    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.532     2.293    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.293    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@5.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.478ns (48.122%)  route 0.515ns (51.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.753ns = ( 3.247 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.091ns
    Clock Pessimism Removal (CPR):    -0.358ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.373     2.864    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -5.669 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.915    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -3.814 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.723    -2.091    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.613 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.515    -1.097    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.241     7.662    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     0.011 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     1.605    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     1.696 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         1.551     3.247    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.358     2.889    
                         clock uncertainty           -0.065     2.825    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.490     2.335    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.335    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.523    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.148ns (41.421%)  route 0.209ns (58.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.174ns
    Source Clock Delay      (SCD):    -0.413ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.577    -0.413    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.265 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.209    -0.055    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y73         FDPE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.845    -0.174    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y73         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.225    -0.399    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.523    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.341%)  route 0.234ns (64.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.172ns
    Source Clock Delay      (SCD):    -0.410ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.463     0.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.512 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.015    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.989 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.580    -0.410    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X43Y77         FDPE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDPE (Prop_fdpe_C_Q)         0.128    -0.282 f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.234    -0.047    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X42Y77         FDCE                                         f  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.507     0.954    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.592 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.048    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=166, routed)         0.847    -0.172    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y77         FDCE                                         r  design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.225    -0.397    
    SLICE_X42Y77         FDCE (Remov_fdce_C_CLR)     -0.121    -0.518    design_1_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.470    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.405    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.405    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.405    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.405    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.405    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X9Y74          FDCE (Recov_fdce_C_CLR)     -0.405    35.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.996    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.240    

Slack (MET) :             27.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X8Y74          FDCE (Recov_fdce_C_CLR)     -0.319    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.082    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.326    

Slack (MET) :             27.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X8Y74          FDCE (Recov_fdce_C_CLR)     -0.319    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.082    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.326    

Slack (MET) :             27.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X8Y74          FDCE (Recov_fdce_C_CLR)     -0.319    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.082    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.326    

Slack (MET) :             27.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.890ns (16.955%)  route 4.359ns (83.045%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.061ns = ( 36.061 - 33.000 ) 
    Source Clock Delay      (SCD):    3.506ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.741     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.664     3.506    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X16Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.518     4.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           1.102     5.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X16Y51         LUT6 (Prop_lut6_I3_O)        0.124     5.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.143     6.393    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X16Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.517 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           1.767     8.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X9Y73          LUT1 (Prop_lut1_I0_O)        0.124     8.408 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.347     8.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X8Y74          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.490    34.490    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.480    36.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X8Y74          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.375    36.436    
                         clock uncertainty           -0.035    36.401    
    SLICE_X8Y74          FDCE (Recov_fdce_C_CLR)     -0.319    36.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.082    
                         arrival time                          -8.755    
  -------------------------------------------------------------------
                         slack                                 27.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.883%)  route 0.160ns (53.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.160     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X2Y86          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y86          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.017%)  route 0.187ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.670ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.187     1.618    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X5Y85          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     1.670    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X5Y85          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.343     1.327    
    SLICE_X5Y85          FDCE (Remov_fdce_C_CLR)     -0.092     1.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.687%)  route 0.214ns (60.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.291ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.688     0.688    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.714 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y86          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDPE (Prop_fdpe_C_Q)         0.141     1.432 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.214     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X0Y85          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.794     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.823 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     1.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X0Y85          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.362     1.306    
    SLICE_X0Y85          FDCE (Remov_fdce_C_CLR)     -0.067     1.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.407    





