From 6f7338b252eb2caf71065c12d738db24d34e83d8 Mon Sep 17 00:00:00 2001
From: Haibo Chen <haibo.chen@freescale.com>
Date: Mon, 18 May 2015 15:39:51 +0800
Subject: [PATCH 0592/1221] MLK-10912-4 ARM: dts: imx6ul-ddr3-arm2-lcdif.dts:
 add tsc support

Add imx6ul touch screen support for i.MX6UL-ddr3-arm2 board.

To enable touchscreen support, we need to do some hardware rework.
1, R354 and R360 need change to B select.
2, remove R356 and R358, and add R357 and R359, these two register
   need to be A select.
The four pin of touchscreen is conflict with I2C1 bus and USB_OTG1.
Once after the hardware rework, I2C1 bus and USB_OTG1 can't be used.
Due to the PMIC is on I2C1 bus, so PMIC also can't be used.
In uboot, we need to jump the PMIC setting.

This patch disable the I2C1 bus, and enable TSC.

Signed-off-by: Haibo Chen <haibo.chen@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts |   13 +++++++++++++
 arch/arm/boot/dts/imx6ul-ddr3-arm2.dts       |    9 +++++++++
 2 files changed, 22 insertions(+), 0 deletions(-)

diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts
index 266ee89..82588a1 100644
--- a/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2-lcdif.dts
@@ -59,3 +59,16 @@
 	pinctrl-0 = <&pinctrl_pwm1>;
 	status = "okay";
 };
+
+&i2c1 {
+	status = "disabled";
+};
+
+&tsc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_tsc>;
+	status = "okay";
+	xnur-gpio = <&gpio1 3 0>;
+	measure_delay_time = <0xfff>;
+	pre_charge_time = <0xffff>;
+};
diff --git a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
index 8912cd8..7abcb35 100644
--- a/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
+++ b/arch/arm/boot/dts/imx6ul-ddr3-arm2.dts
@@ -425,6 +425,15 @@
 			>;
 		};
 
+		pinctrl_tsc: tscgrp {
+			fsl,pin = <
+				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0
+				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0xb0
+				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0xb0
+				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0
+			>;
+		};
+
 		pinctrl_i2c1: i2c1grp {
 			fsl,pin = <
 				MX6UL_PAD_GPIO1_IO03__I2C1_SDA	0x4001b8b1
-- 
1.7.5.4

