INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/EX/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/ID/Instruction_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/UART/baud_rate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_rate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/Misc/debug_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_unit
WARNING: [VRFC 10-965] invalid size of integer constant literal [/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/Misc/debug_unit.v:256]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/UART/fifo_debug_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/Misc/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/Misc/hazard_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard_detection_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/IF/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/MEM/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/WB/instruction_write-back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/EX/intruction_exec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_exec
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/Pipeline/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/IF/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/ID/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/UART/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/UART/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/src/Misc/xilinx_one_port_ram_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_one_port_ram_async
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bruno/Brunooo/GitHub/Arqui/Arquitectura-de-computadoras/TP3/tb/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_pipeline
