{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 09:12:18 2011 " "Info: Processing started: Thu Oct 20 09:12:18 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UNIT_FINAL -c UNIT_FINAL " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off UNIT_FINAL -c UNIT_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "UNIT_FINAL EPM1270T144I5 " "Info: Selected device EPM1270T144I5 for design \"UNIT_FINAL\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Info: Device EPM1270T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 20 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 20" {  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pwm_down:pwm_down\|rcvr:rcvr\|clk1x_en Global clock " "Info: Automatically promoted some destinations of signal \"pwm_down:pwm_down\|rcvr:rcvr\|clk1x_en\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_down:pwm_down\|rcvr:rcvr\|clk1x_en~3 " "Info: Destination \"pwm_down:pwm_down\|rcvr:rcvr\|clk1x_en~3\" may be non-global or may not use global clock" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_down:pwm_down\|down_deal:down_deal\|cnt\[2\]~56 " "Info: Destination \"pwm_down:pwm_down\|down_deal:down_deal\|cnt\[2\]~56\" may be non-global or may not use global clock" {  } { { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 154 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_down:pwm_down\|rcvr:rcvr\|clk1x_en~_wirecell " "Info: Destination \"pwm_down:pwm_down\|rcvr:rcvr\|clk1x_en~_wirecell\" may be non-global or may not use global clock" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 17 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 17 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pwm_up:pwm_up\|send:send\|clk1x_en Global clock " "Info: Automatically promoted some destinations of signal \"pwm_up:pwm_up\|send:send\|clk1x_en\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|send:send\|clk_div\[1\] " "Info: Destination \"pwm_up:pwm_up\|send:send\|clk_div\[1\]\" may be non-global or may not use global clock" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|send:send\|clk_div\[2\] " "Info: Destination \"pwm_up:pwm_up\|send:send\|clk_div\[2\]\" may be non-global or may not use global clock" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|send:send\|clk_div\[0\] " "Info: Destination \"pwm_up:pwm_up\|send:send\|clk_div\[0\]\" may be non-global or may not use global clock" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 42 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|send:send\|tsr\[20\]~62 " "Info: Destination \"pwm_up:pwm_up\|send:send\|tsr\[20\]~62\" may be non-global or may not use global clock" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 110 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|up_sign:up_sign\|volt_en " "Info: Destination \"pwm_up:pwm_up\|up_sign:up_sign\|volt_en\" may be non-global or may not use global clock" {  } { { "up_sign.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/up_sign.v" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|send:send\|clk1x_en~5 " "Info: Destination \"pwm_up:pwm_up\|send:send\|clk1x_en~5\" may be non-global or may not use global clock" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 14 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|up_sign:up_sign\|state_en " "Info: Destination \"pwm_up:pwm_up\|up_sign:up_sign\|state_en\" may be non-global or may not use global clock" {  } { { "up_sign.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/up_sign.v" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|up_sign:up_sign\|fre_en " "Info: Destination \"pwm_up:pwm_up\|up_sign:up_sign\|fre_en\" may be non-global or may not use global clock" {  } { { "up_sign.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/up_sign.v" 15 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|up_sign:up_sign\|volt_en_delay " "Info: Destination \"pwm_up:pwm_up\|up_sign:up_sign\|volt_en_delay\" may be non-global or may not use global clock" {  } { { "up_sign.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/up_sign.v" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|up_sign:up_sign\|state_en_delay " "Info: Destination \"pwm_up:pwm_up\|up_sign:up_sign\|state_en_delay\" may be non-global or may not use global clock" {  } { { "up_sign.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/up_sign.v" 18 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 14 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "pwm_down:pwm_down\|down_deal:down_deal\|rst Global clock " "Info: Automatically promoted some destinations of signal \"pwm_down:pwm_down\|down_deal:down_deal\|rst\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|error:ov_f\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:ov_f\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 198 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 232 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|error:TEM_f\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:TEM_f\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 198 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 198 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_down:pwm_down\|down_deal:down_deal\|rst " "Info: Destination \"pwm_down:pwm_down\|down_deal:down_deal\|rst\" may be non-global or may not use global clock" {  } { { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 20 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|error:t3\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t3\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 198 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|error:t4\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t4\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 198 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|error:t2\|out " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t2\|out\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 198 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\|count\[3\] " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\|count\[3\]\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 237 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\|count\[0\] " "Info: Destination \"pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\|count\[0\]\" may be non-global or may not use global clock" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 237 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0 "" 0 -1}  } { { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 20 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\] register pwm_down:pwm_down\|down_deal:down_deal\|cmd_over 8.485 ns " "Info: Slack time is 8.485 ns between source register \"pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\]\" and destination register \"pwm_down:pwm_down\|down_deal:down_deal\|cmd_over\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.291 ns + Largest register register " "Info: + Largest register to register requirement is 24.291 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.728 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK Unassigned 512 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns pwm_down:pwm_down\|down_deal:down_deal\|cmd_over 2 REG Unassigned 7 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'pwm_down:pwm_down\|down_deal:down_deal\|cmd_over'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.728 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK Unassigned 512 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns pwm_down:pwm_down\|down_deal:down_deal\|cmd_over 2 REG Unassigned 7 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'pwm_down:pwm_down\|down_deal:down_deal\|cmd_over'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.728 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK Unassigned 512 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\] 2 REG Unassigned 8 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[4] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.728 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK Unassigned 512 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 512; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\] 2 REG Unassigned 8 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk pwm_down:pwm_down|rcvr:rcvr|tsr[4] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 5 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns   " "Info:   Micro setup delay of destination is 0.333 ns" {  } { { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.806 ns - Longest register register " "Info: - Longest register to register delay is 15.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\] 1 REG Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(0.914 ns) 3.759 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~1 2 COMB Unassigned 1 " "Info: 2: + IC(2.845 ns) + CELL(0.914 ns) = 3.759 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.759 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] pwm_down:pwm_down|down_deal:down_deal|Equal5~1 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 4.942 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~4 3 COMB Unassigned 1 " "Info: 3: + IC(0.443 ns) + CELL(0.740 ns) = 4.942 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~1 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.914 ns) 7.836 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~12 4 COMB Unassigned 3 " "Info: 4: + IC(1.980 ns) + CELL(0.914 ns) = 7.836 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 9.019 ns pwm_down:pwm_down\|down_deal:down_deal\|always2~1 5 COMB Unassigned 3 " "Info: 5: + IC(0.269 ns) + CELL(0.914 ns) = 9.019 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|always2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.792 ns) + CELL(0.200 ns) 12.011 ns pwm_down:pwm_down\|down_deal:down_deal\|fre_data\[15\]~69 6 COMB Unassigned 1 " "Info: 6: + IC(2.792 ns) + CELL(0.200 ns) = 12.011 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|fre_data\[15\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(0.804 ns) 15.806 ns pwm_down:pwm_down\|down_deal:down_deal\|cmd_over 7 REG Unassigned 7 " "Info: 7: + IC(2.991 ns) + CELL(0.804 ns) = 15.806 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'pwm_down:pwm_down\|down_deal:down_deal\|cmd_over'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.486 ns ( 28.38 % ) " "Info: Total cell delay = 4.486 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.320 ns ( 71.62 % ) " "Info: Total interconnect delay = 11.320 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.806 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] pwm_down:pwm_down|down_deal:down_deal|Equal5~1 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.806 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] pwm_down:pwm_down|down_deal:down_deal|Equal5~1 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "15.806 ns register register " "Info: Estimated most critical path is register to register delay of 15.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\] 1 REG LAB_X2_Y8 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y8; Fanout = 8; REG Node = 'pwm_down:pwm_down\|rcvr:rcvr\|tsr\[4\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] } "NODE_NAME" } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(0.914 ns) 3.759 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~1 2 COMB LAB_X9_Y6 1 " "Info: 2: + IC(2.845 ns) + CELL(0.914 ns) = 3.759 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.759 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] pwm_down:pwm_down|down_deal:down_deal|Equal5~1 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.740 ns) 4.942 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~4 3 COMB LAB_X9_Y6 1 " "Info: 3: + IC(0.443 ns) + CELL(0.740 ns) = 4.942 ns; Loc. = LAB_X9_Y6; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~1 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.914 ns) 7.836 ns pwm_down:pwm_down\|down_deal:down_deal\|Equal5~12 4 COMB LAB_X5_Y7 3 " "Info: 4: + IC(1.980 ns) + CELL(0.914 ns) = 7.836 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|Equal5~12'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.914 ns) 9.019 ns pwm_down:pwm_down\|down_deal:down_deal\|always2~1 5 COMB LAB_X5_Y7 3 " "Info: 5: + IC(0.269 ns) + CELL(0.914 ns) = 9.019 ns; Loc. = LAB_X5_Y7; Fanout = 3; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|always2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.792 ns) + CELL(0.200 ns) 12.011 ns pwm_down:pwm_down\|down_deal:down_deal\|fre_data\[15\]~69 6 COMB LAB_X8_Y5 1 " "Info: 6: + IC(2.792 ns) + CELL(0.200 ns) = 12.011 ns; Loc. = LAB_X8_Y5; Fanout = 1; COMB Node = 'pwm_down:pwm_down\|down_deal:down_deal\|fre_data\[15\]~69'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.992 ns" { pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.991 ns) + CELL(0.804 ns) 15.806 ns pwm_down:pwm_down\|down_deal:down_deal\|cmd_over 7 REG LAB_X2_Y7 7 " "Info: 7: + IC(2.991 ns) + CELL(0.804 ns) = 15.806 ns; Loc. = LAB_X2_Y7; Fanout = 7; REG Node = 'pwm_down:pwm_down\|down_deal:down_deal\|cmd_over'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.795 ns" { pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.486 ns ( 28.38 % ) " "Info: Total cell delay = 4.486 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.320 ns ( 71.62 % ) " "Info: Total interconnect delay = 11.320 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.806 ns" { pwm_down:pwm_down|rcvr:rcvr|tsr[4] pwm_down:pwm_down|down_deal:down_deal|Equal5~1 pwm_down:pwm_down|down_deal:down_deal|Equal5~4 pwm_down:pwm_down|down_deal:down_deal|Equal5~12 pwm_down:pwm_down|down_deal:down_deal|always2~1 pwm_down:pwm_down|down_deal:down_deal|fre_data[15]~69 pwm_down:pwm_down|down_deal:down_deal|cmd_over } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "29 " "Info: Average interconnect usage is 29% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 37% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "K_5 GND " "Info: Pin K_5 has GND driving its datain port" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { K_5 } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "K_5" } } } } { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { K_5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.fit.smsg " "Info: Generated suppressed messages file D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 09:12:23 2011 " "Info: Processing ended: Thu Oct 20 09:12:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
