#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2394b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x236f160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2387860 .functor NOT 1, L_0x23bd630, C4<0>, C4<0>, C4<0>;
L_0x23bce00 .functor XOR 5, L_0x23bd260, L_0x23bd390, C4<00000>, C4<00000>;
L_0x23bd520 .functor XOR 5, L_0x23bce00, L_0x23bd480, C4<00000>, C4<00000>;
v0x23b96d0_0 .net *"_ivl_10", 4 0, L_0x23bd480;  1 drivers
v0x23b97d0_0 .net *"_ivl_12", 4 0, L_0x23bd520;  1 drivers
v0x23b98b0_0 .net *"_ivl_2", 4 0, L_0x23bd1c0;  1 drivers
v0x23b9970_0 .net *"_ivl_4", 4 0, L_0x23bd260;  1 drivers
v0x23b9a50_0 .net *"_ivl_6", 4 0, L_0x23bd390;  1 drivers
v0x23b9b80_0 .net *"_ivl_8", 4 0, L_0x23bce00;  1 drivers
v0x23b9c60_0 .var "clk", 0 0;
v0x23b9d00_0 .var/2u "stats1", 159 0;
v0x23b9dc0_0 .var/2u "strobe", 0 0;
v0x23b9f10_0 .net "sum_dut", 4 0, L_0x23bce70;  1 drivers
v0x23b9fd0_0 .net "sum_ref", 4 0, L_0x23ba6e0;  1 drivers
v0x23ba070_0 .net "tb_match", 0 0, L_0x23bd630;  1 drivers
v0x23ba110_0 .net "tb_mismatch", 0 0, L_0x2387860;  1 drivers
v0x23ba1d0_0 .net "x", 3 0, v0x23b5c00_0;  1 drivers
v0x23ba290_0 .net "y", 3 0, v0x23b5cc0_0;  1 drivers
L_0x23bd1c0 .concat [ 5 0 0 0], L_0x23ba6e0;
L_0x23bd260 .concat [ 5 0 0 0], L_0x23ba6e0;
L_0x23bd390 .concat [ 5 0 0 0], L_0x23bce70;
L_0x23bd480 .concat [ 5 0 0 0], L_0x23ba6e0;
L_0x23bd630 .cmp/eeq 5, L_0x23bd1c0, L_0x23bd520;
S_0x2392b20 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x236f160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x23794a0_0 .net *"_ivl_0", 4 0, L_0x23ba3d0;  1 drivers
L_0x7fec2de53018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2390240_0 .net *"_ivl_3", 0 0, L_0x7fec2de53018;  1 drivers
v0x237c7d0_0 .net *"_ivl_4", 4 0, L_0x23ba560;  1 drivers
L_0x7fec2de53060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23797f0_0 .net *"_ivl_7", 0 0, L_0x7fec2de53060;  1 drivers
v0x23b5590_0 .net "sum", 4 0, L_0x23ba6e0;  alias, 1 drivers
v0x23b56c0_0 .net "x", 3 0, v0x23b5c00_0;  alias, 1 drivers
v0x23b57a0_0 .net "y", 3 0, v0x23b5cc0_0;  alias, 1 drivers
L_0x23ba3d0 .concat [ 4 1 0 0], v0x23b5c00_0, L_0x7fec2de53018;
L_0x23ba560 .concat [ 4 1 0 0], v0x23b5cc0_0, L_0x7fec2de53060;
L_0x23ba6e0 .arith/sum 5, L_0x23ba3d0, L_0x23ba560;
S_0x23b5900 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x236f160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x23b5b20_0 .net "clk", 0 0, v0x23b9c60_0;  1 drivers
v0x23b5c00_0 .var "x", 3 0;
v0x23b5cc0_0 .var "y", 3 0;
E_0x2382c30/0 .event negedge, v0x23b5b20_0;
E_0x2382c30/1 .event posedge, v0x23b5b20_0;
E_0x2382c30 .event/or E_0x2382c30/0, E_0x2382c30/1;
S_0x23b5da0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x236f160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x23b8f90_0 .net *"_ivl_45", 0 0, L_0x23bd050;  1 drivers
v0x23b9090_0 .net "carry", 3 0, L_0x23bccd0;  1 drivers
v0x23b9170_0 .net "sum", 4 0, L_0x23bce70;  alias, 1 drivers
v0x23b9230_0 .net "x", 3 0, v0x23b5c00_0;  alias, 1 drivers
v0x23b92f0_0 .net "y", 3 0, v0x23b5cc0_0;  alias, 1 drivers
L_0x23bade0 .part v0x23b5c00_0, 0, 1;
L_0x23baf10 .part v0x23b5cc0_0, 0, 1;
L_0x23bb640 .part v0x23b5c00_0, 1, 1;
L_0x23bb770 .part v0x23b5cc0_0, 1, 1;
L_0x23bb8d0 .part L_0x23bccd0, 0, 1;
L_0x23bbf70 .part v0x23b5c00_0, 2, 1;
L_0x23bc0e0 .part v0x23b5cc0_0, 2, 1;
L_0x23bc210 .part L_0x23bccd0, 1, 1;
L_0x23bc8f0 .part v0x23b5c00_0, 3, 1;
L_0x23bca20 .part v0x23b5cc0_0, 3, 1;
L_0x23bcc30 .part L_0x23bccd0, 2, 1;
L_0x23bccd0 .concat8 [ 1 1 1 1], L_0x23bacd0, L_0x23bb530, L_0x23bbe60, L_0x23bc7e0;
LS_0x23bce70_0_0 .concat8 [ 1 1 1 1], L_0x23ba820, L_0x23bb140, L_0x23bba70, L_0x23bc400;
LS_0x23bce70_0_4 .concat8 [ 1 0 0 0], L_0x23bd050;
L_0x23bce70 .concat8 [ 4 1 0 0], LS_0x23bce70_0_0, LS_0x23bce70_0_4;
L_0x23bd050 .part L_0x23bccd0, 3, 1;
S_0x23b5f80 .scope module, "fa0" "full_adder" 4 9, 4 44 0, S_0x23b5da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2396530 .functor XOR 1, L_0x23bade0, L_0x23baf10, C4<0>, C4<0>;
L_0x7fec2de530a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x23ba820 .functor XOR 1, L_0x2396530, L_0x7fec2de530a8, C4<0>, C4<0>;
L_0x23ba8e0 .functor AND 1, L_0x23bade0, L_0x23baf10, C4<1>, C4<1>;
L_0x23baa20 .functor AND 1, L_0x23bade0, L_0x7fec2de530a8, C4<1>, C4<1>;
L_0x23bab10 .functor OR 1, L_0x23ba8e0, L_0x23baa20, C4<0>, C4<0>;
L_0x23bac20 .functor AND 1, L_0x23baf10, L_0x7fec2de530a8, C4<1>, C4<1>;
L_0x23bacd0 .functor OR 1, L_0x23bab10, L_0x23bac20, C4<0>, C4<0>;
v0x23b6210_0 .net *"_ivl_0", 0 0, L_0x2396530;  1 drivers
v0x23b6310_0 .net *"_ivl_10", 0 0, L_0x23bac20;  1 drivers
v0x23b63f0_0 .net *"_ivl_4", 0 0, L_0x23ba8e0;  1 drivers
v0x23b64e0_0 .net *"_ivl_6", 0 0, L_0x23baa20;  1 drivers
v0x23b65c0_0 .net *"_ivl_8", 0 0, L_0x23bab10;  1 drivers
v0x23b66f0_0 .net "a", 0 0, L_0x23bade0;  1 drivers
v0x23b67b0_0 .net "b", 0 0, L_0x23baf10;  1 drivers
v0x23b6870_0 .net "cin", 0 0, L_0x7fec2de530a8;  1 drivers
v0x23b6930_0 .net "cout", 0 0, L_0x23bacd0;  1 drivers
v0x23b69f0_0 .net "sum", 0 0, L_0x23ba820;  1 drivers
S_0x23b6b50 .scope module, "fa1" "full_adder" 4 17, 4 44 0, S_0x23b5da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x23bb0d0 .functor XOR 1, L_0x23bb640, L_0x23bb770, C4<0>, C4<0>;
L_0x23bb140 .functor XOR 1, L_0x23bb0d0, L_0x23bb8d0, C4<0>, C4<0>;
L_0x23bb1e0 .functor AND 1, L_0x23bb640, L_0x23bb770, C4<1>, C4<1>;
L_0x23bb280 .functor AND 1, L_0x23bb640, L_0x23bb8d0, C4<1>, C4<1>;
L_0x23bb370 .functor OR 1, L_0x23bb1e0, L_0x23bb280, C4<0>, C4<0>;
L_0x23bb480 .functor AND 1, L_0x23bb770, L_0x23bb8d0, C4<1>, C4<1>;
L_0x23bb530 .functor OR 1, L_0x23bb370, L_0x23bb480, C4<0>, C4<0>;
v0x23b6db0_0 .net *"_ivl_0", 0 0, L_0x23bb0d0;  1 drivers
v0x23b6e90_0 .net *"_ivl_10", 0 0, L_0x23bb480;  1 drivers
v0x23b6f70_0 .net *"_ivl_4", 0 0, L_0x23bb1e0;  1 drivers
v0x23b7060_0 .net *"_ivl_6", 0 0, L_0x23bb280;  1 drivers
v0x23b7140_0 .net *"_ivl_8", 0 0, L_0x23bb370;  1 drivers
v0x23b7270_0 .net "a", 0 0, L_0x23bb640;  1 drivers
v0x23b7330_0 .net "b", 0 0, L_0x23bb770;  1 drivers
v0x23b73f0_0 .net "cin", 0 0, L_0x23bb8d0;  1 drivers
v0x23b74b0_0 .net "cout", 0 0, L_0x23bb530;  1 drivers
v0x23b7600_0 .net "sum", 0 0, L_0x23bb140;  1 drivers
S_0x23b7760 .scope module, "fa2" "full_adder" 4 25, 4 44 0, S_0x23b5da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x23bba00 .functor XOR 1, L_0x23bbf70, L_0x23bc0e0, C4<0>, C4<0>;
L_0x23bba70 .functor XOR 1, L_0x23bba00, L_0x23bc210, C4<0>, C4<0>;
L_0x23bbb10 .functor AND 1, L_0x23bbf70, L_0x23bc0e0, C4<1>, C4<1>;
L_0x23bbbb0 .functor AND 1, L_0x23bbf70, L_0x23bc210, C4<1>, C4<1>;
L_0x23bbca0 .functor OR 1, L_0x23bbb10, L_0x23bbbb0, C4<0>, C4<0>;
L_0x23bbdb0 .functor AND 1, L_0x23bc0e0, L_0x23bc210, C4<1>, C4<1>;
L_0x23bbe60 .functor OR 1, L_0x23bbca0, L_0x23bbdb0, C4<0>, C4<0>;
v0x23b79d0_0 .net *"_ivl_0", 0 0, L_0x23bba00;  1 drivers
v0x23b7ab0_0 .net *"_ivl_10", 0 0, L_0x23bbdb0;  1 drivers
v0x23b7b90_0 .net *"_ivl_4", 0 0, L_0x23bbb10;  1 drivers
v0x23b7c80_0 .net *"_ivl_6", 0 0, L_0x23bbbb0;  1 drivers
v0x23b7d60_0 .net *"_ivl_8", 0 0, L_0x23bbca0;  1 drivers
v0x23b7e90_0 .net "a", 0 0, L_0x23bbf70;  1 drivers
v0x23b7f50_0 .net "b", 0 0, L_0x23bc0e0;  1 drivers
v0x23b8010_0 .net "cin", 0 0, L_0x23bc210;  1 drivers
v0x23b80d0_0 .net "cout", 0 0, L_0x23bbe60;  1 drivers
v0x23b8220_0 .net "sum", 0 0, L_0x23bba70;  1 drivers
S_0x23b8380 .scope module, "fa3" "full_adder" 4 33, 4 44 0, S_0x23b5da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x23bc390 .functor XOR 1, L_0x23bc8f0, L_0x23bca20, C4<0>, C4<0>;
L_0x23bc400 .functor XOR 1, L_0x23bc390, L_0x23bcc30, C4<0>, C4<0>;
L_0x23bc470 .functor AND 1, L_0x23bc8f0, L_0x23bca20, C4<1>, C4<1>;
L_0x23bc530 .functor AND 1, L_0x23bc8f0, L_0x23bcc30, C4<1>, C4<1>;
L_0x23bc620 .functor OR 1, L_0x23bc470, L_0x23bc530, C4<0>, C4<0>;
L_0x23bc730 .functor AND 1, L_0x23bca20, L_0x23bcc30, C4<1>, C4<1>;
L_0x23bc7e0 .functor OR 1, L_0x23bc620, L_0x23bc730, C4<0>, C4<0>;
v0x23b85c0_0 .net *"_ivl_0", 0 0, L_0x23bc390;  1 drivers
v0x23b86c0_0 .net *"_ivl_10", 0 0, L_0x23bc730;  1 drivers
v0x23b87a0_0 .net *"_ivl_4", 0 0, L_0x23bc470;  1 drivers
v0x23b8890_0 .net *"_ivl_6", 0 0, L_0x23bc530;  1 drivers
v0x23b8970_0 .net *"_ivl_8", 0 0, L_0x23bc620;  1 drivers
v0x23b8aa0_0 .net "a", 0 0, L_0x23bc8f0;  1 drivers
v0x23b8b60_0 .net "b", 0 0, L_0x23bca20;  1 drivers
v0x23b8c20_0 .net "cin", 0 0, L_0x23bcc30;  1 drivers
v0x23b8ce0_0 .net "cout", 0 0, L_0x23bc7e0;  1 drivers
v0x23b8e30_0 .net "sum", 0 0, L_0x23bc400;  1 drivers
S_0x23b94d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x236f160;
 .timescale -12 -12;
E_0x23830e0 .event anyedge, v0x23b9dc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23b9dc0_0;
    %nor/r;
    %assign/vec4 v0x23b9dc0_0, 0;
    %wait E_0x23830e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23b5900;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2382c30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x23b5cc0_0, 0;
    %assign/vec4 v0x23b5c00_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x236f160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b9c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23b9dc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x236f160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x23b9c60_0;
    %inv;
    %store/vec4 v0x23b9c60_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x236f160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23b5b20_0, v0x23ba110_0, v0x23ba1d0_0, v0x23ba290_0, v0x23b9fd0_0, v0x23b9f10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x236f160;
T_5 ;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x236f160;
T_6 ;
    %wait E_0x2382c30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b9d00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9d00_0, 4, 32;
    %load/vec4 v0x23ba070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9d00_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23b9d00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9d00_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x23b9fd0_0;
    %load/vec4 v0x23b9fd0_0;
    %load/vec4 v0x23b9f10_0;
    %xor;
    %load/vec4 v0x23b9fd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9d00_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x23b9d00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23b9d00_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/m2014_q4j/iter0/response17/top_module.sv";
