var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[101.747, 68.1351, 40.3429, 106.42, 58.0357], "total":[74657, 88409, 547, 65], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[1477, 5971, 10, 0], "details":[{"type":"text", "text":"Global interconnect for 13 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"avgpool2d", "compute_units":1, "type":"function", "total_percent":[7.60519, 4.92188, 3.14633, 6.22568, 3.57143], "total_kernel_resources":[5393, 6895, 32, 3.5], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"avgpool2d.B0", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:143", "type":"resource", "data":[169, 128, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":143}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[169, 128, 0, 0]}], "replace_name":"true"}]}]}, {"name":"avgpool2d.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 14, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 14, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[86, 51, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:147", "type":"resource", "data":[39.6667, 0, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":147}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"9-bit Integer Add", "type":"resource", "count":2, "data":[6.66667, 0, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:149", "type":"resource", "data":[1530, 2735, 13, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":149}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":1, "data":[995, 717, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2018, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:150", "type":"resource", "data":[3.33333, 0, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":150}]], "children":[{"name":"9-bit Integer Add", "type":"resource", "count":1, "data":[3.33333, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"avgpool2d.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[75, 53, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[75, 53, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[86, 51, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:152", "type":"resource", "data":[1823, 2358, 19, 3.5], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":152}]], "children":[{"name":"Floating-point Divide", "type":"resource", "count":1, "data":[1014, 1065, 5, 3.5]}, {"name":"Store", "type":"resource", "count":1, "data":[809, 1293, 14, 0], "details":[{"type":"text", "text":"Store uses a Streaming LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"conv2d1x1", "compute_units":1, "type":"function", "total_percent":[35.6176, 23.3737, 14.4882, 48.0545, 17.8571], "total_kernel_resources":[25611, 31750, 247, 20], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"conv2d1x1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[320, 469, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[320, 469, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[373, 167, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:106", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":106}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"squeezenet.cl:108", "type":"resource", "data":[318, 331, 13, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":108}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Streaming LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:110", "type":"resource", "data":[132, 0, 0, 4], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":110}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}, {"name":"squeezenet.cl:118", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":118}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B1", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:118", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":118}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[821, 1326, 1, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[821, 1326, 1, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[333, 183, 2, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[70, 2, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}]}, {"name":"squeezenet.cl:120", "type":"resource", "data":[40.3333, 0.666667, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":120}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:124", "type":"resource", "data":[20637, 25419, 215, 12], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[132, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":4, "data":[264, 0, 0, 8]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Add", "type":"resource", "count":4, "data":[3980, 2868, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":4, "data":[1096, 960, 0, 4]}, {"name":"Load", "type":"resource", "count":5, "data":[15100, 21591, 215, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}], "replace_name":"true"}, {"name":"squeezenet.cl:128", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":128}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[66, 132, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[66, 132, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[84, 44, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:108", "type":"resource", "data":[32, 32, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":108}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:115", "type":"resource", "data":[39, 1, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":115}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[5.5, 0.5, 0, 0]}, {"name":"Or", "type":"resource", "count":2, "data":[0.5, 0.5, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:120", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":120}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:130", "type":"resource", "data":[565, 2136.5, 16, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":130}]], "children":[{"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0]}, {"name":"Or", "type":"resource", "count":1, "data":[0.25, 0.25, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:131", "type":"resource", "data":[3, 0.5, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":131}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0]}, {"name":"Or", "type":"resource", "count":1, "data":[0.25, 0.25, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"conv2d3x3", "compute_units":1, "type":"function", "total_percent":[44.2753, 31.9635, 15.7837, 40.6615, 25.8929], "total_kernel_resources":[35023, 34589, 209, 29], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"conv2d3x3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[491, 895, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[491, 895, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[578, 246, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:57", "type":"resource", "data":[99, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":57}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}, {"name":"squeezenet.cl:58", "type":"resource", "data":[318, 331, 13, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":58}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Streaming LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:59", "type":"resource", "data":[165, 0, 0, 4], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}, {"name":"squeezenet.cl:75", "type":"resource", "data":[165, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":75}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:79", "type":"resource", "data":[210, 6, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":79}]], "children":[{"name":"Integer Compare", "type":"resource", "count":6, "data":[210, 6, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:89", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":89}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"conv2d3x3.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[201, 301, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[201, 301, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[205, 79, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[72, 4, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"And", "type":"resource", "count":4, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0]}, {"name":"Or", "type":"resource", "count":3, "data":[1, 1, 0, 0]}]}, {"name":"squeezenet.cl:78", "type":"resource", "data":[165, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":78}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:79", "type":"resource", "data":[222, 18, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":79}]], "children":[{"name":"And", "type":"resource", "count":24, "data":[11, 11, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":6, "data":[210, 6, 0, 0]}, {"name":"Or", "type":"resource", "count":13, "data":[1, 1, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d3x3.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1441, 2090, 6, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1441, 2090, 6, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[274, 194, 2, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9243, 6741, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Floating-point Add", "type":"resource", "count":9, "data":[8955, 6453, 0, 0]}, {"name":"Select", "type":"resource", "count":9, "data":[288, 288, 0, 0]}]}, {"name":"squeezenet.cl:70", "type":"resource", "data":[66, 1, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":70}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[55, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:81", "type":"resource", "data":[18612, 19832, 172, 17], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":7, "data":[209, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":4, "data":[264, 0, 0, 8]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Multiply", "type":"resource", "count":9, "data":[2466, 2160, 0, 9]}, {"name":"Load", "type":"resource", "count":4, "data":[15608, 17672, 172, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced non-aligned cached LSU.  Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}]}], "replace_name":"true"}]}]}, {"name":"conv2d3x3.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[66, 132, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[66, 132, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[84, 44, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:58", "type":"resource", "data":[32, 32, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":58}]], "children":[{"name":"Select", "type":"resource", "count":1, "data":[32, 32, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:64", "type":"resource", "data":[38.5, 0.5, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":64}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[5.5, 0.5, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:70", "type":"resource", "data":[35, 1, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":70}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:89", "type":"resource", "data":[597.75, 2136.25, 16, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":89}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:90", "type":"resource", "data":[2.75, 0.25, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":90}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[2.75, 0.25, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"maxpool2d", "compute_units":1, "type":"function", "total_percent":[7.49909, 4.55682, 3.32932, 5.64202, 10.7143], "total_kernel_resources":[4993, 7296, 29, 12], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"maxpool2d.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[352, 534, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[352, 534, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[290, 126, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:12", "type":"resource", "data":[132, 0, 0, 4], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":12}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}, {"name":"squeezenet.cl:13", "type":"resource", "data":[132, 0, 0, 4], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":13}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[132, 0, 0, 4]}], "replace_name":"true"}]}]}, {"name":"maxpool2d.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[51, 101, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[51, 101, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[84, 44, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"squeezenet.cl:36", "type":"resource", "data":[66, 0, 0, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":36}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}], "replace_name":"true"}]}]}, {"name":"maxpool2d.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[490, 621, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[490, 621, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[229, 107, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[108, 37, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"And", "type":"resource", "count":1, "data":[1, 1, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0]}, {"name":"Select", "type":"resource", "count":2, "data":[35, 35, 0, 0]}]}, {"name":"squeezenet.cl:28", "type":"resource", "data":[36.3333, 0.666667, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":28}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":2, "data":[2.66667, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Or", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:30", "type":"resource", "data":[700, 2018, 13, 2], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":30}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[99, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[66, 0, 0, 2]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[470, 2018, 13, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:31", "type":"resource", "data":[132.667, 8.33333, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":31}]], "children":[{"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[1.33333, 0, 0, 0]}, {"name":"Floating-point Compare", "type":"resource", "count":1, "data":[105, 8, 0, 0]}, {"name":"Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0]}, {"name":"Select", "type":"resource", "count":1, "data":[26, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"maxpool2d.B3", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 64, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Select", "type":"resource", "count":2, "data":[64, 64, 0, 0]}]}, {"name":"squeezenet.cl:16", "type":"resource", "data":[44, 1, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":16}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[11, 1, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:18", "type":"resource", "data":[40.3333, 0.666667, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":18}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[7.33333, 0.666667, 0, 0]}], "replace_name":"true"}, {"name":"squeezenet.cl:36", "type":"resource", "data":[464, 2128, 16, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":36}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":1, "data":[65, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"squeezenet.cl:37", "type":"resource", "data":[3.66667, 0.333333, 0, 0], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":37}]], "children":[{"name":"Integer Compare", "type":"resource", "count":1, "data":[3.66667, 0.333333, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[1477,5971,10,0],"details":[{"text":"Global interconnect for 13 global loads and 4 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"avgpool2d","total_kernel_resources":[5393,6895,32,3.5],"type":"function","total_percent":[7.60519,4.92188,3.14633,6.22568,3.57143],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[172,102,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:143","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":143}]],"replace_name":"true","type":"resource","data":[169,128,0,0],"children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[169,128,0,0]}]},{"name":"No Source Line","children":[{"count":2,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[82,67,0,0]}],"type":"resource","data":[82,67,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":147}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:147","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"9-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[6.66667,0,0,0]}],"data":[39.6667,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":149}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:149","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Floating-point Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[470,2018,13,0]}],"data":[1530,2735,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":150}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:150","children":[{"count":1,"name":"9-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3.33333,0,0,0]}],"data":[3.33333,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":152}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:152","children":[{"count":1,"name":"Floating-point Divide","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[1014,1065,5,3.5]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[809,1293,14,0]}],"data":[1823,2358,19,3.5],"type":"resource"}],"data":[5393.00003,6895,32,3.5],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv2d1x1","total_kernel_resources":[25611,31750,247,20],"type":"function","total_percent":[35.6176,23.3737,14.4882,48.0545,17.8571],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[790,394,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1207,1927,1,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]}],"type":"resource","data":[1277,1929,1,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":106}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:106","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":108}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:108","children":[{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[318,331,13,0]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Select","data":[32,32,0,0],"type":"resource"}],"data":[350,363,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":110}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:110","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":118}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:118","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":120}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:120","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[42.33333,1.666667,0,0]}],"data":[75.3333,1.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":124}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:124","children":[{"count":4,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,0]},{"count":4,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[264,0,0,8]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":4,"name":"Floating-point Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3980,2868,0,0]},{"count":4,"name":"Floating-point Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[1096,960,0,4]},{"count":5,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[15100,21591,215,0]}],"data":[20637,25419,215,12],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":128}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:128","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":115}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:115","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[5.5,0.5,0,0]},{"count":2,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.5,0.5,0,0]}],"data":[39,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":130}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:130","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.75,0.25,0,0]},{"count":1,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.25,0.25,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[26,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[565,2136.5,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":131}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:131","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.75,0.25,0,0]},{"count":1,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.25,0.25,0,0]}],"data":[3,0.5,0,0],"type":"resource"}],"data":[25610.99997,31750,247,20],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv2d3x3","total_kernel_resources":[35023,34589,209,29],"type":"function","total_percent":[44.2753,31.9635,15.7837,40.6615,25.8929],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[1141,563,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":4,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2199,3418,6,0]},{"count":4,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":3,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":9,"name":"Floating-point Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[8955,6453,0,0]},{"count":9,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[288,288,0,0]}],"type":"resource","data":[11514,10163,6,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":57}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:57","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":58}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:58","children":[{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[318,331,13,0]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Select","data":[32,32,0,0],"type":"resource"}],"data":[350,363,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":59}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:59","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[165,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":75}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:75","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[165,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":79}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:79","children":[{"count":12,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[420,12,0,0]},{"count":24,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"And","data":[11,11,0,0],"type":"resource"},{"count":13,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Or","data":[1,1,0,0],"type":"resource"}],"data":[432,24,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":89}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:89","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Floating-point Compare","data":[105,8,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Integer Compare","data":[2.75,0.25,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Select","data":[26,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Store","data":[366,2128,16,0],"type":"resource"}],"data":[663.75,2136.25,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":78}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:78","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[165,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":70}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:70","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[55,0,0,0]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[46,2,0,0]}],"data":[101,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":81}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:81","children":[{"count":7,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[209,0,0,0]},{"count":4,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[264,0,0,8]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":9,"name":"Floating-point Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2466,2160,0,9]},{"count":4,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[15608,17672,172,0]}],"data":[18612,19832,172,17],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":64}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:64","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[5.5,0.5,0,0]}],"data":[38.5,0.5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":90}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:90","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.75,0.25,0,0]}],"data":[2.75,0.25,0,0],"type":"resource"}],"data":[35023,34589,209,29],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"maxpool2d","total_kernel_resources":[4993,7296,29,12],"type":"function","total_percent":[7.49909,4.55682,3.32932,5.64202,10.7143],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[603,277,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[893,1256,0,0]},{"count":1,"name":"3-bit Integer Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":4,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[99,99,0,0]}],"type":"resource","data":[1065,1357,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":12}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:12","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":13}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:13","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":36}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:36","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"64-bit Integer Add","data":[65,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"name":"Store","data":[366,2128,16,0],"type":"resource"}],"data":[530,2128,16,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":28}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:28","children":[{"count":2,"name":"3-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[2.66667,0,0,0]},{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.666667,0.666667,0,0]}],"data":[36.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":30}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:30","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[99,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[470,2018,13,0]}],"data":[700,2018,13,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":31}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:31","children":[{"count":1,"name":"3-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[1.33333,0,0,0]},{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":1,"name":"Or","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[0.333333,0.333333,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[26,0,0,0]}],"data":[132.667,8.33333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":16}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:16","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[11,1,0,0]}],"data":[44,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":18}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:18","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[7.33333,0.666667,0,0]}],"data":[40.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl","line":37}]],"name":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:37","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"}],"data":[4993.00027,7295.999997,29,12],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[74657.00027,88408.999997,547,64.5],"total_percent":[101.747,68.1351,40.3429,106.42,58.0357],"total":[74657,88409,547,65],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"maxpool2d", "children":[{"type":"bb", "id":3, "name":"maxpool2d.B0", "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":4, "name":"maxpool2d.B1", "details":[{"type":"table", "Latency":"7", "II":"1968803291", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"13"}]}, {"type":"bb", "id":5, "name":"maxpool2d.B2", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":30}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"13", "Latency":"135", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"11"}]}, {"type":"inst", "id":11, "name":"loop end", "details":[{"type":"table", "Start Cycle":"154", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"154", "II":"424653767", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 424653767. See Loops Analysis for more information."}]}, {"type":"bb", "id":6, "name":"maxpool2d.B3", "children":[{"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":36}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"4", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":13, "name":"end", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"1968803291", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"maxpool2d.B4", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":15, "name":"conv2d3x3", "children":[{"type":"bb", "id":16, "name":"conv2d3x3.B0", "children":[{"type":"inst", "id":21, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":58}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"9", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":28, "name":"end", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":17, "name":"conv2d3x3.B1", "details":[{"type":"table", "Latency":"13", "II":"22604688", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"32"}]}, {"type":"bb", "id":18, "name":"conv2d3x3.B2", "children":[{"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"97", "Latency":"154", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"97", "Latency":"154", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"97", "Latency":"154", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-non-aligned", "Stall-free":"No", "Start Cycle":"4", "Latency":"247", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"30"}]}, {"type":"inst", "id":30, "name":"loop end", "details":[{"type":"table", "Start Cycle":"398", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"398", "II":"-1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 4294967295. See Loops Analysis for more information."}]}, {"type":"bb", "id":19, "name":"conv2d3x3.B3", "children":[{"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":89}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":32, "name":"end", "details":[{"type":"table", "Start Cycle":"9", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"9", "II":"22604688", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":20, "name":"conv2d3x3.B4", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":33, "name":"conv2d1x1", "children":[{"type":"bb", "id":34, "name":"conv2d1x1.B0", "children":[{"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":108}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":47, "name":"end", "details":[{"type":"table", "Start Cycle":"11", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"11"}]}, {"type":"bb", "id":35, "name":"conv2d1x1.B1", "details":[{"type":"table", "Latency":"2", "II":"80219328", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"51"}]}, {"type":"bb", "id":36, "name":"conv2d1x1.B2", "children":[{"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"12", "Latency":"121", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"12", "Latency":"121", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"12", "Latency":"121", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"12", "Latency":"121", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"130", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"49"}]}, {"type":"inst", "id":49, "name":"loop end", "details":[{"type":"table", "Start Cycle":"204", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"204", "II":"-1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 4294967295. See Loops Analysis for more information."}]}, {"type":"bb", "id":37, "name":"conv2d1x1.B3", "children":[{"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":130}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":51, "name":"end", "details":[{"type":"table", "Start Cycle":"9", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"9", "II":"80219328", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":38, "name":"conv2d1x1.B4", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"kernel", "id":52, "name":"avgpool2d", "children":[{"type":"bb", "id":53, "name":"avgpool2d.B0", "details":[{"type":"table", "Latency":"4"}]}, {"type":"bb", "id":54, "name":"avgpool2d.B1", "children":[{"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":149}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"3", "Latency":"135", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":58, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"59"}]}, {"type":"inst", "id":59, "name":"loop end", "details":[{"type":"table", "Start Cycle":"156", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"156", "II":"80219328", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Loop is pipelined with II of 80219328. See Loops Analysis for more information."}]}, {"type":"bb", "id":55, "name":"avgpool2d.B2", "children":[{"type":"inst", "id":57, "name":"Store", "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":152}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Streaming", "Stall-free":"No", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":60, "name":"begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":61, "name":"end", "details":[{"type":"table", "Start Cycle":"25", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"25"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":14, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":13, "to":4}, {"from":3, "to":4}, {"from":11, "to":10}, {"from":4, "to":10}, {"from":8, "to":11}, {"from":11, "to":12}, {"from":9, "to":13}, {"from":13, "to":7}, {"from":10, "to":8}, {"from":12, "to":9}, {"from":9, "to":14}, {"from":14, "to":8}, {"from":21, "to":28}, {"from":32, "to":17}, {"from":28, "to":17}, {"from":30, "to":29}, {"from":17, "to":29}, {"from":22, "to":30}, {"from":23, "to":30}, {"from":24, "to":30}, {"from":25, "to":30}, {"from":30, "to":31}, {"from":26, "to":32}, {"from":32, "to":20}, {"from":27, "to":21}, {"from":29, "to":22}, {"from":29, "to":23}, {"from":29, "to":24}, {"from":29, "to":25}, {"from":31, "to":26}, {"from":14, "to":21}, {"from":14, "to":22}, {"from":14, "to":25}, {"from":26, "to":14}, {"from":14, "to":24}, {"from":14, "to":23}, {"from":39, "to":47}, {"from":51, "to":35}, {"from":47, "to":35}, {"from":49, "to":48}, {"from":35, "to":48}, {"from":40, "to":49}, {"from":41, "to":49}, {"from":42, "to":49}, {"from":43, "to":49}, {"from":44, "to":49}, {"from":49, "to":50}, {"from":45, "to":51}, {"from":51, "to":38}, {"from":46, "to":39}, {"from":48, "to":40}, {"from":48, "to":41}, {"from":48, "to":42}, {"from":48, "to":43}, {"from":48, "to":44}, {"from":50, "to":45}, {"from":14, "to":41}, {"from":45, "to":14}, {"from":14, "to":42}, {"from":14, "to":44}, {"from":14, "to":43}, {"from":14, "to":39}, {"from":14, "to":40}, {"from":59, "to":58}, {"from":53, "to":58}, {"from":56, "to":59}, {"from":59, "to":60}, {"from":57, "to":61}, {"from":58, "to":56}, {"from":60, "to":57}, {"from":14, "to":56}, {"from":57, "to":14}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: maxpool2d", "data":["", "", ""], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":9}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"maxpool2d.B1", "data":["Yes", "1968803291", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":16}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":16}]], "details":[{"type":"brief", "text":"Thread capacity = 169"}, {"type":"text", "text":"Thread capacity = 169"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":18}]], "details":[{"type":"text", "text":"Auto-coalesced"}], "children":[]}, {"name":"maxpool2d.B2", "data":["Yes", ">=424653767", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":25}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":25}]], "details":[{"type":"brief", "text":"Thread capacity = 155"}, {"type":"text", "text":"Thread capacity = 155"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":28}]], "details":[{"type":"text", "text":"Auto-coalesced"}], "children":[]}]}]}]}, {"name":"Kernel: conv2d3x3", "data":["", "", ""], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":53}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"conv2d3x3.B1", "data":["Yes", "22604688", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":64}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":64}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":89}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":90}]], "details":[{"type":"brief", "text":"Thread capacity = 422"}, {"type":"text", "text":"Thread capacity = 422"}], "children":[{"name":"conv2d3x3.B2", "data":["Yes", "4294967295", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":70}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":70}]], "details":[{"type":"brief", "text":"Thread capacity = 399"}, {"type":"text", "text":"Thread capacity = 399"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":73}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":76}]], "details":[{"type":"brief", "text":"Auto-unrolled"}, {"type":"text", "text":"Auto-unrolled"}], "children":[]}]}]}]}]}, {"name":"Kernel: conv2d1x1", "data":["", "", ""], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":102}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"conv2d1x1.B1", "data":["Yes", "80219328", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":115}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":115}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":130}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":131}]], "details":[{"type":"brief", "text":"Thread capacity = 217"}, {"type":"text", "text":"Thread capacity = 217"}], "children":[{"name":"conv2d1x1.B2", "data":["Yes", "4294967295", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":120}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":120}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":128}]], "details":[{"type":"brief", "text":"Thread capacity = 205"}, {"type":"text", "text":"Thread capacity = 205"}], "children":[]}]}]}, {"name":"Kernel: avgpool2d", "data":["", "", ""], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":140}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"avgpool2d.B1", "data":["Yes", "80219328", "n/a"], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":147}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":147}], [{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":150}]], "details":[{"type":"brief", "text":"Thread capacity = 157"}, {"type":"text", "text":"Thread capacity = 157"}], "children":[]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"avgpool2d", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":140}]]}, {"name":"conv2d1x1", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":102}]]}, {"name":"conv2d3x3", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":53}]]}, {"name":"maxpool2d", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":9}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"avgpool2d", "data":[5393, 6895, 32, 3.5], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":140}]]}, {"name":"conv2d1x1", "data":[25611, 31750, 247, 20], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":102}]]}, {"name":"conv2d3x3", "data":[35023, 34589, 209, 29], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":53}]]}, {"name":"maxpool2d", "data":[4993, 7296, 29, 12], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":9}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[71020, 80530, 517, 64]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1477, 5971, 10, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[74657, 88409, 547, 64], "data_percent":[68.1351, 40.3429, 106.42, 58.0357]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]]}, {"name":"Load uses a Burst-coalesced non-aligned cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":81}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 64 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "line":124}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["squeezenet"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de10_nano:de10_nano_sharedonly"]},{"name":"AOC Version","data":["18.0.0 Build 614"]},{"name":"Quartus Version","data":["18.0.0 Build 614"]},{"name":"Command","data":["aoc squeezenet.cl -report"]},{"name":"Reports Generated At", "data":["Sun Oct  1 23:33:46 2023"]}]}';
var warningsJSON='{"rows":[{"name":"Auto-unrolled loop at c:\\\\intelFPGA\\\\18.0\\\\hld\\\\board\\\\terasic\\\\de10_nano\\\\test\\\\github\\\\de...","details":["Compiler Warning: Auto-unrolled loop at c:\\\\intelFPGA\\\\18.0\\\\hld\\\\board\\\\terasic\\\\de10_nano\\\\test\\\\github\\\\device/c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl:76"]}]}';
var fileJSON=[{"path":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "name":"squeezenet.cl", "has_active_debug_locs":true, "absName":"c:/intelFPGA/18.0/hld/board/terasic/de10_nano/test/github/device/squeezenet.cl", "content":"//maxPool2d \012//kernel_size=3 stride=2\012//output one feature map per kernel\012__kernel void maxpool2d(\012	const int input_size,\012	const int output_size,\012	__global float *input_im,\012    __global float *restrict output_im)\012{\012	int channels = get_global_id(0);//get output channel index\012	\012	input_im += channels * input_size * input_size;\012	output_im += channels * output_size * output_size;\012\012	//loop over output feature map\012	for(int i = 0; i < output_size; i++)//row\012	{\012		for(int j = 0; j < output_size; j++)//col\012		{\012			//find the max value in 3x3 reigon \012			//to be one element in the output feature map\012			float tmp = 0.0;\012\012			#pragma unroll 1\012			for(int k = 0; k < 3; k++)//row\012			{\012				#pragma unroll 1\012				for(int l = 0; l < 3; l++)//col\012				{\012					float value = input_im[(i * 2 + k) * input_size  + j * 2 + l ];\012					if(value > tmp)\012						tmp = value;\012				}\012			}\012			//store the result to output feature map\012			output_im[i * output_size + j] = tmp; \012		}\012	}\012}\012\012//3x3 convolution layer\012//output one feature map per kernel\012__kernel void conv2d3x3(\012	const int input_channels, const int input_size,\012	const int pad, const int stride,\012	const int start_channel, //start_channel is for 1x1 feature map in fire layer\012	const int output_size,\012	__global float* input_im,\012	__global const float* filter_weight,\012	__global const float* filter_bias,\012	__global float *restrict output_im\012	)\012{\012	int filter_index = get_global_id(0); //get output channel index\012	int i =  get_global_id(1);\012\012	filter_weight += filter_index * input_channels * 9;\012	float bias = filter_bias[filter_index];\012	output_im += (start_channel + filter_index) * output_size * output_size;\012	\012	//loop over output feature map\012	//for(int i = 0; i < output_size; i++)\012	{\012		for(int j = 0; j < output_size; j++)\012		{\012			//compute one element in the output feature map\012			float tmp = bias;\012			\012			//compute dot product of 2 input_channels x 3 x 3 matrix\012			for(int k = 0; k < input_channels; k++)\012			{\012				#pragma unroll\012				for(int l = 0; l < 3; l++)\012				{\012					int h = i * stride + l - pad;\012					for(int m = 0; m < 3; m++)\012					{\012						int w = j * stride + m - pad;\012						if((h >= 0) && (h < input_size) && (w >= 0) && (w < input_size))\012						{\012							tmp += input_im[k * input_size * input_size + h * input_size + w] \\\012                               * filter_weight[9 * k + 3 * l + m];\012						}\012					}\012				}\012			}\012\012			//add relu activation after conv\012			output_im[i * output_size + j] = (tmp > 0.0) ? tmp : 0.0;\012		}\012	}\012}\012\012//1x1 convolution layer\012//output one feature map per kernel\012__kernel void conv2d1x1(\012	const int input_channels, const int input_size,\012	__global float *input_im,\012	__global const float4* filter_weight,\012	__global const float* filter_bias,\012	__global float *restrict output_im)\012{\012	int filter_index = get_global_id(0); // 0 - (output_channels - 1)\012	int i = get_global_id(1);\012\012	filter_weight += filter_index * input_channels;\012\012	float bias = filter_bias[filter_index];\012	\012	output_im += filter_index * input_size * input_size;//start_channel is for 1x1 feature map in fire layer\012\012	//loop over output feature map\012	//for(int i = 0; i < input_size; i++)\012	{\012		for(int j = 0; j < input_size; j++)\012		{\012			float tmp = bias;\012			int loc = i * input_size + j;\012\012			for(int k = 0; k < input_channels; k++)\012			{\012				//float8 weight = filter_weight[k];\012				//float8 feature;\012				tmp += input_im[((k << 2) + 0) * input_size * input_size + loc] * filter_weight[k].s0\012				     + input_im[((k << 2) + 1) * input_size * input_size + loc] * filter_weight[k].s1\012					 + input_im[((k << 2) + 2) * input_size * input_size + loc] * filter_weight[k].s2\012					 + input_im[((k << 2) + 3) * input_size * input_size + loc] * filter_weight[k].s3;\012			}\012			//add relu after conv\012			output_im[i * input_size + j] = (tmp > 0.0) ? tmp : 0.0;\012		}\012	}\012}\012\012//last layer use a 13 x 13 avgPool layer as classifier\012//one class score per kernel\012__kernel void avgpool2d(\012	__global float* input_im,\012	__global float *restrict output_im)\012{\012	int class_index = get_global_id(0);//get class score index\012\012	input_im += 169 * class_index;\012	\012	float tmp = 0.0f;\012\012	for(int i = 0; i < 169; i++)\012	{\012		tmp += input_im[i];\012	}\012\012	output_im[class_index] = tmp / 169.0;\012}\012"}];