Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Programmas/xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto ca30e70325ad412e83bcd48fe35187f6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.LedMatrixCode [ledmatrixcode_default]
Compiling architecture design_1_ledmatrixcode_0_0_arch of entity xil_defaultlib.design_1_LedMatrixCode_0_0 [design_1_ledmatrixcode_0_0_defau...]
Compiling architecture structure of entity xil_defaultlib.design_1 [design_1_default]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_behav
