============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 21 2019  02:22:03 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1           7    16.425    gscl45nm 
AOI21X1         16    45.053    gscl45nm 
BUFX2           81   190.066    gscl45nm 
DFFSR           68   702.073    gscl45nm 
HAX1            86   403.598    gscl45nm 
INVX1          128   180.211    gscl45nm 
MUX2X1          63   236.527    gscl45nm 
OAI21X1         12    33.790    gscl45nm 
XOR2X1           6    28.158    gscl45nm 
-----------------------------------------
total          467  1835.902             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        68  702.073   38.2 
inverter         128  180.211    9.8 
buffer            81  190.066   10.4 
logic            190  763.551   41.6 
-------------------------------------
total            467 1835.902  100.0 

