# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Vivado.gen/sources_1/bd/ebaz4205/ipshared/ec67/hdl" --include "../../../../Vivado.gen/sources_1/bd/ebaz4205/ipshared/ee60/hdl" --include "../../../../Vivado.gen/sources_1/bd/ebaz4205/ipshared/415b/hdl" --include "../../../../Vivado.gen/sources_1/bd/ebaz4205/ipshared/8713/hdl" --include "../../../../Vivado.gen/sources_1/bd/ebaz4205/ipshared/7698" --include "/home/guido/Xilinx-tools/Vivado/2022.2/data/xilinx_vip/include" \
"../../../../Vivado.srcs/sources_1/new/DivideBy2N.v" \
"../../../../Vivado.srcs/sources_1/new/I2S_Transmitter.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_0/sim/ebaz4205_xlslice_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/sim/ebaz4205_processing_system7_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_0_0/sim/ebaz4205_xlconcat_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_2/sim/ebaz4205_xlconstant_0_2.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy2N_0_0/sim/ebaz4205_DivideBy2N_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_1_0/sim/ebaz4205_xlconcat_1_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_2_0/sim/ebaz4205_xlconcat_2_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_1_0/sim/ebaz4205_xlslice_1_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_2_3/sim/ebaz4205_xlconstant_2_3.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_3_0/sim/ebaz4205_xlconstant_3_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_2/sim/ebaz4205_dds_axi_interface_0_2.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_0/sim/ebaz4205_xlconstant_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_1_0/sim/ebaz4205_xlconstant_1_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_2_0/sim/ebaz4205_xlconstant_2_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_mux_0_0/sim/ebaz4205_axis_mux_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_2_1/sim/ebaz4205_xlconstant_2_1.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_0/sim/ebaz4205_dds_axi_interface_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_sin_0/sim/ebaz4205_xlslice_sin_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_3/sim/ebaz4205_xlslice_0_3.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlslice_0_4/sim/ebaz4205_xlslice_0_4.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_sqrt32_0_0/sim/ebaz4205_sqrt32_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_splitter_0_0/sim/ebaz4205_axis2c_splitter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axi_interface_DEC_RATE_Q_0/sim/ebaz4205_axi_interface_DEC_RATE_Q_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_combine_0_0/sim/ebaz4205_axis2c_combine_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis2c_splitter_0_1/sim/ebaz4205_axis2c_splitter_0_1.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_0_2/sim/ebaz4205_xlconcat_0_2.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_1_1/sim/ebaz4205_xlconstant_1_1.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy10_0/sim/ebaz4205_DivideBy10_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_I2S_Transmitter_0_2/sim/ebaz4205_I2S_Transmitter_0_2.v" \
"../../../../Vivado.gen/sources_1/bd/ebaz4205/ipshared/9097/src/mmcme2_drp.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tdata_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tuser_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tstrb_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tkeep_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tid_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tdest_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/tlast_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/hdl/top_ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/sim/ebaz4205_axis_subset_converter_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconstant_0_3/sim/ebaz4205_xlconstant_0_3.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xlconcat_0_3/sim/ebaz4205_xlconcat_0_3.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/sim/ebaz4205_v_axi4s_vid_out_0_1.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_xbar_0/sim/ebaz4205_xbar_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_DivideBy4_25MHz_0/sim/ebaz4205_DivideBy4_25MHz_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_util_vector_logic_0_1/sim/ebaz4205_util_vector_logic_0_1.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0_clk_wiz.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_clk_wiz_0_0/ebaz4205_clk_wiz_0_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/sim/ebaz4205.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/sim/ebaz4205_s00_regslice_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/sim/ebaz4205_s00_data_fifo_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_auto_pc_0/sim/ebaz4205_auto_pc_0.v" \
"../../../../Vivado.ip_user_files/bd/ebaz4205/ip/ebaz4205_auto_pc_1/sim/ebaz4205_auto_pc_1.v" \
"../../../../Vivado.gen/sources_1/bd/ebaz4205/hdl/ebaz4205_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
