Verdi>restart
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP2_Full64; Runtime version T-2022.06-SP2_Full64;  Jun  9 16:50 2024
*Verdi* Loading libsscore_vcs202206.so
FSDB Dumper for VCS, Release Verdi_T-2022.06-SP2, Linux x86_64/64bit, 11/22/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file '/home/dvlachos/project/RISC-V-Core/core/simulation/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 s.
*Verdi* : Enable RPC Server(1500)
*Verdi* : Flush all FSDB Files at 0 s.
Verdi>run
Flushing..

Flushing..

Illegal Instruction!/NOP
Cycle : 3 Stage : ID

Instruction :
MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 3 Stage : EX

Instruction :Illegal Instruction!
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 3 Stage : MEM

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 3 Stage : WB

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          x
RF: 0


 ---------------------------------------------------- 

Cycle : 4 Stage : ID

Instruction :addi x2,x2,-264
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 4 Stage : EX

Instruction :
MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 4 Stage : MEM

Instruction :Illegal Instruction!
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 4 Stage : WB

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Cycle : 5 Stage : ID

Instruction :
MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 5 Stage : EX

Instruction :addi x2,x2,-264
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 5 Stage : MEM

Instruction :
MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 5 Stage : WB

Instruction :Illegal Instruction!
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Flushing..

Cycle : 6 Stage : ID

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 6 Stage : EX

Instruction :
MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 6 Stage : MEM

Instruction :addi x2,x2,-264
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 6 Stage : WB

Instruction :
MemOp: MEM_NOP
AluOp: ALU_AUIPC
Format: U_FORMAT
Imm:       49152
Rs1:  0
Rs2:  0
Rd:  2
Pc: 0x00000100
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Cycle : 7 Stage : ID

Instruction :addi x6,x0,1
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 7 Stage : EX

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 7 Stage : MEM

Instruction :
MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 7 Stage : WB

Instruction :addi x2,x2,-264
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:        -264
Rs1:  2
Rs2:  0
Rd:  2
Pc: 0x00000104
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Cycle : 8 Stage : ID

Instruction :addi x7,x0,2
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 8 Stage : EX

Instruction :addi x6,x0,1
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 8 Stage : MEM

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 8 Stage : WB

Instruction :
MemOp: MEM_NOP
AluOp: ALU_JAL
Format: J_FORMAT
Imm:          72
Rs1:  0
Rs2:  0
Rd:  1
Pc: 0x00000108
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Cycle : 9 Stage : ID

Instruction :add x7,x6,x7
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 9 Stage : EX

Instruction :addi x7,x0,2
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 9 Stage : MEM

Instruction :addi x6,x0,1
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 9 Stage : WB

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Cycle : 10 Stage : ID

Instruction :add x0,x7,x10
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  7
Rs2:  0
Rd: 10
Pc: 0x0000015c
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 10 Stage : EX

Instruction :add x7,x6,x7
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 10 Stage : MEM

Instruction :addi x7,x0,2
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 10 Stage : WB

Instruction :addi x6,x0,1
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           1
Rs1:  0
Rs2:  0
Rd:  6
Pc: 0x00000150
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Illegal Instruction!/NOP
Illegal Instruction!/NOP
Cycle : 11 Stage : ID

Instruction :
MemOp: MEM_NOP
AluOp: ALU_JALR
Format: J_FORMAT
Imm:           0
Rs1:  1
Rs2:  0
Rd:  0
Pc: 0x00000160
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 11 Stage : EX

Instruction :add x0,x7,x10
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  7
Rs2:  0
Rd: 10
Pc: 0x0000015c
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 11 Stage : MEM

Instruction :add x7,x6,x7
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 11 Stage : WB

Instruction :addi x7,x0,2
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: I_FORMAT
Imm:           2
Rs1:  0
Rs2:  0
Rd:  7
Pc: 0x00000154
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

Flushing..

Cycle : 12 Stage : ID

Instruction :NOP
MemOp: MEM_NOP
AluOp: ALU_NOP
Format: NOP
Imm:           0
Rs1:  0
Rs2:  0
Rd:  0
Pc: 0x00000000
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 12 Stage : EX

Instruction :
MemOp: MEM_NOP
AluOp: ALU_JALR
Format: J_FORMAT
Imm:           0
Rs1:  1
Rs2:  0
Rd:  0
Pc: 0x00000160
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x        356
RF: 1

Cycle : 12 Stage : MEM

Instruction :add x0,x7,x10
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  7
Rs2:  0
Rd: 10
Pc: 0x0000015c
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0

Cycle : 12 Stage : WB

Instruction :add x7,x6,x7
MemOp: MEM_NOP
AluOp: ALU_ADD
Format: R_FORMAT
Imm:           0
Rs1:  6
Rs2:  7
Rd:  7
Pc: 0x00000158
Rs1 data: 0x00000000
Rs2 data: 0x00000000
Rd data: 0x          0
RF: 0


 ---------------------------------------------------- 

$finish called from file "core_top.sv", line 96.
$finish at simulation time                  450
Simulation complete, time is 450.
core_top.sv, 96 :         $finish;
           V C S   S i m u l a t i o n   R e p o r t 
Time: 450
CPU Time:      0.380 seconds;       Data structure size:   0.0Mb
Sun Jun  9 16:56:49 2024
srcDeselectAll -win $_nTrace1
srcSelect -signal "ex_bus_o" -line 46 -pos 1 -win $_nTrace1
srcAddSelectedToWave -clipboard -win $_nTrace1
wvDrop -win $_nWave3
wvUnknownSaveResult -win $_nWave3 -clear
srcDeselectAll -win $_nTrace1
srcDeselectAll -win $_nTrace1
srcDeselectAll -win $_nTrace1
srcSelect -signal "ex_bus" -line 46 -pos 1 -win $_nTrace1
srcAddSelectedToWave -clipboard -win $_nTrace1
wvDrop -win $_nWave3
wvUnknownSaveResult -win $_nWave3 -clear
debExit
