{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770551729072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770551729072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb  8 19:55:28 2026 " "Processing started: Sun Feb  8 19:55:28 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770551729072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1770551729072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Memory -c Memory --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1770551729073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1770551729320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1770551729320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM44S.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM44S.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM44S-rtl " "Found design unit 1: RAM44S-rtl" {  } { { "RAM44S.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/RAM44S.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735819 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM44S " "Found entity 1: RAM44S" {  } { { "RAM44S.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/RAM44S.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551735819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM44_RW.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM44_RW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM44_RW-rtl " "Found design unit 1: ROM44_RW-rtl" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735819 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM44_RW " "Found entity 1: ROM44_RW" {  } { { "ROM44_RW.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_RW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551735819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM44_CLK.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM44_CLK.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM44_CLK-rtl " "Found design unit 1: ROM44_CLK-rtl" {  } { { "ROM44_CLK.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_CLK.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM44_CLK " "Found entity 1: ROM44_CLK" {  } { { "ROM44_CLK.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44_CLK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551735820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM44.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM44.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM44-rtl " "Found design unit 1: ROM44-rtl" {  } { { "ROM44.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735820 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM44 " "Found entity 1: ROM44" {  } { { "ROM44.vhd" "" { Text "/home/rissun57/Desktop/FPGA/VHDL/Memory/ROM44.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770551735820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1770551735820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM44S " "Elaborating entity \"RAM44S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1770551735873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770551735951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb  8 19:55:35 2026 " "Processing ended: Sun Feb  8 19:55:35 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770551735951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770551735951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770551735951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1770551735951 ""}
