# Design and Implementation of Combinational Logic Based Electronic Buzzer Circuit using CMOS
This repository contains the design for a CMOS digital combinational logic based electronic buzzer circuit that selects the output basedon  the relative time of application of input, implemented using Synopsys Custom Compiler on 28nm CMOS technology


# Table of Contents
   * [Abstract](#abstract)
  * [Reference Circuit Details](#reference-circuit-details)
  * [Reference Circuit Diagram](#reference-circuit-diagram)
  * [Reference Circuit Waveforms](#reference-circuit-waveforms)
- [Simulation in Synopsys](#simulation-in-synopsys)
  * [Schematic](#schematic)
  * [Symbol](#symbol)
  * [Parameters set for Voltage Source for inputs](#parameters-set-for-voltage-source-for-inputs)
  * [Parameters set for DC Voltage Source for VDD](#parameters-set-for-dc-voltage-source-for-vdd)  
  * [Transient Settings](#transient-settings)
  * [Netlist](#netlist)
  * [Output Waveforms](#output-waveforms)
  * [Explanation for Observed Waveforms](#explanation-for-observed-waveforms)
  * [Conclusion](#conclusion)
  * [Acknowledgement](#acknowledgement)
  * [References](#references)


## Abstract

Design for a CMOS digital combinational logicbased electronic buzzer circuit that selects the output based
on the relative time of application of input. There are three
independent digital input points, corresponding to which there
are three outputs. The output corresponding to the first applied
input becomes high from an initial low state and remains stable
at that state, unaffected by any change in input signals from the
other two input points. The output returns to its initial low state
only when the first input signal is removed. The circuit is purely
combinational as the outputs are independent of any clock signal. 

## Reference Circuit Details

The electronic buzzer circuit selects the output corresponding to the the input applied first. The other two inputs become
don’t cares, and do not affect the output until the first input
signal becomes low again. The proposed circuit utilizes the
properties of ’D-type Latch’, also called transparent latch,
without using the enable. The latch circuit composed of NOR
gates and NOT gates, is slightly modified to meet the design
requirements.
Fig. 3 represents the digital combinational logic design of
the circuit using NOR and NOT gates. Fig. 1 and Fig. 2
represent the NOR and NOT gates using CMOS circuit which
is comprised of two parts - the pull-up lattice composed of
PMOS circuit and the pull-down lattice composed of NMOS
circuit. PMOS circuit is connected to supply voltage VDD
and NMOS circuit is connected to Ground terminal. Fig. 4
represents the various output waveforms. The inputs are taken
as A, B and C with outputs as Q1, Q2 and Q3 corresponding
to the respective inputs.
Q1 = (A’+QA+B+C)’,
Q2 = (B’+QB+A+C)’,
Q3 = (C’+QC+A+B)’ 

## Reference Circuit Diagram
<p align="center">
<img src="Schematic_2.jpg"></br>
  Fig. 1:  Reference Combinational logic circuit design.
 <p align="center">
 <img src="NOT gate_2.jpg"></br>
  Fig. 2:  CMOS 2 input NOT Gate
 <p align="center">
 <img src="Nor gate_2.jpg"></br>
  Fig. 3:  CMOS 4 input NOR Gate
</p>

## Reference Circuit Waveforms
<p align="center">
<img src="Waveform-2_2 (1).jpg"></br>
  Fig. 4:  Waveforms
</p>

# Simulation in Synopsys
## Schematic
![image](https://user-images.githubusercontent.com/70422874/155391860-09e912b9-d88d-4d67-84d0-2c48db04792c.png)
![image](https://user-images.githubusercontent.com/70422874/155391899-e737577b-1376-4b99-b56b-191fa76d165d.png)
![image](https://user-images.githubusercontent.com/70422874/155391928-f8b38e8e-c9b8-483f-bfff-9768b1a72945.png)
![image](https://user-images.githubusercontent.com/70422874/155391951-03807fd0-1c96-4018-b764-8a64a092ea3c.png)
![image](https://user-images.githubusercontent.com/70422874/155391987-0478fb2c-e091-466d-abb0-db9cc0abdf14.png)
![image](https://user-images.githubusercontent.com/70422874/155392010-a5aee987-be9b-4e9a-8958-be236835d81d.png)


  Figs. 5(i), (ii), (iii), (iv), (v), (vi): Final simulated circuit.
</p>
Note: To make the circuit symbols more understandable, the magnified images of the symbols(along with their internal designs) have been provided alongside the actual design.


## Symbol
  
![image](https://user-images.githubusercontent.com/70422874/155395211-46a552b1-bb5b-46b6-8c6b-2f2644efc1c9.png)

   Fig. 6(i): NOR_2 symbol   


![image](https://user-images.githubusercontent.com/70422874/155393369-71c9335b-19d2-4000-ae9c-e6aefe08ab2a.png)

   Fig. 6(ii): NOR_2 schematic
   
   
 ![image](https://user-images.githubusercontent.com/70422874/155395532-ce04e960-efd8-4d69-885d-67d11b43cca7.png)

    Fig. 7(i): NOT_2 symbol  
   
![image](https://user-images.githubusercontent.com/70422874/155393400-51ab7b79-6a65-4160-892d-a8d0ca3e5332.png)

    Fig. 7(ii): NOT_2 schematic
        
![image](https://user-images.githubusercontent.com/70422874/155396013-98aaf6d4-464b-4163-82ce-7be0ba5ab453.png)

 Fig. 8(i): NOR_4 symbol
    
![image](https://user-images.githubusercontent.com/70422874/155395881-4531da61-646d-4454-8788-574b423e16e3.png)
    <p align="center">
Fig. 8(ii): NOR_4 schematic
    
    
  </p>
Note: To make the CMOS Level circuit more compatible and Industry ready a Symbol reference has been created. So, it makes easy whenever a testbench of different Parameters needs to be tested.

## Parameters set for Voltage Source for inputs
![image](https://user-images.githubusercontent.com/70422874/155529254-db5e778c-b6bd-4893-af09-7475bd618c08.png)

 <p align="center">
  Fig. 9(i): Voltage Source Input at A.
  </p>
  
![image](https://user-images.githubusercontent.com/70422874/155529693-ed483e7a-fcf7-4794-b17a-9611bb446921.png)

<p align="center">
  Fig. 9(ii): Voltage Source Input at B.
  </p>

![image](https://user-images.githubusercontent.com/70422874/155529889-582dc467-1f8b-4902-99d1-e5e588a26865.png)
<p align="center">
Fig. 9(iii): Voltage Source Input at C.  

</p>

## Parameters set for DC Voltage Source for VDD
![image](https://user-images.githubusercontent.com/70422874/155530830-8109a26c-d14d-4e33-a19b-5f666a7b59ce.png)
<p align="center">
  Fig. 10: VDD Supply voltage
</p>


## Transient Settings
![image](https://user-images.githubusercontent.com/70422874/155531098-e85de0da-2f43-40a4-bc41-49c69e29d961.png)
<p align="center">
  Fig. 11: The Transient Analysis Inputs run at 1us step with stop time 100us 
</p>

## Netlist
```
*  Generated for: PrimeSim
*  Design library name: my_design
*  Design cell name: design
*  Design view name: schematic
.lib 'saed32nm.lib' TT

*Custom Compiler Version S-2021.09
*Wed Feb 23 19:46:53 2022

.global gnd!
********************************************************************************
* Library          : my_design
* Cell             : NOR_2
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
.subckt nor_2 net2 net9 net12 net16 net27
xm5 net31 net27 net9 net31 p105 w=0.654u l=0.03u nf=1 m=1
xm0 net31 net12 net2 net2 p105 w=0.654u l=0.03u nf=1 m=1
xm4 net16 net27 net9 net16 n105 w=0.518u l=0.03u nf=1 m=1
xm2 net9 net12 net16 net16 n105 w=0.518u l=0.03u nf=1 m=1
.ends nor_2

********************************************************************************
* Library          : my_design
* Cell             : NOR_4_1
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
.subckt nor_4_1 net4 net5 net14 net15 net18 net21 net22
xi4 net18 net21 net48 net22 net53 nor_2
xi3 net18 net53 net51 net22 net51 nor_2
xi2 net18 net51 net14 net22 net15 nor_2
xi1 net18 net48 net50 net22 net50 nor_2
xi0 net18 net50 net4 net22 net5 nor_2
.ends nor_4_1

********************************************************************************
* Library          : my_design
* Cell             : NOT_2
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
.subckt not_2 net9 net12 net13 net14
xm1 net9 net14 net13 net9 n105 w=0.518u l=0.03u nf=1 m=1
xm2 net13 net14 net12 net12 p105 w=1.06u l=0.03u nf=1 m=1
.ends not_2

********************************************************************************
* Library          : my_design
* Cell             : design
* View             : schematic
* View Search List : hspice hspiceD schematic spice veriloga
* View Stop List   : hspice hspiceD
********************************************************************************
xi4 net70 net50 net84 net71 net81 net25 gnd! nor_4_1
xi3 net46 net84 net25 net24 net81 net50 gnd! nor_4_1
xi0 net42 net50 net8 net25 net81 net84 gnd! nor_4_1
xi5 net81 net71 net25 gnd! net74 nor_2
xi2 net81 net24 net50 gnd! net49 nor_2
xi1 net81 net8 net84 gnd! net85 nor_2
xi9 gnd! net81 net70 net74 not_2
xi7 gnd! net81 net42 net85 not_2
xi8 gnd! net81 net46 net49 not_2
v10 net81 gnd! dc=1.2
c15 net84 gnd! c=1p
c14 net25 gnd! c=1p
c13 net50 gnd! c=1p
v23 net49 gnd! dc=0 pat ( 1.2 0 0 0.1u 0.1u 5u b001001110010 )
v22 net85 gnd! dc=0 pat ( 1.2 0 0 0.1u 0.1u 5u b011100100010 )
v24 net74 gnd! dc=0 pat ( 1.2 0 0 0.1u 0.1u 5u b000100100111 )








.tran '1u' '100u' name=tran

.option primesim_remove_probe_prefix = 0
.probe v(*) i(*) level=1
.probe tran v(net25) v(net49) v(net50) v(net74) v(net84) v(net85)

.temp 25



.option primesim_output=wdf


.option parhier = LOCAL






.end

```
## Output Waveforms
![image](https://user-images.githubusercontent.com/70422874/155396831-0b9b3acf-57ae-49d3-a4c5-2b237eda43e1.png)

  Fig. 12: Required Simulation Waveforms 
  
  Note: The 1st 3 waveforms are the inputs A, B, and C respectively, while the last 3 are the outputs Q1, Q2, and Q3 respectively, which is same as depicted in above hand-drawn wavform.
</p>

## Explanation for Observed Waveforms


## Conclusion
Thus, the observed output waveforms match perfectly with our hand drawn output waveforms, for the required set of inputs. Hence, our required design for CMOS digital combinational logic based electronic buzzer circuit that selects the output based on  the relative time of application of input, has been implemented and verified using Synopsys Custom Compiler on 28nm CMOS technology


## Acknowledgement
1. Kunal Ghosh, Co-founder, VSD Corp. Pvt. Ltd. - kunalpghosh@gmail.com
2. Chinmay panda, IIT Hyderabad
3. Sameer Durgoji, NIT Karnataka
4. Synopsys Team/Company
5. https://www.iith.ac.in/events/2022/02/15/Cloud-Based-Analog-IC-Design-Hackathon/

## References
[1] Balraj Singh, Mukesh Kumar, and J. S. Ubhi, “Analysis of CMOS based
NAND and NOR Gates at 45mm Technology”, IJEECS, ISSN 2348-
117X, Volume 6, Issue 4, April 2017.
[2] Sudhakar Alluri1, Uma Umaheshwar, B. Rajendra Naik and
N.S.S.Reddy, “Design and Performance Analysis of VLSI Circuits in
180nm Technology”, IJCRT, ISSN: 2320-2882, Volume 6, Issue 2 April
2018



