#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Oct 28 14:11:14 2024
# Process ID: 10276
# Current directory: C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21572 C:\Users\eayal\OneDrive\Desktop\CSM152A_repo\CSM152A\lab2\lab2.xpr
# Log file: C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/vivado.log
# Journal file: C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.xpr
INFO: [Project 1-313] Project file moved from 'D:/lab2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/fpcvt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPCVT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/count_leading_zeros.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_leading_zeros
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/extract_leading_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract_leading_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/rounding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rounding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sources_1/new/sign_magnitude_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_magnitude_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9cbf1601705e405ab9e39a392854005a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sign_magnitude_converter
Compiling module xil_defaultlib.count_leading_zeros
Compiling module xil_defaultlib.extract_leading_bits
Compiling module xil_defaultlib.rounding
Compiling module xil_defaultlib.FPCVT
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/eayal/OneDrive/Desktop/CSM152A_repo/CSM152A/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 929.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 14:12:23 2024...
