{
  "module_name": "isp2400_input_system_local.h",
  "hash_id": "60d81d4a4c6e9c81012f51226f0e8c1140df136df85bd01ce30f4e74fbf247d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/media/atomisp/pci/isp2400_input_system_local.h",
  "human_readable_source": " \n \n\n#ifndef __INPUT_SYSTEM_LOCAL_H_INCLUDED__\n#define __INPUT_SYSTEM_LOCAL_H_INCLUDED__\n\n#include \"input_system_defs.h\"\t\t \n\n \n#include \"css_receiver_2400_defs.h\"\n\n#include \"isp_capture_defs.h\"\n\n#include \"isp_acquisition_defs.h\"\n#include \"input_system_ctrl_defs.h\"\n\nstruct target_cfg2400_s {\n\tinput_switch_cfg_channel_t\t\tinput_switch_channel_cfg;\n\ttarget_isp_cfg_t\ttarget_isp_cfg;\n\ttarget_sp_cfg_t\t\ttarget_sp_cfg;\n\ttarget_strm2mem_cfg_t\ttarget_strm2mem_cfg;\n};\n\n\nstruct channel_cfg_s {\n\tu32\t\tch_id;\n\tbackend_channel_cfg_t\tbackend_ch;\n\tinput_system_source_t\tsource_type;\n\tsource_cfg_t\t\tsource_cfg;\n\ttarget_cfg2400_t\ttarget_cfg;\n};\n\n\nstruct input_system_cfg2400_s {\n\tinput_system_source_t source_type;\n\tinput_system_config_flags_t\tsource_type_flags;\n\t\n\tinput_system_config_flags_t\tch_flags[N_CHANNELS];\n\t\n\tcsi_cfg_t\t\t\tcsi_value[N_CSI_PORTS];\n\tinput_system_config_flags_t\tcsi_flags[N_CSI_PORTS];\n\n\t\n\t\n\tisp2400_ib_buffer_t\t\t\tcsi_buffer[N_CSI_PORTS];\n\tinput_system_config_flags_t\tcsi_buffer_flags[N_CSI_PORTS];\n\tisp2400_ib_buffer_t\t\t\tacquisition_buffer_unique;\n\tinput_system_config_flags_t\tacquisition_buffer_unique_flags;\n\tu32\t\t\tunallocated_ib_mem_words; \n\t\n\n\tinput_system_connection_t\t\tmulticast[N_CSI_PORTS];\n\tinput_system_multiplex_t\t\tmultiplexer;\n\tinput_system_config_flags_t\t\tmultiplexer_flags;\n\n\ttpg_cfg_t\t\t\ttpg_value;\n\tinput_system_config_flags_t\ttpg_flags;\n\tprbs_cfg_t\t\t\tprbs_value;\n\tinput_system_config_flags_t\tprbs_flags;\n\tgpfifo_cfg_t\t\tgpfifo_value;\n\tinput_system_config_flags_t\tgpfifo_flags;\n\n\tinput_switch_cfg_t\t\tinput_switch_cfg;\n\n\ttarget_isp_cfg_t\t\ttarget_isp[N_CHANNELS];\n\tinput_system_config_flags_t\ttarget_isp_flags[N_CHANNELS];\n\ttarget_sp_cfg_t\t\t\ttarget_sp[N_CHANNELS];\n\tinput_system_config_flags_t\ttarget_sp_flags[N_CHANNELS];\n\ttarget_strm2mem_cfg_t\ttarget_strm2mem[N_CHANNELS];\n\tinput_system_config_flags_t\ttarget_strm2mem_flags[N_CHANNELS];\n\n\tinput_system_config_flags_t\t\tsession_flags;\n\n};\n\n \n#define _HRT_CSS_RECEIVER_DEVICE_READY_REG_IDX\t\t\t_HRT_CSS_RECEIVER_2400_DEVICE_READY_REG_IDX\n#define _HRT_CSS_RECEIVER_IRQ_STATUS_REG_IDX\t\t\t_HRT_CSS_RECEIVER_2400_IRQ_STATUS_REG_IDX\n#define _HRT_CSS_RECEIVER_IRQ_ENABLE_REG_IDX\t\t\t_HRT_CSS_RECEIVER_2400_IRQ_ENABLE_REG_IDX\n#define _HRT_CSS_RECEIVER_TIMEOUT_COUNT_REG_IDX\t\t    _HRT_CSS_RECEIVER_2400_CSI2_FUNC_PROG_REG_IDX\n#define _HRT_CSS_RECEIVER_INIT_COUNT_REG_IDX\t\t\t_HRT_CSS_RECEIVER_2400_INIT_COUNT_REG_IDX\n \n#define _HRT_CSS_RECEIVER_RAW16_18_DATAID_REG_IDX       _HRT_CSS_RECEIVER_2400_RAW16_18_DATAID_REG_IDX\n#define _HRT_CSS_RECEIVER_SYNC_COUNT_REG_IDX            _HRT_CSS_RECEIVER_2400_SYNC_COUNT_REG_IDX\n#define _HRT_CSS_RECEIVER_RX_COUNT_REG_IDX              _HRT_CSS_RECEIVER_2400_RX_COUNT_REG_IDX\n\n \n \n#define _HRT_CSS_RECEIVER_FS_TO_LS_DELAY_REG_IDX        _HRT_CSS_RECEIVER_2400_FS_TO_LS_DELAY_REG_IDX\n#define _HRT_CSS_RECEIVER_LS_TO_DATA_DELAY_REG_IDX      _HRT_CSS_RECEIVER_2400_LS_TO_DATA_DELAY_REG_IDX\n#define _HRT_CSS_RECEIVER_DATA_TO_LE_DELAY_REG_IDX      _HRT_CSS_RECEIVER_2400_DATA_TO_LE_DELAY_REG_IDX\n#define _HRT_CSS_RECEIVER_LE_TO_FE_DELAY_REG_IDX        _HRT_CSS_RECEIVER_2400_LE_TO_FE_DELAY_REG_IDX\n#define _HRT_CSS_RECEIVER_FE_TO_FS_DELAY_REG_IDX        _HRT_CSS_RECEIVER_2400_FE_TO_FS_DELAY_REG_IDX\n#define _HRT_CSS_RECEIVER_LE_TO_LS_DELAY_REG_IDX        _HRT_CSS_RECEIVER_2400_LE_TO_LS_DELAY_REG_IDX\n#define _HRT_CSS_RECEIVER_TWO_PIXEL_EN_REG_IDX\t\t\t_HRT_CSS_RECEIVER_2400_TWO_PIXEL_EN_REG_IDX\n#define _HRT_CSS_RECEIVER_BACKEND_RST_REG_IDX           _HRT_CSS_RECEIVER_2400_BACKEND_RST_REG_IDX\n#define _HRT_CSS_RECEIVER_RAW18_REG_IDX                 _HRT_CSS_RECEIVER_2400_RAW18_REG_IDX\n#define _HRT_CSS_RECEIVER_FORCE_RAW8_REG_IDX            _HRT_CSS_RECEIVER_2400_FORCE_RAW8_REG_IDX\n#define _HRT_CSS_RECEIVER_RAW16_REG_IDX                 _HRT_CSS_RECEIVER_2400_RAW16_REG_IDX\n\n \n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC0_REG0_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC0_REG0_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC0_REG1_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC0_REG1_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC1_REG0_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC1_REG0_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC1_REG1_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC1_REG1_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC2_REG0_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC2_REG0_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC2_REG1_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC2_REG1_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC3_REG0_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC3_REG0_IDX\n#define _HRT_CSS_RECEIVER_COMP_SCHEME_VC3_REG1_IDX\t\t_HRT_CSS_RECEIVER_2400_COMP_SCHEME_VC3_REG1_IDX\n\n \n#define _HRT_CSS_BE_OFFSET                              448\n#define _HRT_CSS_RECEIVER_BE_GSP_ACC_OVL_REG_IDX        (_HRT_CSS_RECEIVER_2400_BE_GSP_ACC_OVL_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_SRST_REG_IDX               (_HRT_CSS_RECEIVER_2400_BE_SRST_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_TWO_PPC_REG_IDX            (_HRT_CSS_RECEIVER_2400_BE_TWO_PPC_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_COMP_FORMAT_REG0_IDX       (_HRT_CSS_RECEIVER_2400_BE_COMP_FORMAT_REG0_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_COMP_FORMAT_REG1_IDX       (_HRT_CSS_RECEIVER_2400_BE_COMP_FORMAT_REG1_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_COMP_FORMAT_REG2_IDX       (_HRT_CSS_RECEIVER_2400_BE_COMP_FORMAT_REG2_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_COMP_FORMAT_REG3_IDX       (_HRT_CSS_RECEIVER_2400_BE_COMP_FORMAT_REG3_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_SEL_REG_IDX                (_HRT_CSS_RECEIVER_2400_BE_SEL_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_RAW16_CONFIG_REG_IDX       (_HRT_CSS_RECEIVER_2400_BE_RAW16_CONFIG_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_RAW18_CONFIG_REG_IDX       (_HRT_CSS_RECEIVER_2400_BE_RAW18_CONFIG_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_FORCE_RAW8_REG_IDX         (_HRT_CSS_RECEIVER_2400_BE_FORCE_RAW8_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_IRQ_STATUS_REG_IDX         (_HRT_CSS_RECEIVER_2400_BE_IRQ_STATUS_REG_IDX + _HRT_CSS_BE_OFFSET)\n#define _HRT_CSS_RECEIVER_BE_IRQ_CLEAR_REG_IDX          (_HRT_CSS_RECEIVER_2400_BE_IRQ_CLEAR_REG_IDX + _HRT_CSS_BE_OFFSET)\n\n#define _HRT_CSS_RECEIVER_IRQ_OVERRUN_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_OVERRUN_BIT\n#define _HRT_CSS_RECEIVER_IRQ_INIT_TIMEOUT_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_RESERVED_BIT\n#define _HRT_CSS_RECEIVER_IRQ_SLEEP_MODE_ENTRY_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_SLEEP_MODE_ENTRY_BIT\n#define _HRT_CSS_RECEIVER_IRQ_SLEEP_MODE_EXIT_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_SLEEP_MODE_EXIT_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_SOT_HS_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_SOT_HS_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_SOT_SYNC_HS_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_SOT_SYNC_HS_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_CONTROL_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_CONTROL_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_ECC_DOUBLE_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_ECC_DOUBLE_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_ECC_CORRECTED_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_ECC_CORRECTED_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_ECC_NO_CORRECTION_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_ECC_NO_CORRECTION_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_CRC_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_CRC_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_ID_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_ID_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_FRAME_SYNC_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_FRAME_SYNC_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_FRAME_DATA_BIT\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_FRAME_DATA_BIT\n#define _HRT_CSS_RECEIVER_IRQ_DATA_TIMEOUT_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_DATA_TIMEOUT_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_ESCAPE_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_ESCAPE_BIT\n#define _HRT_CSS_RECEIVER_IRQ_ERR_LINE_SYNC_BIT\t\t_HRT_CSS_RECEIVER_2400_IRQ_ERR_LINE_SYNC_BIT\n\n#define _HRT_CSS_RECEIVER_FUNC_PROG_REG_IDX\t\t_HRT_CSS_RECEIVER_2400_CSI2_FUNC_PROG_REG_IDX\n#define\t_HRT_CSS_RECEIVER_DATA_TIMEOUT_IDX\t\t_HRT_CSS_RECEIVER_2400_CSI2_DATA_TIMEOUT_IDX\n#define\t_HRT_CSS_RECEIVER_DATA_TIMEOUT_BITS\t\t_HRT_CSS_RECEIVER_2400_CSI2_DATA_TIMEOUT_BITS\n\ntypedef struct capture_unit_state_s\tcapture_unit_state_t;\ntypedef struct acquisition_unit_state_s\tacquisition_unit_state_t;\ntypedef struct ctrl_unit_state_s\tctrl_unit_state_t;\n\ntypedef enum {\n\tMIPI_FORMAT_RGB888 = 0,\n\tMIPI_FORMAT_RGB555,\n\tMIPI_FORMAT_RGB444,\n\tMIPI_FORMAT_RGB565,\n\tMIPI_FORMAT_RGB666,\n\tMIPI_FORMAT_RAW8,\t\t \n\tMIPI_FORMAT_RAW10,\n\tMIPI_FORMAT_RAW6,\n\tMIPI_FORMAT_RAW7,\n\tMIPI_FORMAT_RAW12,\n\tMIPI_FORMAT_RAW14,\t\t \n\tMIPI_FORMAT_YUV420_8,\n\tMIPI_FORMAT_YUV420_10,\n\tMIPI_FORMAT_YUV422_8,\n\tMIPI_FORMAT_YUV422_10,\n\tMIPI_FORMAT_CUSTOM0,\t \n\tMIPI_FORMAT_YUV420_8_LEGACY,\n\tMIPI_FORMAT_EMBEDDED,\n\tMIPI_FORMAT_CUSTOM1,\n\tMIPI_FORMAT_CUSTOM2,\n\tMIPI_FORMAT_CUSTOM3,\t \n\tMIPI_FORMAT_CUSTOM4,\n\tMIPI_FORMAT_CUSTOM5,\n\tMIPI_FORMAT_CUSTOM6,\n\tMIPI_FORMAT_CUSTOM7,\n\tMIPI_FORMAT_YUV420_8_SHIFT,\t \n\tMIPI_FORMAT_YUV420_10_SHIFT,\n\tMIPI_FORMAT_RAW16,\n\tMIPI_FORMAT_RAW18,\n\tN_MIPI_FORMAT,\n} mipi_format_t;\n\n#define MIPI_FORMAT_JPEG\t\tMIPI_FORMAT_CUSTOM0\n#define MIPI_FORMAT_BINARY_8\tMIPI_FORMAT_CUSTOM0\n#define N_MIPI_FORMAT_CUSTOM\t8\n\n \n#define\tN_MIPI_COMPRESSOR_CONTEXT\t(N_RX_CHANNEL_ID * N_MIPI_FORMAT_CUSTOM)\n\ntypedef enum {\n\tRX_IRQ_INFO_BUFFER_OVERRUN   = 1UL << _HRT_CSS_RECEIVER_IRQ_OVERRUN_BIT,\n\tRX_IRQ_INFO_INIT_TIMEOUT     = 1UL << _HRT_CSS_RECEIVER_IRQ_INIT_TIMEOUT_BIT,\n\tRX_IRQ_INFO_ENTER_SLEEP_MODE = 1UL << _HRT_CSS_RECEIVER_IRQ_SLEEP_MODE_ENTRY_BIT,\n\tRX_IRQ_INFO_EXIT_SLEEP_MODE  = 1UL << _HRT_CSS_RECEIVER_IRQ_SLEEP_MODE_EXIT_BIT,\n\tRX_IRQ_INFO_ECC_CORRECTED    = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_ECC_CORRECTED_BIT,\n\tRX_IRQ_INFO_ERR_SOT          = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_SOT_HS_BIT,\n\tRX_IRQ_INFO_ERR_SOT_SYNC     = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_SOT_SYNC_HS_BIT,\n\tRX_IRQ_INFO_ERR_CONTROL      = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_CONTROL_BIT,\n\tRX_IRQ_INFO_ERR_ECC_DOUBLE   = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_ECC_DOUBLE_BIT,\n\t \n\tRX_IRQ_INFO_ERR_CRC          = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_CRC_BIT,\n\tRX_IRQ_INFO_ERR_UNKNOWN_ID   = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_ID_BIT,\n\tRX_IRQ_INFO_ERR_FRAME_SYNC   = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_FRAME_SYNC_BIT,\n\tRX_IRQ_INFO_ERR_FRAME_DATA   = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_FRAME_DATA_BIT,\n\tRX_IRQ_INFO_ERR_DATA_TIMEOUT = 1UL << _HRT_CSS_RECEIVER_IRQ_DATA_TIMEOUT_BIT,\n\tRX_IRQ_INFO_ERR_UNKNOWN_ESC  = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_ESCAPE_BIT,\n\tRX_IRQ_INFO_ERR_LINE_SYNC    = 1UL << _HRT_CSS_RECEIVER_IRQ_ERR_LINE_SYNC_BIT,\n}  rx_irq_info_t;\n\n \nstatic const hrt_address __maybe_unused MIPI_PORT_OFFSET[N_MIPI_PORT_ID] = {\n\t0x00000000UL,\n\t0x00000100UL,\n\t0x00000200UL\n};\n\nstatic const hrt_address __maybe_unused SUB_SYSTEM_OFFSET[N_SUB_SYSTEM_ID] = {\n\t0x00001000UL,\n\t0x00002000UL,\n\t0x00003000UL,\n\t0x00004000UL,\n\t0x00005000UL,\n\t0x00009000UL,\n\t0x0000A000UL,\n\t0x0000B000UL,\n\t0x0000C000UL\n};\n\nstruct capture_unit_state_s {\n\tint\tPacket_Length;\n\tint\tReceived_Length;\n\tint\tReceived_Short_Packets;\n\tint\tReceived_Long_Packets;\n\tint\tLast_Command;\n\tint\tNext_Command;\n\tint\tLast_Acknowledge;\n\tint\tNext_Acknowledge;\n\tint\tFSM_State_Info;\n\tint\tStartMode;\n\tint\tStart_Addr;\n\tint\tMem_Region_Size;\n\tint\tNum_Mem_Regions;\n\t \n};\n\nstruct acquisition_unit_state_s {\n\t \n\tint\tReceived_Short_Packets;\n\tint\tReceived_Long_Packets;\n\tint\tLast_Command;\n\tint\tNext_Command;\n\tint\tLast_Acknowledge;\n\tint\tNext_Acknowledge;\n\tint\tFSM_State_Info;\n\tint\tInt_Cntr_Info;\n\tint\tStart_Addr;\n\tint\tMem_Region_Size;\n\tint\tNum_Mem_Regions;\n};\n\nstruct ctrl_unit_state_s {\n\tint\tlast_cmd;\n\tint\tnext_cmd;\n\tint\tlast_ack;\n\tint\tnext_ack;\n\tint\ttop_fsm_state;\n\tint\tcaptA_fsm_state;\n\tint\tcaptB_fsm_state;\n\tint\tcaptC_fsm_state;\n\tint\tacq_fsm_state;\n\tint\tcaptA_start_addr;\n\tint\tcaptB_start_addr;\n\tint\tcaptC_start_addr;\n\tint\tcaptA_mem_region_size;\n\tint\tcaptB_mem_region_size;\n\tint\tcaptC_mem_region_size;\n\tint\tcaptA_num_mem_regions;\n\tint\tcaptB_num_mem_regions;\n\tint\tcaptC_num_mem_regions;\n\tint\tacq_start_addr;\n\tint\tacq_mem_region_size;\n\tint\tacq_num_mem_regions;\n\t \n\tint\tcapt_reserve_one_mem_region;\n};\n\nstruct input_system_state_s {\n\tint\tstr_multicastA_sel;\n\tint\tstr_multicastB_sel;\n\tint\tstr_multicastC_sel;\n\tint\tstr_mux_sel;\n\tint\tstr_mon_status;\n\tint\tstr_mon_irq_cond;\n\tint\tstr_mon_irq_en;\n\tint\tisys_srst;\n\tint\tisys_slv_reg_srst;\n\tint\tstr_deint_portA_cnt;\n\tint\tstr_deint_portB_cnt;\n\tstruct capture_unit_state_s\t\tcapture_unit[N_CAPTURE_UNIT_ID];\n\tstruct acquisition_unit_state_s\tacquisition_unit[N_ACQUISITION_UNIT_ID];\n\tstruct ctrl_unit_state_s\t\tctrl_unit_state[N_CTRL_UNIT_ID];\n};\n\nstruct mipi_port_state_s {\n\tint\tdevice_ready;\n\tint\tirq_status;\n\tint\tirq_enable;\n\tu32\ttimeout_count;\n\tu16\tinit_count;\n\tu16\traw16_18;\n\tu32\tsync_count;\t\t \n\tu32\trx_count;\t\t \n\tu8\t\tlane_sync_count[MIPI_4LANE_CFG];\n\tu8\t\tlane_rx_count[MIPI_4LANE_CFG];\n};\n\nstruct rx_channel_state_s {\n\tu32\tcomp_scheme0;\n\tu32\tcomp_scheme1;\n\tmipi_predictor_t\t\tpred[N_MIPI_FORMAT_CUSTOM];\n\tmipi_compressor_t\t\tcomp[N_MIPI_FORMAT_CUSTOM];\n};\n\nstruct receiver_state_s {\n\tu8\tfs_to_ls_delay;\n\tu8\tls_to_data_delay;\n\tu8\tdata_to_le_delay;\n\tu8\tle_to_fe_delay;\n\tu8\tfe_to_fs_delay;\n\tu8\tle_to_fs_delay;\n\tbool\tis_two_ppc;\n\tint\tbackend_rst;\n\tu16\traw18;\n\tbool\t\tforce_raw8;\n\tu16\traw16;\n\tstruct mipi_port_state_s\tmipi_port_state[N_MIPI_PORT_ID];\n\tstruct rx_channel_state_s\trx_channel_state[N_RX_CHANNEL_ID];\n\tint\tbe_gsp_acc_ovl;\n\tint\tbe_srst;\n\tint\tbe_is_two_ppc;\n\tint\tbe_comp_format0;\n\tint\tbe_comp_format1;\n\tint\tbe_comp_format2;\n\tint\tbe_comp_format3;\n\tint\tbe_sel;\n\tint\tbe_raw16_config;\n\tint\tbe_raw18_config;\n\tint\tbe_force_raw8;\n\tint\tbe_irq_status;\n\tint\tbe_irq_clear;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}