strict digraph "" {
	node [label="\N"];
	"Leaf_1774:AL"	 [def_var="['read_address']",
		label="Leaf_1774:AL"];
	"1775:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6bb5390>",
		fillcolor=turquoise,
		label="1775:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1776:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6bb5c90>",
		fillcolor=springgreen,
		label="1776:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1775:BL" -> "1776:IF"	 [cond="[]",
		lineno=None];
	"1779:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6bb5c10>",
		fillcolor=cadetblue,
		label="1779:BS
read_address = rd_pointer + (addr - 6'd20);",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6bb5c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"1776:IF" -> "1779:BS"	 [cond="['extended_mode']",
		label="!(extended_mode)",
		lineno=1776];
	"1777:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6bb5a50>",
		fillcolor=cadetblue,
		label="1777:BS
read_address = rd_pointer + (addr - 6'd16);",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f44f6bb5a50>]",
		style=filled,
		typ=BlockingSubstitution];
	"1776:IF" -> "1777:BS"	 [cond="['extended_mode']",
		label=extended_mode,
		lineno=1776];
	"1774:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6bb53d0>",
		clk_sens=False,
		fillcolor=gold,
		label="1774:AL",
		sens="['extended_mode', 'rd_pointer', 'addr']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rd_pointer', 'addr', 'extended_mode']"];
	"1774:AL" -> "1775:BL"	 [cond="[]",
		lineno=None];
	"1779:BS" -> "Leaf_1774:AL"	 [cond="[]",
		lineno=None];
	"1777:BS" -> "Leaf_1774:AL"	 [cond="[]",
		lineno=None];
}
