- 👋 Hi, I’m @shawag
- 👀 I’m interested in FPGA,verilog，digital IC design
- 🌱 I’m currently learning RTL2GDS flow， verification method， IP design
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...

<!---
shawag/shawag is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
