{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1742295311067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1742295311068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 18 18:55:10 2025 " "Processing started: Tue Mar 18 18:55:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1742295311068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1742295311068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arch -c arch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arch -c arch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1742295311068 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1742295311548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd " "Found entity 1: hadd" {  } { { "hadd.bdf" "" { Schematic "E:/Project/FPGA/design/hadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fadd " "Found entity 1: fadd" {  } { { "fadd.bdf" "" { Schematic "E:/Project/FPGA/design/fadd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/Project/FPGA/design/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file selector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "E:/Project/FPGA/design/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.bdf" "" { Schematic "E:/Project/FPGA/design/dec2_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel2g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel2g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel2g " "Found entity 1: sel2g" {  } { { "sel2g.bdf" "" { Schematic "E:/Project/FPGA/design/sel2g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel4g.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sel4g.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sel4g " "Found entity 1: sel4g" {  } { { "sel4g.bdf" "" { Schematic "E:/Project/FPGA/design/sel4g.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.bdf" "" { Schematic "E:/Project/FPGA/design/dec3_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.bdf" "" { Schematic "E:/Project/FPGA/design/shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "E:/Project/FPGA/design/reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hadd8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hadd8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hadd8 " "Found entity 1: hadd8" {  } { { "hadd8.bdf" "" { Schematic "E:/Project/FPGA/design/hadd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.bdf" "" { Schematic "E:/Project/FPGA/design/cnt8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_181.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu8_181.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU8_181 " "Found entity 1: ALU8_181" {  } { { "ALU8_181.bdf" "" { Schematic "E:/Project/FPGA/design/ALU8_181.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sh1c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sh1c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sh1c " "Found entity 1: sh1c" {  } { { "sh1c.bdf" "" { Schematic "E:/Project/FPGA/design/sh1c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.bdf" "" { Schematic "E:/Project/FPGA/design/add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file addsub8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 addsub8 " "Found entity 1: addsub8" {  } { { "addsub8.bdf" "" { Schematic "E:/Project/FPGA/design/addsub8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucomb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alucomb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alucomb " "Found entity 1: alucomb" {  } { { "alucomb.bdf" "" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regg " "Found entity 1: regg" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alusys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alusys " "Found entity 1: alusys" {  } { { "alusys.bdf" "" { Schematic "E:/Project/FPGA/design/alusys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1742295311663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1742295311663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alusys " "Elaborating entity \"alusys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1742295311704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regg regg:inst " "Elaborating entity \"regg\" for hierarchy \"regg:inst\"" {  } { { "alusys.bdf" "inst" { Schematic "E:/Project/FPGA/design/alusys.bdf" { { 40 560 720 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF regg:inst\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"regg:inst\|LPM_FF:inst\"" {  } { { "regg.bdf" "inst" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regg:inst\|LPM_FF:inst " "Elaborated megafunction instantiation \"regg:inst\|LPM_FF:inst\"" {  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742295311749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regg:inst\|LPM_FF:inst " "Instantiated megafunction \"regg:inst\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311749 ""}  } { { "regg.bdf" "" { Schematic "E:/Project/FPGA/design/regg.bdf" { { 152 328 504 296 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1742295311749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 dec2_4:24 " "Elaborating entity \"dec2_4\" for hierarchy \"dec2_4:24\"" {  } { { "alusys.bdf" "24" { Schematic "E:/Project/FPGA/design/alusys.bdf" { { 184 360 472 312 "24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucomb alucomb:ALUCOMB " "Elaborating entity \"alucomb\" for hierarchy \"alucomb:ALUCOMB\"" {  } { { "alusys.bdf" "ALUCOMB" { Schematic "E:/Project/FPGA/design/alusys.bdf" { { 24 336 472 152 "ALUCOMB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4g alucomb:ALUCOMB\|sel4g:inst " "Elaborating entity \"sel4g\" for hierarchy \"alucomb:ALUCOMB\|sel4g:inst\"" {  } { { "alucomb.bdf" "inst" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { { 80 792 952 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4 " "Elaborating entity \"sel2g\" for hierarchy \"alucomb:ALUCOMB\|sel4g:inst\|sel2g:inst4\"" {  } { { "sel4g.bdf" "inst4" { Schematic "E:/Project/FPGA/design/sel4g.bdf" { { 232 1056 1216 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub8 alucomb:ALUCOMB\|addsub8:add/sub " "Elaborating entity \"addsub8\" for hierarchy \"alucomb:ALUCOMB\|addsub8:add/sub\"" {  } { { "alucomb.bdf" "add/sub" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { { 40 432 560 168 "add/sub" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2 " "Elaborating entity \"add8\" for hierarchy \"alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\"" {  } { { "addsub8.bdf" "inst2" { Schematic "E:/Project/FPGA/design/addsub8.bdf" { { 48 600 728 144 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1 " "Elaborating entity \"adder\" for hierarchy \"alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\"" {  } { { "add8.bdf" "inst1" { Schematic "E:/Project/FPGA/design/add8.bdf" { { 224 264 392 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadd alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3 " "Elaborating entity \"fadd\" for hierarchy \"alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3\"" {  } { { "adder.bdf" "inst3" { Schematic "E:/Project/FPGA/design/adder.bdf" { { 72 1064 1160 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hadd alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3\|hadd:inst1 " "Elaborating entity \"hadd\" for hierarchy \"alucomb:ALUCOMB\|addsub8:add/sub\|add8:inst2\|adder:inst1\|fadd:inst3\|hadd:inst1\"" {  } { { "fadd.bdf" "inst1" { Schematic "E:/Project/FPGA/design/fadd.bdf" { { 232 600 696 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sh1c alucomb:ALUCOMB\|sh1c:shift " "Elaborating entity \"sh1c\" for hierarchy \"alucomb:ALUCOMB\|sh1c:shift\"" {  } { { "alucomb.bdf" "shift" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { { 168 432 560 264 "shift" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel4g alucomb:ALUCOMB\|sel4g:logic " "Elaborating entity \"sel4g\" for hierarchy \"alucomb:ALUCOMB\|sel4g:logic\"" {  } { { "alucomb.bdf" "logic" { Schematic "E:/Project/FPGA/design/alucomb.bdf" { { 264 432 592 392 "logic" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel2g alucomb:ALUCOMB\|sel4g:logic\|sel2g:inst4 " "Elaborating entity \"sel2g\" for hierarchy \"alucomb:ALUCOMB\|sel4g:logic\|sel2g:inst4\"" {  } { { "sel4g.bdf" "inst4" { Schematic "E:/Project/FPGA/design/sel4g.bdf" { { 232 1056 1216 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1742295311859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1742295313474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1742295313474 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1742295313535 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1742295313535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1742295313535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1742295313535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1742295313564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 18 18:55:13 2025 " "Processing ended: Tue Mar 18 18:55:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1742295313564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1742295313564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1742295313564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1742295313564 ""}
