m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.0
Pdatabus
Z0 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
w1549990467
Z3 dC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/ModelSimTesting
8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/DataBus.vhd
FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/DataBus.vhd
l0
L4
V6k6_EKQRSa<4]7=5PWgg40
!s100 3=dRMT?>Ba04h7N8?<^o<1
Z4 OV;C;10.5b;63
32
Z5 !s110 1550519602
!i10b 1
Z6 !s108 1550519602.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/DataBus.vhd|
!s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/DataBus.vhd|
!i113 1
Z7 o-work work -2002 -explicit
Z8 tExplicit 1 CvgOpt 0
Plcdascii
R2
R1
R0
w1550094249
R3
8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDASCII.vhd
FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDASCII.vhd
l0
L5
VfT<`c<3_UZz0LPkDJdfD@1
!s100 1EhQ;k`hnFgC_eUX1eG`W3
R4
32
Z9 !s110 1550519601
!i10b 1
Z10 !s108 1550519601.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDASCII.vhd|
!s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDASCII.vhd|
!i113 1
R7
R8
Plcdcommunication
R2
R1
R0
w1550008783
R3
8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDCommunication.vhd
FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDCommunication.vhd
l0
L5
V?g7iEGC<7F7OOl^d<M>`Q2
!s100 V0nE`UNMEUIbIfR^9EE1H2
R4
32
R9
!i10b 1
R10
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDCommunication.vhd|
!s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDCommunication.vhd|
!i113 1
R7
R8
Plcdinterrupt
R1
R0
w1550345486
R3
8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDInterrupt.vhd
FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDInterrupt.vhd
l0
L4
VbLJD_]??9@:>2_D6n7En[1
!s100 _l?WGflYd[A[f6=]@@dgN3
R4
32
R9
!i10b 1
R10
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDInterrupt.vhd|
!s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/LCDInterrupt.vhd|
!i113 1
R7
R8
Epwm
Z11 w1550440652
R0
R1
R2
R3
Z12 8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl
Z13 FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl
l0
L6
VbOB:m1@[5iaB_^gc2FKbT2
!s100 RO@`S91P6lSh61Q<]3[nk0
R4
32
R5
!i10b 1
R10
Z14 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl|
Z15 !s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM.vhdl|
!i113 1
R7
R8
Abehavioral
R0
R1
R2
DEx4 work 3 pwm 0 22 bOB:m1@[5iaB_^gc2FKbT2
l22
L17
V`^VQGA9;?ZDlADd]:]ATG3
!s100 hX`2bZgz29L4QXlX>:Q^S3
R4
32
R5
!i10b 1
R10
R14
R15
!i113 1
R7
R8
Epwm_testbench
Z16 w1550435369
R0
R1
R2
R3
Z17 8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM_testbench.vhd
Z18 FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM_testbench.vhd
l0
L6
V7?<;lz7@Cej9mWkCA=WZ12
!s100 cETTBbV;hT8Ec[LQaCRAT0
R4
32
R5
!i10b 1
R6
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM_testbench.vhd|
Z20 !s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/PWM_testbench.vhd|
!i113 1
R7
R8
Abehavioral
R0
R1
R2
DEx4 work 13 pwm_testbench 0 22 7?<;lz7@Cej9mWkCA=WZ12
l30
L9
V96YZl5k^HniPTN=499Q1o1
!s100 ?l286d3MgRI]QW9^E8d;<2
R4
32
R5
!i10b 1
R6
R19
R20
!i113 1
R7
R8
Pstatebus
R0
R1
R2
w1550340510
R3
8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/StateBus.vhd
FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/StateBus.vhd
l0
L4
VP:l<MWZb62c1TlRebB_]Z1
!s100 ?92nlLN=;G3Qa:ZhWAG2i1
R4
32
R5
!i10b 1
R6
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/StateBus.vhd|
!s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/system_bus/StateBus.vhd|
!i113 1
R7
R8
Evariableclockenable
Z21 w1550167648
R0
R1
R2
R3
Z22 8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/VariableClockEnable.vhdl
Z23 FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/VariableClockEnable.vhdl
l0
L6
V^Q]BLKN=ZPI2g2?@EOAi02
!s100 9XPE`nC>:clBFfS6:OM>j2
R4
32
R5
!i10b 1
R6
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/VariableClockEnable.vhdl|
Z25 !s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/pwm/VariableClockEnable.vhdl|
!i113 1
R7
R8
Abehavioral
R0
R1
R2
DEx4 work 19 variableclockenable 0 22 ^Q]BLKN=ZPI2g2?@EOAi02
l19
L15
V;6RRAiYf7[9oj]ZYTGo<20
!s100 NWe8iz?Id8f6bMlMl`]4M2
R4
32
R5
!i10b 1
R6
R24
R25
!i113 1
R7
R8
Ewait_timer
Z26 w1550357100
R2
R1
R0
R3
Z27 8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd
Z28 FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd
l0
L5
VUPQlh8Wc1I5bQc9PY99P00
!s100 0CIYR<fEa]n7AfWj3c]`f2
R4
32
R9
!i10b 1
R10
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd|
Z30 !s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer.vhd|
!i113 1
R7
R8
Abehavioral
R2
R1
R0
DEx4 work 10 wait_timer 0 22 UPQlh8Wc1I5bQc9PY99P00
l24
L17
VY?TcE>4WV]zjITG<[]A:H0
!s100 <7I_BNH=0XDDgh1LGn;jK1
R4
32
R9
!i10b 1
R10
R29
R30
!i113 1
R7
R8
Ewait_timer_testbench
Z31 w1550428984
R2
R1
R0
R3
Z32 8C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer_testbench.vhd
Z33 FC:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer_testbench.vhd
l0
L7
V]_127N`PiPXFF_89>n6@@2
!s100 <nPCKS`b>67>@`MLC]>a72
R4
32
R9
!i10b 1
R10
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer_testbench.vhd|
Z35 !s107 C:/Users/ulab/Documents/GitHub/LAB03_ZyboZ7_I2C-DAC-ADC/source/lcd/Wait_Timer_testbench.vhd|
!i113 1
R7
R8
Abehavioral
R2
R1
R0
DEx4 work 20 wait_timer_testbench 0 22 ]_127N`PiPXFF_89>n6@@2
l27
L10
VB:0h5@_Y80E7JO=?;<[`;1
!s100 NK@0gNYQ`beNf?ZdR>@2J2
R4
32
R9
!i10b 1
R10
R34
R35
!i113 1
R7
R8
