#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_start", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_done", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_idle", 1, hls_out, -1, "", "", 1),
	Port_Property("ap_ready", 1, hls_out, -1, "", "", 1),
	Port_Property("input_5_input_array_0_address0", 6, hls_out, 0, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_0_ce0", 1, hls_out, 0, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_0_q0", 32, hls_in, 0, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_1_address0", 6, hls_out, 1, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_1_ce0", 1, hls_out, 1, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_1_q0", 32, hls_in, 1, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_2_address0", 6, hls_out, 2, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_2_ce0", 1, hls_out, 2, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_2_q0", 32, hls_in, 2, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_3_address0", 6, hls_out, 3, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_3_ce0", 1, hls_out, 3, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_3_q0", 32, hls_in, 3, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_4_address0", 6, hls_out, 4, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_4_ce0", 1, hls_out, 4, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_4_q0", 32, hls_in, 4, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_5_address0", 6, hls_out, 5, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_5_ce0", 1, hls_out, 5, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_5_q0", 32, hls_in, 5, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_6_address0", 6, hls_out, 6, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_6_ce0", 1, hls_out, 6, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_6_q0", 32, hls_in, 6, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_7_address0", 6, hls_out, 7, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_7_ce0", 1, hls_out, 7, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_7_q0", 32, hls_in, 7, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_8_address0", 6, hls_out, 8, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_8_ce0", 1, hls_out, 8, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_8_q0", 32, hls_in, 8, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_9_address0", 6, hls_out, 9, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_9_ce0", 1, hls_out, 9, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_9_q0", 32, hls_in, 9, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_10_address0", 6, hls_out, 10, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_10_ce0", 1, hls_out, 10, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_10_q0", 32, hls_in, 10, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_11_address0", 6, hls_out, 11, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_11_ce0", 1, hls_out, 11, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_11_q0", 32, hls_in, 11, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_12_address0", 6, hls_out, 12, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_12_ce0", 1, hls_out, 12, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_12_q0", 32, hls_in, 12, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_13_address0", 6, hls_out, 13, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_13_ce0", 1, hls_out, 13, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_13_q0", 32, hls_in, 13, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_14_address0", 6, hls_out, 14, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_14_ce0", 1, hls_out, 14, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_14_q0", 32, hls_in, 14, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_array_15_address0", 6, hls_out, 15, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_array_15_ce0", 1, hls_out, 15, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_array_15_q0", 32, hls_in, 15, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_ndim", 64, hls_in, 16, "ap_none", "in_data", 1),
	Port_Property("input_5_input_numel", 64, hls_in, 17, "ap_none", "in_data", 1),
	Port_Property("input_5_input_shape_address0", 3, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_shape_ce0", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_shape_we0", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("input_5_input_shape_d0", 64, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("input_5_input_shape_q0", 64, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("input_5_input_shape_address1", 3, hls_out, 18, "ap_memory", "mem_address", 1),
	Port_Property("input_5_input_shape_ce1", 1, hls_out, 18, "ap_memory", "mem_ce", 1),
	Port_Property("input_5_input_shape_we1", 1, hls_out, 18, "ap_memory", "mem_we", 1),
	Port_Property("input_5_input_shape_d1", 64, hls_out, 18, "ap_memory", "mem_din", 1),
	Port_Property("input_5_input_shape_q1", 64, hls_in, 18, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_0_address0", 6, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_0_ce0", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_0_we0", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_0_d0", 32, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_0_q0", 32, hls_in, 19, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_0_address1", 6, hls_out, 19, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_0_ce1", 1, hls_out, 19, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_0_we1", 1, hls_out, 19, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_0_d1", 32, hls_out, 19, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_1_address0", 6, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_1_ce0", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_1_we0", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_1_d0", 32, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_1_q0", 32, hls_in, 20, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_1_address1", 6, hls_out, 20, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_1_ce1", 1, hls_out, 20, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_1_we1", 1, hls_out, 20, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_1_d1", 32, hls_out, 20, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_2_address0", 6, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_2_ce0", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_2_we0", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_2_d0", 32, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_2_q0", 32, hls_in, 21, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_2_address1", 6, hls_out, 21, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_2_ce1", 1, hls_out, 21, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_2_we1", 1, hls_out, 21, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_2_d1", 32, hls_out, 21, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_3_address0", 6, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_3_ce0", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_3_we0", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_3_d0", 32, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_3_q0", 32, hls_in, 22, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_3_address1", 6, hls_out, 22, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_3_ce1", 1, hls_out, 22, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_3_we1", 1, hls_out, 22, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_3_d1", 32, hls_out, 22, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_4_address0", 6, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_4_ce0", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_4_we0", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_4_d0", 32, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_4_q0", 32, hls_in, 23, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_4_address1", 6, hls_out, 23, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_4_ce1", 1, hls_out, 23, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_4_we1", 1, hls_out, 23, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_4_d1", 32, hls_out, 23, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_5_address0", 6, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_5_ce0", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_5_we0", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_5_d0", 32, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_5_q0", 32, hls_in, 24, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_5_address1", 6, hls_out, 24, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_5_ce1", 1, hls_out, 24, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_5_we1", 1, hls_out, 24, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_5_d1", 32, hls_out, 24, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_6_address0", 6, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_6_ce0", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_6_we0", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_6_d0", 32, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_6_q0", 32, hls_in, 25, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_6_address1", 6, hls_out, 25, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_6_ce1", 1, hls_out, 25, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_6_we1", 1, hls_out, 25, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_6_d1", 32, hls_out, 25, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_7_address0", 6, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_7_ce0", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_7_we0", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_7_d0", 32, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_7_q0", 32, hls_in, 26, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_7_address1", 6, hls_out, 26, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_7_ce1", 1, hls_out, 26, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_7_we1", 1, hls_out, 26, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_7_d1", 32, hls_out, 26, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_8_address0", 6, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_8_ce0", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_8_we0", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_8_d0", 32, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_8_q0", 32, hls_in, 27, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_8_address1", 6, hls_out, 27, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_8_ce1", 1, hls_out, 27, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_8_we1", 1, hls_out, 27, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_8_d1", 32, hls_out, 27, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_9_address0", 6, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_9_ce0", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_9_we0", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_9_d0", 32, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_9_q0", 32, hls_in, 28, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_9_address1", 6, hls_out, 28, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_9_ce1", 1, hls_out, 28, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_9_we1", 1, hls_out, 28, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_9_d1", 32, hls_out, 28, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_10_address0", 6, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_10_ce0", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_10_we0", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_10_d0", 32, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_10_q0", 32, hls_in, 29, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_10_address1", 6, hls_out, 29, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_10_ce1", 1, hls_out, 29, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_10_we1", 1, hls_out, 29, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_10_d1", 32, hls_out, 29, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_11_address0", 6, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_11_ce0", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_11_we0", 1, hls_out, 30, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_11_d0", 32, hls_out, 30, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_11_q0", 32, hls_in, 30, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_11_address1", 6, hls_out, 30, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_11_ce1", 1, hls_out, 30, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_11_we1", 1, hls_out, 30, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_11_d1", 32, hls_out, 30, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_12_address0", 6, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_12_ce0", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_12_we0", 1, hls_out, 31, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_12_d0", 32, hls_out, 31, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_12_q0", 32, hls_in, 31, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_12_address1", 6, hls_out, 31, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_12_ce1", 1, hls_out, 31, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_12_we1", 1, hls_out, 31, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_12_d1", 32, hls_out, 31, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_13_address0", 6, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_13_ce0", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_13_we0", 1, hls_out, 32, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_13_d0", 32, hls_out, 32, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_13_q0", 32, hls_in, 32, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_13_address1", 6, hls_out, 32, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_13_ce1", 1, hls_out, 32, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_13_we1", 1, hls_out, 32, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_13_d1", 32, hls_out, 32, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_14_address0", 6, hls_out, 33, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_14_ce0", 1, hls_out, 33, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_14_we0", 1, hls_out, 33, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_14_d0", 32, hls_out, 33, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_14_q0", 32, hls_in, 33, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_14_address1", 6, hls_out, 33, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_14_ce1", 1, hls_out, 33, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_14_we1", 1, hls_out, 33, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_14_d1", 32, hls_out, 33, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_15_address0", 6, hls_out, 34, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_15_ce0", 1, hls_out, 34, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_15_we0", 1, hls_out, 34, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_15_d0", 32, hls_out, 34, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_array_15_q0", 32, hls_in, 34, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_array_15_address1", 6, hls_out, 34, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_array_15_ce1", 1, hls_out, 34, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_array_15_we1", 1, hls_out, 34, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_array_15_d1", 32, hls_out, 34, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_ndim", 64, hls_in, 35, "ap_none", "in_data", 1),
	Port_Property("dense_8_output_numel", 64, hls_in, 36, "ap_none", "in_data", 1),
	Port_Property("dense_8_output_shape_address0", 3, hls_out, 37, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_shape_ce0", 1, hls_out, 37, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_shape_we0", 1, hls_out, 37, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_shape_d0", 64, hls_out, 37, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_shape_q0", 64, hls_in, 37, "ap_memory", "mem_dout", 1),
	Port_Property("dense_8_output_shape_address1", 3, hls_out, 37, "ap_memory", "mem_address", 1),
	Port_Property("dense_8_output_shape_ce1", 1, hls_out, 37, "ap_memory", "mem_ce", 1),
	Port_Property("dense_8_output_shape_we1", 1, hls_out, 37, "ap_memory", "mem_we", 1),
	Port_Property("dense_8_output_shape_d1", 64, hls_out, 37, "ap_memory", "mem_din", 1),
	Port_Property("dense_8_output_shape_q1", 64, hls_in, 37, "ap_memory", "mem_dout", 1),
};
const char* HLS_Design_Meta::dut_name = "c_mnist";
