#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005A90E8 .scope module, "principal" "principal" 2 57;
 .timescale 0 0;
v005FC5F0_0 .var "addr", 0 0;
v005FC648_0 .net "clk", 0 0, v005FC598_0; 1 drivers
v005FC6A0_0 .var "clr", 0 0;
v005FC6F8_0 .var "data", 7 0;
RS_005C340C .resolv tri, L_005FD330, L_005FE710, C4<zzzzzzzz>, C4<zzzzzzzz>;
v005FC750_0 .net8 "o", 7 0, RS_005C340C; 2 drivers
v005FC7D8_0 .var "rw", 0 0;
S_005A8648 .scope module, "ck" "clock" 2 63, 3 4, S_005A90E8;
 .timescale 0 0;
v005FC598_0 .var "clk", 0 0;
S_005A8C20 .scope module, "T1" "RAM1X8" 2 65, 2 39, S_005A90E8;
 .timescale 0 0;
v005FC388_0 .net "address", 0 0, v005FC5F0_0; 1 drivers
v005FC3E0_0 .alias "clk", 0 0, v005FC648_0;
v005FC438_0 .net "clr", 0 0, v005FC6A0_0; 1 drivers
v005FC490_0 .net "data", 7 0, v005FC6F8_0; 1 drivers
v005FC4E8_0 .alias "o", 7 0, v005FC750_0;
v005FC540_0 .net "rw", 0 0, v005FC7D8_0; 1 drivers
RS_005C33AC .resolv tri, L_005FD070, L_005FD120, L_005FD1D0, L_005FD280;
L_005FD330 .part/pv RS_005C33AC, 0, 4, 8;
L_005FD388 .part v005FC6F8_0, 0, 4;
RS_005C2FA4 .resolv tri, L_005FE450, L_005FE500, L_005FE5B0, L_005FE660;
L_005FE710 .part/pv RS_005C2FA4, 4, 4, 8;
L_005FE768 .part v005FC6F8_0, 4, 4;
S_005A88F0 .scope module, "R1" "RAM1X4" 2 47, 2 7, S_005A8C20;
 .timescale 0 0;
L_005A5C68 .functor NOT 1, L_005FC888, C4<0>, C4<0>, C4<0>;
L_005A5D10 .functor NOT 1, L_005FC938, C4<0>, C4<0>, C4<0>;
L_005A5DF0 .functor NOT 1, L_005FC9E8, C4<0>, C4<0>, C4<0>;
L_005A5CD8 .functor NOT 1, L_005FCA98, C4<0>, C4<0>, C4<0>;
L_005A5DB8 .functor AND 1, v005FC5F0_0, v005FC7D8_0, v005FC598_0, C4<1>;
L_005A5BF8 .functor AND 1, L_005FD0C8, v005FC5F0_0, C4<1>, C4<1>;
L_005A5F78 .functor AND 1, L_005FD178, v005FC5F0_0, C4<1>, C4<1>;
L_005A6020 .functor AND 1, L_005FD228, v005FC5F0_0, C4<1>, C4<1>;
L_005A5F40 .functor AND 1, L_005FD2D8, v005FC5F0_0, C4<1>, C4<1>;
v005FBA98_0 .net *"_s0", 0 0, L_005A5C68; 1 drivers
v005FBAF0_0 .net *"_s11", 0 0, L_005FC9E8; 1 drivers
v005FBB48_0 .net *"_s12", 0 0, L_005A5CD8; 1 drivers
v005FBBA0_0 .net *"_s15", 0 0, L_005FCA98; 1 drivers
v005FBBF8_0 .net *"_s3", 0 0, L_005FC888; 1 drivers
v005FBC50_0 .net *"_s4", 0 0, L_005A5D10; 1 drivers
v005FBCA8_0 .net *"_s56", 0 0, L_005A5BF8; 1 drivers
v005FBD00_0 .net *"_s59", 0 0, L_005FD0C8; 1 drivers
v005FBD58_0 .net *"_s60", 0 0, L_005A5F78; 1 drivers
v005FBDB0_0 .net *"_s63", 0 0, L_005FD178; 1 drivers
v005FBE08_0 .net *"_s64", 0 0, L_005A6020; 1 drivers
v005FBE60_0 .net *"_s67", 0 0, L_005FD228; 1 drivers
v005FBEB8_0 .net *"_s68", 0 0, L_005A5F40; 1 drivers
v005FBF10_0 .net *"_s7", 0 0, L_005FC938; 1 drivers
v005FBF68_0 .net *"_s71", 0 0, L_005FD2D8; 1 drivers
v005FBFC0_0 .net *"_s8", 0 0, L_005A5DF0; 1 drivers
v005FC018_0 .alias "address", 0 0, v005FC388_0;
v005FC070_0 .alias "clk", 0 0, v005FC648_0;
v005FC0C8_0 .alias "clr", 0 0, v005FC438_0;
v005FC120_0 .net "data", 3 0, L_005FD388; 1 drivers
RS_005C3394 .resolv tri, L_005FC830, L_005FC8E0, L_005FC990, L_005FCA40;
v005FC178_0 .net8 "n", 3 0, RS_005C3394; 4 drivers
v005FC1D0_0 .net8 "o", 3 0, RS_005C33AC; 4 drivers
RS_005C33C4 .resolv tri, L_005FCAF0, L_005FCC50, L_005FCDB0, L_005FCF10;
v005FC228_0 .net8 "q", 3 0, RS_005C33C4; 4 drivers
RS_005C33DC .resolv tri, L_005FCB48, L_005FCCA8, L_005FCE08, L_005FCF68;
v005FC280_0 .net8 "qnot", 3 0, RS_005C33DC; 4 drivers
v005FC2D8_0 .alias "rw", 0 0, v005FC540_0;
v005FC330_0 .net "w", 0 0, L_005A5DB8; 1 drivers
L_005FC830 .part/pv L_005A5C68, 0, 1, 4;
L_005FC888 .part L_005FD388, 3, 1;
L_005FC8E0 .part/pv L_005A5D10, 1, 1, 4;
L_005FC938 .part L_005FD388, 2, 1;
L_005FC990 .part/pv L_005A5DF0, 2, 1, 4;
L_005FC9E8 .part L_005FD388, 1, 1;
L_005FCA40 .part/pv L_005A5CD8, 3, 1, 4;
L_005FCA98 .part L_005FD388, 0, 1;
L_005FCAF0 .part/pv v005FB9E8_0, 3, 1, 4;
L_005FCB48 .part/pv v005FBA40_0, 3, 1, 4;
L_005FCBA0 .part L_005FD388, 3, 1;
L_005FCBF8 .part RS_005C3394, 0, 1;
L_005FCC50 .part/pv v005FAF50_0, 2, 1, 4;
L_005FCCA8 .part/pv v005FB7D8_0, 2, 1, 4;
L_005FCD00 .part L_005FD388, 2, 1;
L_005FCD58 .part RS_005C3394, 1, 1;
L_005FCDB0 .part/pv v005FACE8_0, 1, 1, 4;
L_005FCE08 .part/pv v005FAD40_0, 1, 1, 4;
L_005FCE60 .part L_005FD388, 1, 1;
L_005FCEB8 .part RS_005C3394, 2, 1;
L_005FCF10 .part/pv v005FAA80_0, 0, 1, 4;
L_005FCF68 .part/pv v005FAAD8_0, 0, 1, 4;
L_005FCFC0 .part L_005FD388, 0, 1;
L_005FD018 .part RS_005C3394, 3, 1;
L_005FD070 .part/pv L_005A5BF8, 0, 1, 4;
L_005FD0C8 .part RS_005C33C4, 0, 1;
L_005FD120 .part/pv L_005A5F78, 1, 1, 4;
L_005FD178 .part RS_005C33C4, 1, 1;
L_005FD1D0 .part/pv L_005A6020, 2, 1, 4;
L_005FD228 .part RS_005C33C4, 2, 1;
L_005FD280 .part/pv L_005A5F40, 3, 1, 4;
L_005FD2D8 .part RS_005C33C4, 3, 1;
S_005A86D0 .scope module, "A" "jkff" 2 27, 4 7, S_005A88F0;
 .timescale 0 0;
v005FB830_0 .alias "clear", 0 0, v005FC438_0;
v005FB888_0 .alias "clk", 0 0, v005FC330_0;
v005FB8E0_0 .net "j", 0 0, L_005FCBA0; 1 drivers
v005FB938_0 .net "k", 0 0, L_005FCBF8; 1 drivers
v005FB990_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FB9E8_0 .var "q", 0 0;
v005FBA40_0 .var "qnot", 0 0;
E_005C02E0 .event posedge, v005A68D8_0, v005FB990_0, v005FA920_0;
S_005A8758 .scope module, "B" "jkff" 2 28, 4 7, S_005A88F0;
 .timescale 0 0;
v005FAD98_0 .alias "clear", 0 0, v005FC438_0;
v005FADF0_0 .alias "clk", 0 0, v005FC330_0;
v005FAE48_0 .net "j", 0 0, L_005FCD00; 1 drivers
v005FAEA0_0 .net "k", 0 0, L_005FCD58; 1 drivers
v005FAEF8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FAF50_0 .var "q", 0 0;
v005FB7D8_0 .var "qnot", 0 0;
E_005C0300 .event posedge, v005A68D8_0, v005FAEF8_0, v005FA920_0;
S_005A87E0 .scope module, "C" "jkff" 2 29, 4 7, S_005A88F0;
 .timescale 0 0;
v005FAB30_0 .alias "clear", 0 0, v005FC438_0;
v005FAB88_0 .alias "clk", 0 0, v005FC330_0;
v005FABE0_0 .net "j", 0 0, L_005FCE60; 1 drivers
v005FAC38_0 .net "k", 0 0, L_005FCEB8; 1 drivers
v005FAC90_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FACE8_0 .var "q", 0 0;
v005FAD40_0 .var "qnot", 0 0;
E_005C0200 .event posedge, v005A68D8_0, v005FAC90_0, v005FA920_0;
S_005A8868 .scope module, "D" "jkff" 2 30, 4 7, S_005A88F0;
 .timescale 0 0;
v005FA8C8_0 .alias "clear", 0 0, v005FC438_0;
v005FA920_0 .alias "clk", 0 0, v005FC330_0;
v005FA978_0 .net "j", 0 0, L_005FCFC0; 1 drivers
v005FA9D0_0 .net "k", 0 0, L_005FD018; 1 drivers
v005FAA28_0 .net "preset", 0 0, C4<0>; 1 drivers
v005FAA80_0 .var "q", 0 0;
v005FAAD8_0 .var "qnot", 0 0;
E_005C0260 .event posedge, v005A68D8_0, v005FAA28_0, v005FA920_0;
S_005A8B98 .scope module, "R2" "RAM1X4" 2 48, 2 7, S_005A8C20;
 .timescale 0 0;
L_005A61A8 .functor NOT 1, L_005FD438, C4<0>, C4<0>, C4<0>;
L_005FD7D8 .functor NOT 1, L_005FD4E8, C4<0>, C4<0>, C4<0>;
L_005FD8B8 .functor NOT 1, L_005FD598, C4<0>, C4<0>, C4<0>;
L_005A6250 .functor NOT 1, L_005FD648, C4<0>, C4<0>, C4<0>;
L_005FD880 .functor AND 1, v005FC5F0_0, v005FC7D8_0, v005FC598_0, C4<1>;
L_005FDA08 .functor AND 1, L_005FE4A8, v005FC5F0_0, C4<1>, C4<1>;
L_005FDAB0 .functor AND 1, L_005FE558, v005FC5F0_0, C4<1>, C4<1>;
L_005FDB58 .functor AND 1, L_005FE608, v005FC5F0_0, C4<1>, C4<1>;
L_005FDA78 .functor AND 1, L_005FE6B8, v005FC5F0_0, C4<1>, C4<1>;
v005F9FD8_0 .net *"_s0", 0 0, L_005A61A8; 1 drivers
v005FA030_0 .net *"_s11", 0 0, L_005FD598; 1 drivers
v005FA088_0 .net *"_s12", 0 0, L_005A6250; 1 drivers
v005FA0E0_0 .net *"_s15", 0 0, L_005FD648; 1 drivers
v005FA138_0 .net *"_s3", 0 0, L_005FD438; 1 drivers
v005FA190_0 .net *"_s4", 0 0, L_005FD7D8; 1 drivers
v005FA1E8_0 .net *"_s56", 0 0, L_005FDA08; 1 drivers
v005FA240_0 .net *"_s59", 0 0, L_005FE4A8; 1 drivers
v005FA298_0 .net *"_s60", 0 0, L_005FDAB0; 1 drivers
v005FA2F0_0 .net *"_s63", 0 0, L_005FE558; 1 drivers
v005FA348_0 .net *"_s64", 0 0, L_005FDB58; 1 drivers
v005FA3A0_0 .net *"_s67", 0 0, L_005FE608; 1 drivers
v005FA3F8_0 .net *"_s68", 0 0, L_005FDA78; 1 drivers
v005FA450_0 .net *"_s7", 0 0, L_005FD4E8; 1 drivers
v005FA4A8_0 .net *"_s71", 0 0, L_005FE6B8; 1 drivers
v005FA500_0 .net *"_s8", 0 0, L_005FD8B8; 1 drivers
v005FA558_0 .alias "address", 0 0, v005FC388_0;
v005FA5B0_0 .alias "clk", 0 0, v005FC648_0;
v005FA608_0 .alias "clr", 0 0, v005FC438_0;
v005FA660_0 .net "data", 3 0, L_005FE768; 1 drivers
RS_005C2F8C .resolv tri, L_005FD3E0, L_005FD490, L_005FD540, L_005FD5F0;
v005FA6B8_0 .net8 "n", 3 0, RS_005C2F8C; 4 drivers
v005FA710_0 .net8 "o", 3 0, RS_005C2FA4; 4 drivers
RS_005C2FBC .resolv tri, L_005FD6A0, L_005FE030, L_005FE190, L_005FE2F0;
v005FA768_0 .net8 "q", 3 0, RS_005C2FBC; 4 drivers
RS_005C2FD4 .resolv tri, L_005FD6F8, L_005FE088, L_005FE1E8, L_005FE348;
v005FA7C0_0 .net8 "qnot", 3 0, RS_005C2FD4; 4 drivers
v005FA818_0 .alias "rw", 0 0, v005FC540_0;
v005FA870_0 .net "w", 0 0, L_005FD880; 1 drivers
L_005FD3E0 .part/pv L_005A61A8, 0, 1, 4;
L_005FD438 .part L_005FE768, 3, 1;
L_005FD490 .part/pv L_005FD7D8, 1, 1, 4;
L_005FD4E8 .part L_005FE768, 2, 1;
L_005FD540 .part/pv L_005FD8B8, 2, 1, 4;
L_005FD598 .part L_005FE768, 1, 1;
L_005FD5F0 .part/pv L_005A6250, 3, 1, 4;
L_005FD648 .part L_005FE768, 0, 1;
L_005FD6A0 .part/pv v005A71C8_0, 3, 1, 4;
L_005FD6F8 .part/pv v005A7220_0, 3, 1, 4;
L_005FD750 .part L_005FE768, 3, 1;
L_005FDFD8 .part RS_005C2F8C, 0, 1;
L_005FE030 .part/pv v005A6F60_0, 2, 1, 4;
L_005FE088 .part/pv v005A6FB8_0, 2, 1, 4;
L_005FE0E0 .part L_005FE768, 2, 1;
L_005FE138 .part RS_005C2F8C, 1, 1;
L_005FE190 .part/pv v005A6CF8_0, 1, 1, 4;
L_005FE1E8 .part/pv v005A6D50_0, 1, 1, 4;
L_005FE240 .part L_005FE768, 1, 1;
L_005FE298 .part RS_005C2F8C, 2, 1;
L_005FE2F0 .part/pv v005A6A90_0, 0, 1, 4;
L_005FE348 .part/pv v005A6AE8_0, 0, 1, 4;
L_005FE3A0 .part L_005FE768, 0, 1;
L_005FE3F8 .part RS_005C2F8C, 3, 1;
L_005FE450 .part/pv L_005FDA08, 0, 1, 4;
L_005FE4A8 .part RS_005C2FBC, 0, 1;
L_005FE500 .part/pv L_005FDAB0, 1, 1, 4;
L_005FE558 .part RS_005C2FBC, 1, 1;
L_005FE5B0 .part/pv L_005FDB58, 2, 1, 4;
L_005FE608 .part RS_005C2FBC, 2, 1;
L_005FE660 .part/pv L_005FDA78, 3, 1, 4;
L_005FE6B8 .part RS_005C2FBC, 3, 1;
S_005A8978 .scope module, "A" "jkff" 2 27, 4 7, S_005A8B98;
 .timescale 0 0;
v005A7010_0 .alias "clear", 0 0, v005FC438_0;
v005A7068_0 .alias "clk", 0 0, v005FA870_0;
v005A70C0_0 .net "j", 0 0, L_005FD750; 1 drivers
v005A7118_0 .net "k", 0 0, L_005FDFD8; 1 drivers
v005A7170_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A71C8_0 .var "q", 0 0;
v005A7220_0 .var "qnot", 0 0;
E_005C0240 .event posedge, v005A68D8_0, v005A7170_0, v005A6930_0;
S_005A8A00 .scope module, "B" "jkff" 2 28, 4 7, S_005A8B98;
 .timescale 0 0;
v005A6DA8_0 .alias "clear", 0 0, v005FC438_0;
v005A6E00_0 .alias "clk", 0 0, v005FA870_0;
v005A6E58_0 .net "j", 0 0, L_005FE0E0; 1 drivers
v005A6EB0_0 .net "k", 0 0, L_005FE138; 1 drivers
v005A6F08_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A6F60_0 .var "q", 0 0;
v005A6FB8_0 .var "qnot", 0 0;
E_005C02C0 .event posedge, v005A68D8_0, v005A6F08_0, v005A6930_0;
S_005A8A88 .scope module, "C" "jkff" 2 29, 4 7, S_005A8B98;
 .timescale 0 0;
v005A6B40_0 .alias "clear", 0 0, v005FC438_0;
v005A6B98_0 .alias "clk", 0 0, v005FA870_0;
v005A6BF0_0 .net "j", 0 0, L_005FE240; 1 drivers
v005A6C48_0 .net "k", 0 0, L_005FE298; 1 drivers
v005A6CA0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A6CF8_0 .var "q", 0 0;
v005A6D50_0 .var "qnot", 0 0;
E_005C0280 .event posedge, v005A68D8_0, v005A6CA0_0, v005A6930_0;
S_005A8B10 .scope module, "D" "jkff" 2 30, 4 7, S_005A8B98;
 .timescale 0 0;
v005A68D8_0 .alias "clear", 0 0, v005FC438_0;
v005A6930_0 .alias "clk", 0 0, v005FA870_0;
v005A6988_0 .net "j", 0 0, L_005FE3A0; 1 drivers
v005A69E0_0 .net "k", 0 0, L_005FE3F8; 1 drivers
v005A6A38_0 .net "preset", 0 0, C4<0>; 1 drivers
v005A6A90_0 .var "q", 0 0;
v005A6AE8_0 .var "qnot", 0 0;
E_005C0220 .event posedge, v005A68D8_0, v005A6A38_0, v005A6930_0;
    .scope S_005A8648;
T_0 ;
    %set/v v005FC598_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005A8648;
T_1 ;
    %delay 5, 0;
    %load/v 8, v005FC598_0, 1;
    %inv 8, 1;
    %set/v v005FC598_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005A86D0;
T_2 ;
    %wait E_005C02E0;
    %load/v 8, v005FB830_0, 1;
    %jmp/0xz  T_2.0, 8;
    %set/v v005FB9E8_0, 0, 1;
    %set/v v005FBA40_0, 1, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005FB990_0, 1;
    %jmp/0xz  T_2.2, 8;
    %set/v v005FB9E8_0, 1, 1;
    %set/v v005FBA40_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005FB8E0_0, 1;
    %load/v 9, v005FB938_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FB9E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FBA40_0, 0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v005FB8E0_0, 1;
    %inv 8, 1;
    %load/v 9, v005FB938_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FB9E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FBA40_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/v 8, v005FB8E0_0, 1;
    %load/v 9, v005FB938_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.8, 8;
    %load/v 8, v005FB9E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FB9E8_0, 0, 8;
    %load/v 8, v005FBA40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FBA40_0, 0, 8;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005A8758;
T_3 ;
    %wait E_005C0300;
    %load/v 8, v005FAD98_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v005FAF50_0, 0, 1;
    %set/v v005FB7D8_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005FAEF8_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v005FAF50_0, 1, 1;
    %set/v v005FB7D8_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005FAE48_0, 1;
    %load/v 9, v005FAEA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAF50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FB7D8_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/v 8, v005FAE48_0, 1;
    %inv 8, 1;
    %load/v 9, v005FAEA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAF50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FB7D8_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/v 8, v005FAE48_0, 1;
    %load/v 9, v005FAEA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.8, 8;
    %load/v 8, v005FAF50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAF50_0, 0, 8;
    %load/v 8, v005FB7D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FB7D8_0, 0, 8;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005A87E0;
T_4 ;
    %wait E_005C0200;
    %load/v 8, v005FAB30_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005FACE8_0, 0, 1;
    %set/v v005FAD40_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005FAC90_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005FACE8_0, 1, 1;
    %set/v v005FAD40_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005FABE0_0, 1;
    %load/v 9, v005FAC38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FACE8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAD40_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005FABE0_0, 1;
    %inv 8, 1;
    %load/v 9, v005FAC38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FACE8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAD40_0, 0, 1;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005FABE0_0, 1;
    %load/v 9, v005FAC38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.8, 8;
    %load/v 8, v005FACE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FACE8_0, 0, 8;
    %load/v 8, v005FAD40_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAD40_0, 0, 8;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005A8868;
T_5 ;
    %wait E_005C0260;
    %load/v 8, v005FA8C8_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005FAA80_0, 0, 1;
    %set/v v005FAAD8_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005FAA28_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005FAA80_0, 1, 1;
    %set/v v005FAAD8_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005FA978_0, 1;
    %load/v 9, v005FA9D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAA80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAAD8_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/v 8, v005FA978_0, 1;
    %inv 8, 1;
    %load/v 9, v005FA9D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAA80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAAD8_0, 0, 1;
    %jmp T_5.7;
T_5.6 ;
    %load/v 8, v005FA978_0, 1;
    %load/v 9, v005FA9D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.8, 8;
    %load/v 8, v005FAA80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAA80_0, 0, 8;
    %load/v 8, v005FAAD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005FAAD8_0, 0, 8;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005A8978;
T_6 ;
    %wait E_005C0240;
    %load/v 8, v005A7010_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005A71C8_0, 0, 1;
    %set/v v005A7220_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005A7170_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005A71C8_0, 1, 1;
    %set/v v005A7220_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005A70C0_0, 1;
    %load/v 9, v005A7118_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A71C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A7220_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v005A70C0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A7118_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A71C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A7220_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/v 8, v005A70C0_0, 1;
    %load/v 9, v005A7118_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.8, 8;
    %load/v 8, v005A71C8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A71C8_0, 0, 8;
    %load/v 8, v005A7220_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A7220_0, 0, 8;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005A8A00;
T_7 ;
    %wait E_005C02C0;
    %load/v 8, v005A6DA8_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005A6F60_0, 0, 1;
    %set/v v005A6FB8_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005A6F08_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005A6F60_0, 1, 1;
    %set/v v005A6FB8_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005A6E58_0, 1;
    %load/v 9, v005A6EB0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6F60_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6FB8_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/v 8, v005A6E58_0, 1;
    %inv 8, 1;
    %load/v 9, v005A6EB0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6F60_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6FB8_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/v 8, v005A6E58_0, 1;
    %load/v 9, v005A6EB0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.8, 8;
    %load/v 8, v005A6F60_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6F60_0, 0, 8;
    %load/v 8, v005A6FB8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6FB8_0, 0, 8;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005A8A88;
T_8 ;
    %wait E_005C0280;
    %load/v 8, v005A6B40_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v005A6CF8_0, 0, 1;
    %set/v v005A6D50_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005A6CA0_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v005A6CF8_0, 1, 1;
    %set/v v005A6D50_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005A6BF0_0, 1;
    %load/v 9, v005A6C48_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6CF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6D50_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/v 8, v005A6BF0_0, 1;
    %inv 8, 1;
    %load/v 9, v005A6C48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6CF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6D50_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/v 8, v005A6BF0_0, 1;
    %load/v 9, v005A6C48_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.8, 8;
    %load/v 8, v005A6CF8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6CF8_0, 0, 8;
    %load/v 8, v005A6D50_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6D50_0, 0, 8;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_005A8B10;
T_9 ;
    %wait E_005C0220;
    %load/v 8, v005A68D8_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v005A6A90_0, 0, 1;
    %set/v v005A6AE8_0, 1, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v005A6A38_0, 1;
    %jmp/0xz  T_9.2, 8;
    %set/v v005A6A90_0, 1, 1;
    %set/v v005A6AE8_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v005A6988_0, 1;
    %load/v 9, v005A69E0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6A90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6AE8_0, 0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v005A6988_0, 1;
    %inv 8, 1;
    %load/v 9, v005A69E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6A90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6AE8_0, 0, 1;
    %jmp T_9.7;
T_9.6 ;
    %load/v 8, v005A6988_0, 1;
    %load/v 9, v005A69E0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.8, 8;
    %load/v 8, v005A6A90_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6A90_0, 0, 8;
    %load/v 8, v005A6AE8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005A6AE8_0, 0, 8;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_005A90E8;
T_10 ;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 0, 1;
    %set/v v005FC6A0_0, 0, 1;
    %set/v v005FC6F8_0, 0, 8;
    %vpi_call 2 72 "$display", "input\011address\011rw\011clk\011saida";
    %vpi_call 2 73 "$monitor", "%4b\011%b\011%b\011%b\011%4b", v005FC6F8_0, v005FC5F0_0, v005FC7D8_0, v005FC648_0, v005FC750_0;
    %delay 1, 0;
    %set/v v005FC6A0_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC6A0_0, 0, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %movi 8, 12, 8;
    %set/v v005FC6F8_0, 8, 8;
    %vpi_call 2 78 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %movi 8, 10, 8;
    %set/v v005FC6F8_0, 8, 8;
    %vpi_call 2 86 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %movi 8, 170, 8;
    %set/v v005FC6F8_0, 8, 8;
    %vpi_call 2 93 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %vpi_call 2 100 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %vpi_call 2 107 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %vpi_call 2 114 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 1, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 1, 1;
    %delay 1, 0;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 1, 1;
    %vpi_call 2 121 "$display", "------------------------------------";
    %delay 1, 0;
    %set/v v005FC5F0_0, 0, 1;
    %set/v v005FC7D8_0, 1, 1;
    %vpi_call 2 124 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "C:\Windows.old\Users\Ailton\Desktop\A.C\Guia10\exercicio03.v";
    "./clock.v";
    "./JK.v";
