_ = require 'lodash'

class handshakeTb extends Module
  constructor: ->
    super()

    Mixin importLib('chdl_component_lib.chdl')
    Mixin importLib('verilog_helpers.chdl')

    Reg(
      tx_clk: vreg()
      rx_clk: vreg()
      rstn: vreg().init(1)
      din:vreg(16)
      push:vreg()
    )

    Wire(
      rx_data: wire(16)
      rx_done: wire()
      tx_done: wire()
      ack: wire()
    )

    @setDefaultClock('tx_clk')
    @setDefaultReset('rstn')


  build: ->
    @create_clock(@tx_clk,35)
    @create_clock(@rx_clk,25)
    @create_resetn(@rstn)
    @dump_wave("test.fsdb")

    Net valid
    Net(data,16)


    initial
      $sequence()
      .delay(500) =>
      .posedge(@tx_clk) =>
        assign @din=0x7
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x0
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x3
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x2
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x5
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x6
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x4
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x1
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x7
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x3
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .wait($ @tx_done) =>
      .posedge(@tx_clk) =>
        assign @din=0x0
        assign @push=1
      .posedge(@tx_clk) =>
        assign @push=0
      .delay(100) =>
        @sim_finish()
      .end()

    assign({valid:valid,data:data,done:@tx_done})  = $async_handshake_tx(@push,@din,@ack,@tx_clk)
    assign({ack:@ack,data:@rx_data,done:@rx_done}) = $async_handshake_rx(valid,data,@rx_clk)



module.exports=handshakeTb
