
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001487                       # Number of seconds simulated
sim_ticks                                  1487251500                       # Number of ticks simulated
final_tick                                 1487251500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68202                       # Simulator instruction rate (inst/s)
host_op_rate                                   125915                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39772966                       # Simulator tick rate (ticks/s)
host_mem_usage                                4340412                       # Number of bytes of host memory used
host_seconds                                    37.39                       # Real time elapsed on the host
sim_insts                                     2549900                       # Number of instructions simulated
sim_ops                                       4707646                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          124224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           79168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             203392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124224                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1237                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3178                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           83525887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           53231078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             136756964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      83525887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83525887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          83525887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          53231078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            136756964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3178                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3178                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 203392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  203392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                62                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                88                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1487139000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3178                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          789                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.621039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.695600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.376055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          317     40.18%     40.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          198     25.10%     65.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           89     11.28%     76.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           53      6.72%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      5.32%     88.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           20      2.53%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      1.90%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.76%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           49      6.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          789                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     66264500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125852000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20851.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39601.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       136.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     467948.08                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1920660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1005675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 6568800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             19017480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2096160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       128874150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        50764320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        253244220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              507130905                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            340.985304                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1440035750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3695500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18538000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1025269750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    132190500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      24930000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    282627750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1988580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16122120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         78673920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             40808010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3031200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       262764300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        84141120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        150966600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              642294330                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            431.866655                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1389650750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4615000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      33370000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    594514000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    219110250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      59403000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    576239250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  879988                       # Number of BP lookups
system.cpu.branchPred.condPredicted            879988                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             66676                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               692793                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   61218                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          692793                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             377972                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           314821                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        32737                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      690734                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      344162                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1721                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           624                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      610680                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           483                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    43                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2974504                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             722211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5021914                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      879988                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             439190                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2041400                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  134122                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  296                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1696                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    610355                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2832867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.091646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.530160                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1427546     50.39%     50.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    87252      3.08%     53.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    81600      2.88%     56.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   110674      3.91%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    47075      1.66%     61.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    96853      3.42%     65.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   116577      4.12%     69.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   118600      4.19%     73.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   746690     26.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2832867                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.295844                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.688320                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   550799                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1045611                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    830315                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                339081                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  67061                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8310951                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  67061                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   683199                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  394739                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4236                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1025448                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                658184                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                7999334                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3155                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 517248                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6166                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76155                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            11000495                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20050127                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13184969                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             61793                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6618412                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4382083                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                295                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            303                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1380618                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               778162                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              420907                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             63908                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            60038                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    7405760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 811                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   6554374                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             24254                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2698924                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      3630954                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            752                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2832867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.313689                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.159882                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              863960     30.50%     30.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              360147     12.71%     43.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              404161     14.27%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              371862     13.13%     70.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              340392     12.02%     82.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              201142      7.10%     89.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              171872      6.07%     95.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               82839      2.92%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               36492      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2832867                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   42317     95.76%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   198      0.45%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    559      1.27%     97.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   169      0.38%     97.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               485      1.10%     98.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              461      1.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            174329      2.66%      2.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4854512     74.07%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                15543      0.24%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                339328      5.18%     82.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               17936      0.27%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  40      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               788820     12.04%     94.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              350609      5.35%     99.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8214      0.13%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5027      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6554374                       # Type of FU issued
system.cpu.iq.rate                           2.203518                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       44189                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006742                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           15932906                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          10056909                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6217481                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               77152                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              48768                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        34808                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6385244                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   38990                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                   6578628                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           123957                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads        57962                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       256461                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          810                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       139501                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           101                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  67061                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  322337                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8936                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             7406571                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              4920                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                778162                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               420907                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                398                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    140                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8749                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            206                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          23377                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        62507                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                85884                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               6302571                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                690484                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168185                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1034525                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   574936                       # Number of branches executed
system.cpu.iew.exec_stores                     344041                       # Number of stores executed
system.cpu.iew.exec_rate                     2.118865                       # Inst execution rate
system.cpu.iew.wb_sent                        6277265                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       6252289                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4716019                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8879108                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.101960                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.531137                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         2699015                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             66931                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                129                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts         7828                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples      2447084                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.923778                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.365640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       762663     31.17%     31.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       765613     31.29%     62.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       288939     11.81%     74.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       201132      8.22%     82.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       105099      4.29%     86.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45733      1.87%     88.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        40852      1.67%     90.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        29838      1.22%     91.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       207215      8.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2447084                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2549900                       # Number of instructions committed
system.cpu.commit.committedOps                4707646                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         803107                       # Number of memory references committed
system.cpu.commit.loads                        521701                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     445994                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      32910                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4569831                       # Number of committed integer instructions.
system.cpu.commit.function_calls                42786                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       115534      2.45%      2.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3418542     72.62%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           15283      0.32%     75.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           338504      7.19%     82.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          16668      0.35%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             8      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          516279     10.97%     93.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         277157      5.89%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5422      0.12%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         4249      0.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4707646                       # Class of committed instruction
system.cpu.commit.bw_lim_events                207215                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      9646530                       # The number of ROB reads
system.cpu.rob.rob_writes                    15203404                       # The number of ROB writes
system.cpu.timesIdled                            1640                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          141637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2549900                       # Number of Instructions Simulated
system.cpu.committedOps                       4707646                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.166518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.166518                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.857252                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.857252                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10062001                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5919958                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     54917                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    29615                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2790988                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2545989                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2119136                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     32                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements               756                       # number of replacements
system.cpu.dcache.tags.tagsinuse           784.584682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              192237                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            254.281746                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   784.584682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.766196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.766196                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          914                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          417                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1810496                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1810496                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       621666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          621666                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       280463                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         280463                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        902129                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           902129                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       902129                       # number of overall hits
system.cpu.dcache.overall_hits::total          902129                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         1238                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1238                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1046                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2284                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2284                       # number of overall misses
system.cpu.dcache.overall_misses::total          2284                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     71046500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     71046500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     80171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80171000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    151217500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    151217500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    151217500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    151217500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       622904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       622904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       281509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       281509                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       904413                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       904413                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       904413                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       904413                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001987                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001987                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003716                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003716                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002525                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002525                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002525                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002525                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 57388.126010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57388.126010                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76645.315488                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76645.315488                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 66207.311734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66207.311734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 66207.311734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66207.311734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2002                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    80.080000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          533                       # number of writebacks
system.cpu.dcache.writebacks::total               533                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          610                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          610                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          614                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          614                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          614                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          628                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          628                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1670                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     37083000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     37083000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     78946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     78946000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    116029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    116029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    116029000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    116029000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001008                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003701                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59049.363057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59049.363057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75763.915547                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75763.915547                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69478.443114                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69478.443114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69478.443114                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69478.443114                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3302                       # number of replacements
system.cpu.icache.tags.tagsinuse           493.949688                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              415300                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            125.772259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   493.949688                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.964745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964745                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1224521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1224521                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       605599                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          605599                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        605599                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           605599                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       605599                       # number of overall hits
system.cpu.icache.overall_hits::total          605599                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4756                       # number of overall misses
system.cpu.icache.overall_misses::total          4756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    261578496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    261578496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    261578496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    261578496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    261578496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    261578496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       610355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       610355                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       610355                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       610355                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       610355                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       610355                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007792                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007792                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007792                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007792                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007792                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007792                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54999.683768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54999.683768                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54999.683768                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54999.683768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54999.683768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54999.683768                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1746                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                52                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.576923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3302                       # number of writebacks
system.cpu.icache.writebacks::total              3302                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          944                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          944                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          944                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          944                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          944                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          944                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3812                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3812                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         3812                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3812                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         3812                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3812                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    204850496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    204850496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    204850496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    204850496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    204850496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    204850496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006246                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006246                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006246                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53738.325289                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53738.325289                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53738.325289                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53738.325289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53738.325289                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53738.325289                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2545.405411                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1563.800638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        981.604773                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.047723                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.029956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.077680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3178                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          926                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.096985                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     79474                       # Number of tag accesses
system.l2.tags.data_accesses                    79474                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          533                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              533                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3299                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3299                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                132                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   132                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1870                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            301                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               301                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1870                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   433                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2303                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1870                       # number of overall hits
system.l2.overall_hits::cpu.data                  433                       # number of overall hits
system.l2.overall_hits::total                    2303                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              911                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 911                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1942                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1942                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          326                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             326                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1942                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1237                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3179                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1942                       # number of overall misses
system.l2.overall_misses::cpu.data               1237                       # number of overall misses
system.l2.overall_misses::total                  3179                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     76073500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      76073500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    179347000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    179347000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     32872500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     32872500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     179347000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     108946000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        288293000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    179347000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    108946000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       288293000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          533                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3299                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3299                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1043                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         3812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3812                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           627                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              3812                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1670                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5482                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             3812                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1670                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5482                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.873442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.873442                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.509444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509444                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.519936                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.519936                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.509444                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.740719                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.579898                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.509444                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.740719                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.579898                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83505.488474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83505.488474                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 92351.699279                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92351.699279                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 100835.889571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100835.889571                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 92351.699279                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 88072.756669                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90686.693929                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 92351.699279                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 88072.756669                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90686.693929                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            911                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1942                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          326                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          326                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1237                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3179                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1237                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3179                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     66963500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     66963500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    159937000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    159937000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     29612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     29612500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    159937000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     96576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    256513000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    159937000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     96576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    256513000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.873442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.873442                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.509444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.509444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.519936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.519936                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.509444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.740719                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.579898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.509444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.740719                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.579898                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73505.488474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73505.488474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 82356.848610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82356.848610                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90835.889571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90835.889571                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 82356.848610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78072.756669                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80689.839572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 82356.848610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78072.756669                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80689.839572                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3178                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2267                       # Transaction distribution
system.membus.trans_dist::ReadExReq               911                       # Transaction distribution
system.membus.trans_dist::ReadExResp              911                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2267                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3178                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3178    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3178                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3934000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16859750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         9540                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         4059                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1487251500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4438                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1043                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1043                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3812                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          627                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4096                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       455232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       140992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 596224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5482                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000730                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5478     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5482                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8605000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5716500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2505000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
