
Zone1_LOCAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076e4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000114  080077f4  080077f4  000087f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007908  08007908  00009014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007908  08007908  00009014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007908  08007908  00009014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007908  08007908  00008908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800790c  0800790c  0000890c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08007910  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c0c  20000014  08007924  00009014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001c20  08007924  00009c20  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00009014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014fc0  00000000  00000000  0000903d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003207  00000000  00000000  0001dffd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001260  00000000  00000000  00021208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e2c  00000000  00000000  00022468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000378e  00000000  00000000  00023294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137ee  00000000  00000000  00026a22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091159  00000000  00000000  0003a210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb369  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c98  00000000  00000000  000cb3ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000d0044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000014 	.word	0x20000014
 800012c:	00000000 	.word	0x00000000
 8000130:	080077dc 	.word	0x080077dc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000018 	.word	0x20000018
 800014c:	080077dc 	.word	0x080077dc

08000150 <HAL_SPI_TxRxCpltCallback>:
  uint8_t c = 0;
  for (int i = 0; i < n; i++) c ^= p[i];
  return c;
}

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	681b      	ldr	r3, [r3, #0]
 800015c:	4a0c      	ldr	r2, [pc, #48]	@ (8000190 <HAL_SPI_TxRxCpltCallback+0x40>)
 800015e:	4293      	cmp	r3, r2
 8000160:	d106      	bne.n	8000170 <HAL_SPI_TxRxCpltCallback+0x20>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_DMA_COMPLETE);
 8000162:	4b0c      	ldr	r3, [pc, #48]	@ (8000194 <HAL_SPI_TxRxCpltCallback+0x44>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	2104      	movs	r1, #4
 8000168:	4618      	mov	r0, r3
 800016a:	f004 f8f9 	bl	8004360 <osThreadFlagsSet>
	}
	else if (hspi->Instance == SPI2) {
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_DMA_COMPLETE);
	}
}
 800016e:	e00a      	b.n	8000186 <HAL_SPI_TxRxCpltCallback+0x36>
	else if (hspi->Instance == SPI2) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	4a08      	ldr	r2, [pc, #32]	@ (8000198 <HAL_SPI_TxRxCpltCallback+0x48>)
 8000176:	4293      	cmp	r3, r2
 8000178:	d105      	bne.n	8000186 <HAL_SPI_TxRxCpltCallback+0x36>
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_DMA_COMPLETE);
 800017a:	4b08      	ldr	r3, [pc, #32]	@ (800019c <HAL_SPI_TxRxCpltCallback+0x4c>)
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	2108      	movs	r1, #8
 8000180:	4618      	mov	r0, r3
 8000182:	f004 f8ed 	bl	8004360 <osThreadFlagsSet>
}
 8000186:	bf00      	nop
 8000188:	3708      	adds	r7, #8
 800018a:	46bd      	mov	sp, r7
 800018c:	bd80      	pop	{r7, pc}
 800018e:	bf00      	nop
 8000190:	40013000 	.word	0x40013000
 8000194:	20000264 	.word	0x20000264
 8000198:	40003800 	.word	0x40003800
 800019c:	20000268 	.word	0x20000268

080001a0 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1) {
 80001a8:	687b      	ldr	r3, [r7, #4]
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	4a0d      	ldr	r2, [pc, #52]	@ (80001e4 <HAL_SPI_ErrorCallback+0x44>)
 80001ae:	4293      	cmp	r3, r2
 80001b0:	d107      	bne.n	80001c2 <HAL_SPI_ErrorCallback+0x22>
		HAL_SPI_DMAStop(hspi);
 80001b2:	6878      	ldr	r0, [r7, #4]
 80001b4:	f003 fb9a 	bl	80038ec <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	2201      	movs	r2, #1
 80001bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	}
	else if (hspi->Instance == SPI2) {
		HAL_SPI_DMAStop(hspi);
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
	}
}
 80001c0:	e00b      	b.n	80001da <HAL_SPI_ErrorCallback+0x3a>
	else if (hspi->Instance == SPI2) {
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	4a08      	ldr	r2, [pc, #32]	@ (80001e8 <HAL_SPI_ErrorCallback+0x48>)
 80001c8:	4293      	cmp	r3, r2
 80001ca:	d106      	bne.n	80001da <HAL_SPI_ErrorCallback+0x3a>
		HAL_SPI_DMAStop(hspi);
 80001cc:	6878      	ldr	r0, [r7, #4]
 80001ce:	f003 fb8d 	bl	80038ec <HAL_SPI_DMAStop>
		hspi->State = HAL_SPI_STATE_READY; // 강제로 통신 가능 상태로 복구
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	2201      	movs	r2, #1
 80001d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
}
 80001da:	bf00      	nop
 80001dc:	3708      	adds	r7, #8
 80001de:	46bd      	mov	sp, r7
 80001e0:	bd80      	pop	{r7, pc}
 80001e2:	bf00      	nop
 80001e4:	40013000 	.word	0x40013000
 80001e8:	40003800 	.word	0x40003800

080001ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 80001f6:	88fb      	ldrh	r3, [r7, #6]
 80001f8:	2b08      	cmp	r3, #8
 80001fa:	d003      	beq.n	8000204 <HAL_GPIO_EXTI_Callback+0x18>
 80001fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000200:	d007      	beq.n	8000212 <HAL_GPIO_EXTI_Callback+0x26>
		break;
	case DRDY_PEDAL_Pin:
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_READ);
		break;
	default:
		break;
 8000202:	e00d      	b.n	8000220 <HAL_GPIO_EXTI_Callback+0x34>
		osThreadFlagsSet(SPI1Handle, FLAG_SONIC_READ);
 8000204:	4b08      	ldr	r3, [pc, #32]	@ (8000228 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	2101      	movs	r1, #1
 800020a:	4618      	mov	r0, r3
 800020c:	f004 f8a8 	bl	8004360 <osThreadFlagsSet>
		break;
 8000210:	e006      	b.n	8000220 <HAL_GPIO_EXTI_Callback+0x34>
		osThreadFlagsSet(SPI2Handle, FLAG_PEDAL_READ);
 8000212:	4b06      	ldr	r3, [pc, #24]	@ (800022c <HAL_GPIO_EXTI_Callback+0x40>)
 8000214:	681b      	ldr	r3, [r3, #0]
 8000216:	2102      	movs	r1, #2
 8000218:	4618      	mov	r0, r3
 800021a:	f004 f8a1 	bl	8004360 <osThreadFlagsSet>
		break;
 800021e:	bf00      	nop
	}
}
 8000220:	bf00      	nop
 8000222:	3708      	adds	r7, #8
 8000224:	46bd      	mov	sp, r7
 8000226:	bd80      	pop	{r7, pc}
 8000228:	20000264 	.word	0x20000264
 800022c:	20000268 	.word	0x20000268

08000230 <Put_Latest_Data>:
uint8_t state_global = OFF;
uint8_t global_tx_counter = 0;
volatile uint8_t FLAG_CAN_STOP = 0;


void Put_Latest_Data(osMessageQueueId_t queueHandle, int16_t data){ // Size 1 Queue Overwrite하기
 8000230:	b580      	push	{r7, lr}
 8000232:	b084      	sub	sp, #16
 8000234:	af00      	add	r7, sp, #0
 8000236:	6078      	str	r0, [r7, #4]
 8000238:	460b      	mov	r3, r1
 800023a:	807b      	strh	r3, [r7, #2]
	int16_t msg = data;
 800023c:	887b      	ldrh	r3, [r7, #2]
 800023e:	81fb      	strh	r3, [r7, #14]
	    if(osMessageQueueGetCount(queueHandle) > 0){
 8000240:	6878      	ldr	r0, [r7, #4]
 8000242:	f004 fad5 	bl	80047f0 <osMessageQueueGetCount>
 8000246:	4603      	mov	r3, r0
 8000248:	2b00      	cmp	r3, #0
 800024a:	d006      	beq.n	800025a <Put_Latest_Data+0x2a>
	        int16_t dummy;
	        osMessageQueueGet(queueHandle, &dummy, NULL, 0);
 800024c:	f107 010c 	add.w	r1, r7, #12
 8000250:	2300      	movs	r3, #0
 8000252:	2200      	movs	r2, #0
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f004 fa6d 	bl	8004734 <osMessageQueueGet>
	    }
	    osMessageQueuePut(queueHandle, &msg, 0, 0);
 800025a:	f107 010e 	add.w	r1, r7, #14
 800025e:	2300      	movs	r3, #0
 8000260:	2200      	movs	r2, #0
 8000262:	6878      	ldr	r0, [r7, #4]
 8000264:	f004 fa06 	bl	8004674 <osMessageQueuePut>
}
 8000268:	bf00      	nop
 800026a:	3710      	adds	r7, #16
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <CAN_ERR_HANDLE>:

void CAN_ERR_HANDLE(uint32_t ID, CAN_Err_Type type){ //송,수신 포괄 에러 처리
 8000270:	b580      	push	{r7, lr}
 8000272:	b082      	sub	sp, #8
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
 8000278:	460b      	mov	r3, r1
 800027a:	70fb      	strb	r3, [r7, #3]
	switch(ID){
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8000282:	4293      	cmp	r3, r2
 8000284:	d034      	beq.n	80002f0 <CAN_ERR_HANDLE+0x80>
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800028c:	d23d      	bcs.n	800030a <CAN_ERR_HANDLE+0x9a>
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	2b40      	cmp	r3, #64	@ 0x40
 8000292:	d008      	beq.n	80002a6 <CAN_ERR_HANDLE+0x36>
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	2b40      	cmp	r3, #64	@ 0x40
 8000298:	d837      	bhi.n	800030a <CAN_ERR_HANDLE+0x9a>
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	2b04      	cmp	r3, #4
 800029e:	d016      	beq.n	80002ce <CAN_ERR_HANDLE+0x5e>
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2b10      	cmp	r3, #16
 80002a4:	d131      	bne.n	800030a <CAN_ERR_HANDLE+0x9a>
	case ID_1_SONIC:
	case ID_1_PEDAL: // zone1이 망가진거같은 경우
		can_rx_err_cnt.z1++;
 80002a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000320 <CAN_ERR_HANDLE+0xb0>)
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	3301      	adds	r3, #1
 80002ac:	b2da      	uxtb	r2, r3
 80002ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000320 <CAN_ERR_HANDLE+0xb0>)
 80002b0:	701a      	strb	r2, [r3, #0]
		if(can_rx_err_cnt.z1>=20){
 80002b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000320 <CAN_ERR_HANDLE+0xb0>)
 80002b4:	781b      	ldrb	r3, [r3, #0]
 80002b6:	2b13      	cmp	r3, #19
 80002b8:	d929      	bls.n	800030e <CAN_ERR_HANDLE+0x9e>
			FLAG_CAN_STOP = 1; // 주체가 나임. 내 can이 망가진거면 can 끄고 비상정지 해야됌. 왜냐면 어짜피 페달 데이터나 Emergency 상태 전파를 못받으니깐
 80002ba:	4b1a      	ldr	r3, [pc, #104]	@ (8000324 <CAN_ERR_HANDLE+0xb4>)
 80002bc:	2201      	movs	r2, #1
 80002be:	701a      	strb	r2, [r3, #0]
			HAL_CAN_Stop(&hcan);
 80002c0:	4819      	ldr	r0, [pc, #100]	@ (8000328 <CAN_ERR_HANDLE+0xb8>)
 80002c2:	f001 fb27 	bl	8001914 <HAL_CAN_Stop>
			state_global = BROKEN_SELF; // 내 CAN 망가졌어요
 80002c6:	4b19      	ldr	r3, [pc, #100]	@ (800032c <CAN_ERR_HANDLE+0xbc>)
 80002c8:	2240      	movs	r2, #64	@ 0x40
 80002ca:	701a      	strb	r2, [r3, #0]
		}
		break;
 80002cc:	e01f      	b.n	800030e <CAN_ERR_HANDLE+0x9e>
	case ID_CENTRAL_STATUS:
		can_rx_err_cnt.central++;
 80002ce:	4b14      	ldr	r3, [pc, #80]	@ (8000320 <CAN_ERR_HANDLE+0xb0>)
 80002d0:	791b      	ldrb	r3, [r3, #4]
 80002d2:	3301      	adds	r3, #1
 80002d4:	b2da      	uxtb	r2, r3
 80002d6:	4b12      	ldr	r3, [pc, #72]	@ (8000320 <CAN_ERR_HANDLE+0xb0>)
 80002d8:	711a      	strb	r2, [r3, #4]
		if(can_rx_err_cnt.central>=20 || type == ERR_TYPE_RX_TIMEOUT){
 80002da:	4b11      	ldr	r3, [pc, #68]	@ (8000320 <CAN_ERR_HANDLE+0xb0>)
 80002dc:	791b      	ldrb	r3, [r3, #4]
 80002de:	2b13      	cmp	r3, #19
 80002e0:	d802      	bhi.n	80002e8 <CAN_ERR_HANDLE+0x78>
 80002e2:	78fb      	ldrb	r3, [r7, #3]
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	d114      	bne.n	8000312 <CAN_ERR_HANDLE+0xa2>
			state_global = CENTRAL_DOWN;
 80002e8:	4b10      	ldr	r3, [pc, #64]	@ (800032c <CAN_ERR_HANDLE+0xbc>)
 80002ea:	2220      	movs	r2, #32
 80002ec:	701a      	strb	r2, [r3, #0]
			// 별도로 Task에서쏘자 Emergency는
			//  중앙터졌다.
			// Zone에서 Hearbeat이제 안보내고 안받음. 어짜피 관리할 메인이 없어요.이제 CAN은 ZONE1<->ZONE2만 씀.
		}
		break;
 80002ee:	e010      	b.n	8000312 <CAN_ERR_HANDLE+0xa2>

	case ID_HARDWARE_ERR:
		if(type == ERR_TYPE_HW){
 80002f0:	78fb      	ldrb	r3, [r7, #3]
 80002f2:	2b03      	cmp	r3, #3
 80002f4:	d10f      	bne.n	8000316 <CAN_ERR_HANDLE+0xa6>
			FLAG_CAN_STOP = 1;
 80002f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000324 <CAN_ERR_HANDLE+0xb4>)
 80002f8:	2201      	movs	r2, #1
 80002fa:	701a      	strb	r2, [r3, #0]
			HAL_CAN_Stop(&hcan);
 80002fc:	480a      	ldr	r0, [pc, #40]	@ (8000328 <CAN_ERR_HANDLE+0xb8>)
 80002fe:	f001 fb09 	bl	8001914 <HAL_CAN_Stop>
			state_global = BROKEN_SELF;
 8000302:	4b0a      	ldr	r3, [pc, #40]	@ (800032c <CAN_ERR_HANDLE+0xbc>)
 8000304:	2240      	movs	r2, #64	@ 0x40
 8000306:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000308:	e005      	b.n	8000316 <CAN_ERR_HANDLE+0xa6>

	default:
		break;
 800030a:	bf00      	nop
 800030c:	e004      	b.n	8000318 <CAN_ERR_HANDLE+0xa8>
		break;
 800030e:	bf00      	nop
 8000310:	e002      	b.n	8000318 <CAN_ERR_HANDLE+0xa8>
		break;
 8000312:	bf00      	nop
 8000314:	e000      	b.n	8000318 <CAN_ERR_HANDLE+0xa8>
		break;
 8000316:	bf00      	nop
	}
}
 8000318:	bf00      	nop
 800031a:	3708      	adds	r7, #8
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}
 8000320:	200002bc 	.word	0x200002bc
 8000324:	200002c9 	.word	0x200002c9
 8000328:	20000030 	.word	0x20000030
 800032c:	20000000 	.word	0x20000000

08000330 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b08e      	sub	sp, #56	@ 0x38
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	CAN_Payload_t payload = { 0 };
 8000338:	f107 030c 	add.w	r3, r7, #12
 800033c:	2200      	movs	r2, #0
 800033e:	601a      	str	r2, [r3, #0]
 8000340:	605a      	str	r2, [r3, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000342:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000346:	485a      	ldr	r0, [pc, #360]	@ (80004b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>)
 8000348:	f002 fd0e 	bl	8002d68 <HAL_GPIO_TogglePin>
    if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, payload.bytes) == HAL_OK){
 800034c:	f107 030c 	add.w	r3, r7, #12
 8000350:	f107 0214 	add.w	r2, r7, #20
 8000354:	2100      	movs	r1, #0
 8000356:	6878      	ldr	r0, [r7, #4]
 8000358:	f001 fc28 	bl	8001bac <HAL_CAN_GetRxMessage>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	f040 80a2 	bne.w	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    	if(rxHeader.IDE == CAN_ID_STD){
 8000364:	69fb      	ldr	r3, [r7, #28]
 8000366:	2b00      	cmp	r3, #0
 8000368:	f040 809e 	bne.w	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    			uint8_t received_sum = 0;
 800036c:	2300      	movs	r3, #0
 800036e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 8000372:	2300      	movs	r3, #0
 8000374:	633b      	str	r3, [r7, #48]	@ 0x30
 8000376:	e00c      	b.n	8000392 <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
    				received_sum += payload.bytes[i];
 8000378:	f107 020c 	add.w	r2, r7, #12
 800037c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800037e:	4413      	add	r3, r2
 8000380:	781a      	ldrb	r2, [r3, #0]
 8000382:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000386:	4413      	add	r3, r2
 8000388:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    			for (int i = 0; i < 7; i++) { // Checksum
 800038c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800038e:	3301      	adds	r3, #1
 8000390:	633b      	str	r3, [r7, #48]	@ 0x30
 8000392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000394:	2b06      	cmp	r3, #6
 8000396:	ddef      	ble.n	8000378 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>
    			}
    			if (received_sum != payload.bytes[7]) { // 16이나 32이나 어짜피 맨끝
 8000398:	7cfb      	ldrb	r3, [r7, #19]
 800039a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800039e:	429a      	cmp	r2, r3
 80003a0:	d005      	beq.n	80003ae <HAL_CAN_RxFifo0MsgPendingCallback+0x7e>
    				CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_CHKSUM);
 80003a2:	697b      	ldr	r3, [r7, #20]
 80003a4:	2104      	movs	r1, #4
 80003a6:	4618      	mov	r0, r3
 80003a8:	f7ff ff62 	bl	8000270 <CAN_ERR_HANDLE>
    				return; // 이번거 데이터 오염되었다 판단, 그냥 건너뜀
 80003ac:	e07c      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    			}
    			switch (rxHeader.StdId) {
 80003ae:	697b      	ldr	r3, [r7, #20]
 80003b0:	2b04      	cmp	r3, #4
 80003b2:	d04e      	beq.n	8000452 <HAL_CAN_RxFifo0MsgPendingCallback+0x122>
 80003b4:	2b04      	cmp	r3, #4
 80003b6:	d877      	bhi.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
 80003b8:	2b01      	cmp	r3, #1
 80003ba:	d002      	beq.n	80003c2 <HAL_CAN_RxFifo0MsgPendingCallback+0x92>
 80003bc:	2b02      	cmp	r3, #2
 80003be:	d024      	beq.n	800040a <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
 80003c0:	e072      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    			case ID_CENTRAL_MOTOR_ERR:
    				if (payload.data16.counter == last_counter.central) {
 80003c2:	7cba      	ldrb	r2, [r7, #18]
 80003c4:	4b3b      	ldr	r3, [pc, #236]	@ (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80003c6:	791b      	ldrb	r3, [r3, #4]
 80003c8:	429a      	cmp	r2, r3
 80003ca:	d10f      	bne.n	80003ec <HAL_CAN_RxFifo0MsgPendingCallback+0xbc>
    					if (++stuck_counter.central > 5) {
 80003cc:	4b3a      	ldr	r3, [pc, #232]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80003ce:	791b      	ldrb	r3, [r3, #4]
 80003d0:	3301      	adds	r3, #1
 80003d2:	b2da      	uxtb	r2, r3
 80003d4:	4b38      	ldr	r3, [pc, #224]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80003d6:	711a      	strb	r2, [r3, #4]
 80003d8:	4b37      	ldr	r3, [pc, #220]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80003da:	791b      	ldrb	r3, [r3, #4]
 80003dc:	2b05      	cmp	r3, #5
 80003de:	d90b      	bls.n	80003f8 <HAL_CAN_RxFifo0MsgPendingCallback+0xc8>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 80003e0:	697b      	ldr	r3, [r7, #20]
 80003e2:	2100      	movs	r1, #0
 80003e4:	4618      	mov	r0, r3
 80003e6:	f7ff ff43 	bl	8000270 <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 80003ea:	e05d      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 80003ec:	4b32      	ldr	r3, [pc, #200]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 80003f2:	7cba      	ldrb	r2, [r7, #18]
 80003f4:	4b2f      	ldr	r3, [pc, #188]	@ (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 80003f6:	711a      	strb	r2, [r3, #4]
    				}

    				state_global = MOTOR_ERR;
 80003f8:	4b30      	ldr	r3, [pc, #192]	@ (80004bc <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 80003fa:	2210      	movs	r2, #16
 80003fc:	701a      	strb	r2, [r3, #0]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 80003fe:	f001 f877 	bl	80014f0 <HAL_GetTick>
 8000402:	4603      	mov	r3, r0
 8000404:	4a2e      	ldr	r2, [pc, #184]	@ (80004c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 8000406:	6013      	str	r3, [r2, #0]
    				break;
 8000408:	e04e      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    			case ID_CENTRAL_EMERGENCY:
    				if (payload.data16.counter == last_counter.central) {
 800040a:	7cba      	ldrb	r2, [r7, #18]
 800040c:	4b29      	ldr	r3, [pc, #164]	@ (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800040e:	791b      	ldrb	r3, [r3, #4]
 8000410:	429a      	cmp	r2, r3
 8000412:	d10f      	bne.n	8000434 <HAL_CAN_RxFifo0MsgPendingCallback+0x104>
    					if (++stuck_counter.central > 5) {
 8000414:	4b28      	ldr	r3, [pc, #160]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000416:	791b      	ldrb	r3, [r3, #4]
 8000418:	3301      	adds	r3, #1
 800041a:	b2da      	uxtb	r2, r3
 800041c:	4b26      	ldr	r3, [pc, #152]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800041e:	711a      	strb	r2, [r3, #4]
 8000420:	4b25      	ldr	r3, [pc, #148]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000422:	791b      	ldrb	r3, [r3, #4]
 8000424:	2b05      	cmp	r3, #5
 8000426:	d90b      	bls.n	8000440 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8000428:	697b      	ldr	r3, [r7, #20]
 800042a:	2100      	movs	r1, #0
 800042c:	4618      	mov	r0, r3
 800042e:	f7ff ff1f 	bl	8000270 <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 8000432:	e039      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 8000434:	4b20      	ldr	r3, [pc, #128]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000436:	2200      	movs	r2, #0
 8000438:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 800043a:	7cba      	ldrb	r2, [r7, #18]
 800043c:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 800043e:	711a      	strb	r2, [r3, #4]
    				}

    				state_global = EMERGENCY;
 8000440:	4b1e      	ldr	r3, [pc, #120]	@ (80004bc <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8000442:	2208      	movs	r2, #8
 8000444:	701a      	strb	r2, [r3, #0]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 8000446:	f001 f853 	bl	80014f0 <HAL_GetTick>
 800044a:	4603      	mov	r3, r0
 800044c:	4a1c      	ldr	r2, [pc, #112]	@ (80004c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 800044e:	6013      	str	r3, [r2, #0]
    				break;
 8000450:	e02a      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    			case ID_CENTRAL_STATUS:
    				if (payload.data16.counter == last_counter.central) {
 8000452:	7cba      	ldrb	r2, [r7, #18]
 8000454:	4b17      	ldr	r3, [pc, #92]	@ (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8000456:	791b      	ldrb	r3, [r3, #4]
 8000458:	429a      	cmp	r2, r3
 800045a:	d10f      	bne.n	800047c <HAL_CAN_RxFifo0MsgPendingCallback+0x14c>
    					if (++stuck_counter.central > 5) {
 800045c:	4b16      	ldr	r3, [pc, #88]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800045e:	791b      	ldrb	r3, [r3, #4]
 8000460:	3301      	adds	r3, #1
 8000462:	b2da      	uxtb	r2, r3
 8000464:	4b14      	ldr	r3, [pc, #80]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 8000466:	711a      	strb	r2, [r3, #4]
 8000468:	4b13      	ldr	r3, [pc, #76]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800046a:	791b      	ldrb	r3, [r3, #4]
 800046c:	2b05      	cmp	r3, #5
 800046e:	d90b      	bls.n	8000488 <HAL_CAN_RxFifo0MsgPendingCallback+0x158>
    						CAN_ERR_HANDLE(rxHeader.StdId, ERR_TYPE_RX_STUCK);
 8000470:	697b      	ldr	r3, [r7, #20]
 8000472:	2100      	movs	r1, #0
 8000474:	4618      	mov	r0, r3
 8000476:	f7ff fefb 	bl	8000270 <CAN_ERR_HANDLE>
    						return; // 처리 후 return
 800047a:	e015      	b.n	80004a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x178>
    					}
    				}
    				else {
    					stuck_counter.central = 0;
 800047c:	4b0e      	ldr	r3, [pc, #56]	@ (80004b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x188>)
 800047e:	2200      	movs	r2, #0
 8000480:	711a      	strb	r2, [r3, #4]
    					last_counter.central = payload.data16.counter;
 8000482:	7cba      	ldrb	r2, [r7, #18]
 8000484:	4b0b      	ldr	r3, [pc, #44]	@ (80004b4 <HAL_CAN_RxFifo0MsgPendingCallback+0x184>)
 8000486:	711a      	strb	r2, [r3, #4]
    				}

    				if (rxHeader.DLC == 8) {
 8000488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800048a:	2b08      	cmp	r3, #8
 800048c:	d103      	bne.n	8000496 <HAL_CAN_RxFifo0MsgPendingCallback+0x166>
    					state_global = payload.data16.data;
 800048e:	89bb      	ldrh	r3, [r7, #12]
 8000490:	b2da      	uxtb	r2, r3
 8000492:	4b0a      	ldr	r3, [pc, #40]	@ (80004bc <HAL_CAN_RxFifo0MsgPendingCallback+0x18c>)
 8000494:	701a      	strb	r2, [r3, #0]
    					//dataL=payload.data32.data1; dataH=payload.data32.data2;
    					// ID에 따라 위에 두개 중 필요한거 선택
    				}
    				can_rx_err_cnt.central = 0;
 8000496:	4b0b      	ldr	r3, [pc, #44]	@ (80004c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x194>)
 8000498:	2200      	movs	r2, #0
 800049a:	711a      	strb	r2, [r3, #4]
    				last_zone_rx_time = HAL_GetTick(); // 중앙제어기 HeartBeat 감지용
 800049c:	f001 f828 	bl	80014f0 <HAL_GetTick>
 80004a0:	4603      	mov	r3, r0
 80004a2:	4a07      	ldr	r2, [pc, #28]	@ (80004c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x190>)
 80004a4:	6013      	str	r3, [r2, #0]
    				break;
 80004a6:	bf00      	nop
    			}
    	}
    }
}
 80004a8:	3738      	adds	r7, #56	@ 0x38
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	bf00      	nop
 80004b0:	40011000 	.word	0x40011000
 80004b4:	200002b4 	.word	0x200002b4
 80004b8:	200002ac 	.word	0x200002ac
 80004bc:	20000000 	.word	0x20000000
 80004c0:	200002c4 	.word	0x200002c4
 80004c4:	200002bc 	.word	0x200002bc

080004c8 <CAN_INIT>:

void CAN_INIT() {
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b08a      	sub	sp, #40	@ 0x28
 80004cc:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef canFilter;

	canFilter.FilterBank = 0;                       // 필터 뱅크 0번 사용 -> LIST로 중앙 제어기 4개 받기
 80004ce:	2300      	movs	r3, #0
 80004d0:	617b      	str	r3, [r7, #20]
	canFilter.FilterMode = CAN_FILTERMODE_IDLIST;   // 마스크 모드
 80004d2:	2301      	movs	r3, #1
 80004d4:	61bb      	str	r3, [r7, #24]
	canFilter.FilterScale = CAN_FILTERSCALE_16BIT;
 80004d6:	2300      	movs	r3, #0
 80004d8:	61fb      	str	r3, [r7, #28]
	canFilter.FilterIdHigh = (0x001 << 5);
 80004da:	2320      	movs	r3, #32
 80004dc:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x002 << 5);
 80004de:	2340      	movs	r3, #64	@ 0x40
 80004e0:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x004 << 5);
 80004e2:	2380      	movs	r3, #128	@ 0x80
 80004e4:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);             // 모든 비트를 무시 -> 모든 ID 수신
 80004e6:	2300      	movs	r3, #0
 80004e8:	60fb      	str	r3, [r7, #12]
	canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;  // FIFO 0번에 할당
 80004ea:	2300      	movs	r3, #0
 80004ec:	613b      	str	r3, [r7, #16]
	canFilter.FilterActivation = ENABLE;            // 필터 활성화
 80004ee:	2301      	movs	r3, #1
 80004f0:	623b      	str	r3, [r7, #32]
	canFilter.SlaveStartFilterBank = 14;
 80004f2:	230e      	movs	r3, #14
 80004f4:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 80004f6:	463b      	mov	r3, r7
 80004f8:	4619      	mov	r1, r3
 80004fa:	4816      	ldr	r0, [pc, #88]	@ (8000554 <CAN_INIT+0x8c>)
 80004fc:	f001 f8fd 	bl	80016fa <HAL_CAN_ConfigFilter>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <CAN_INIT+0x42>
		Error_Handler();
 8000506:	f000 fcd5 	bl	8000eb4 <Error_Handler>
	}

	canFilter.FilterBank = 1;
 800050a:	2301      	movs	r3, #1
 800050c:	617b      	str	r3, [r7, #20]
	canFilter.FilterIdHigh = (0x001 << 5);
 800050e:	2320      	movs	r3, #32
 8000510:	603b      	str	r3, [r7, #0]
	canFilter.FilterIdLow = (0x000 << 5);
 8000512:	2300      	movs	r3, #0
 8000514:	607b      	str	r3, [r7, #4]
	canFilter.FilterMaskIdHigh = (0x000 << 5);
 8000516:	2300      	movs	r3, #0
 8000518:	60bb      	str	r3, [r7, #8]
	canFilter.FilterMaskIdLow = (0x000 << 5);
 800051a:	2300      	movs	r3, #0
 800051c:	60fb      	str	r3, [r7, #12]

	if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 800051e:	463b      	mov	r3, r7
 8000520:	4619      	mov	r1, r3
 8000522:	480c      	ldr	r0, [pc, #48]	@ (8000554 <CAN_INIT+0x8c>)
 8000524:	f001 f8e9 	bl	80016fa <HAL_CAN_ConfigFilter>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <CAN_INIT+0x6a>
		Error_Handler();
 800052e:	f000 fcc1 	bl	8000eb4 <Error_Handler>
	}

	// CAN 설정 2.
	last_zone_rx_time = HAL_GetTick();
 8000532:	f000 ffdd 	bl	80014f0 <HAL_GetTick>
 8000536:	4603      	mov	r3, r0
 8000538:	4a07      	ldr	r2, [pc, #28]	@ (8000558 <CAN_INIT+0x90>)
 800053a:	6013      	str	r3, [r2, #0]
	HAL_CAN_Start(&hcan);
 800053c:	4805      	ldr	r0, [pc, #20]	@ (8000554 <CAN_INIT+0x8c>)
 800053e:	f001 f9a5 	bl	800188c <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000542:	2102      	movs	r1, #2
 8000544:	4803      	ldr	r0, [pc, #12]	@ (8000554 <CAN_INIT+0x8c>)
 8000546:	f001 fc79 	bl	8001e3c <HAL_CAN_ActivateNotification>
}
 800054a:	bf00      	nop
 800054c:	3728      	adds	r7, #40	@ 0x28
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}
 8000552:	bf00      	nop
 8000554:	20000030 	.word	0x20000030
 8000558:	200002c4 	.word	0x200002c4

0800055c <CAN_SEND>:

void CAN_SEND(uint32_t ID) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b08e      	sub	sp, #56	@ 0x38
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
	    CAN_TxHeaderTypeDef txHeader ={0};
 8000564:	f107 0314 	add.w	r3, r7, #20
 8000568:	2200      	movs	r2, #0
 800056a:	601a      	str	r2, [r3, #0]
 800056c:	605a      	str	r2, [r3, #4]
 800056e:	609a      	str	r2, [r3, #8]
 8000570:	60da      	str	r2, [r3, #12]
 8000572:	611a      	str	r2, [r3, #16]
 8000574:	615a      	str	r2, [r3, #20]
	    uint32_t txMailbox;
	    CAN_Payload_t payload ={0};
 8000576:	f107 0308 	add.w	r3, r7, #8
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
 800057e:	605a      	str	r2, [r3, #4]

	    // 2. 필수 필드 명시적 설정
	    txHeader.IDE = CAN_ID_STD;      // 표준 ID 사용 (11비트)
 8000580:	2300      	movs	r3, #0
 8000582:	61fb      	str	r3, [r7, #28]
	    txHeader.RTR = CAN_RTR_DATA;    // 리모트가 아닌 '데이터' 프레임
 8000584:	2300      	movs	r3, #0
 8000586:	623b      	str	r3, [r7, #32]
	    txHeader.TransmitGlobalTime = DISABLE;
 8000588:	2300      	movs	r3, #0
 800058a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	    txHeader.StdId = ID;
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	617b      	str	r3, [r7, #20]
	    txHeader.DLC = 8;
 8000592:	2308      	movs	r3, #8
 8000594:	627b      	str	r3, [r7, #36]	@ 0x24

	    switch(ID){
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	2b71      	cmp	r3, #113	@ 0x71
 800059a:	d020      	beq.n	80005de <CAN_SEND+0x82>
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	2b71      	cmp	r3, #113	@ 0x71
 80005a0:	d821      	bhi.n	80005e6 <CAN_SEND+0x8a>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	2b10      	cmp	r3, #16
 80005a6:	d003      	beq.n	80005b0 <CAN_SEND+0x54>
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	2b40      	cmp	r3, #64	@ 0x40
 80005ac:	d006      	beq.n	80005bc <CAN_SEND+0x60>
			break;
		case ID_1_HB: // heartbeat
			payload.data16.data = state_global;
			break;
		default:
			break;
 80005ae:	e01a      	b.n	80005e6 <CAN_SEND+0x8a>
			payload.data16.data = g_distance;
 80005b0:	4b32      	ldr	r3, [pc, #200]	@ (800067c <CAN_SEND+0x120>)
 80005b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005b6:	b29b      	uxth	r3, r3
 80005b8:	813b      	strh	r3, [r7, #8]
			break;
 80005ba:	e015      	b.n	80005e8 <CAN_SEND+0x8c>
			if(state_global == DRIVE || state_global == CENTRAL_DOWN) payload.data16.data = g_pedal;
 80005bc:	4b30      	ldr	r3, [pc, #192]	@ (8000680 <CAN_SEND+0x124>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2b04      	cmp	r3, #4
 80005c2:	d003      	beq.n	80005cc <CAN_SEND+0x70>
 80005c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000680 <CAN_SEND+0x124>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b20      	cmp	r3, #32
 80005ca:	d105      	bne.n	80005d8 <CAN_SEND+0x7c>
 80005cc:	4b2d      	ldr	r3, [pc, #180]	@ (8000684 <CAN_SEND+0x128>)
 80005ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80005d2:	b29b      	uxth	r3, r3
 80005d4:	813b      	strh	r3, [r7, #8]
			break;
 80005d6:	e007      	b.n	80005e8 <CAN_SEND+0x8c>
			else payload.data16.data = 0;
 80005d8:	2300      	movs	r3, #0
 80005da:	813b      	strh	r3, [r7, #8]
			break;
 80005dc:	e004      	b.n	80005e8 <CAN_SEND+0x8c>
			payload.data16.data = state_global;
 80005de:	4b28      	ldr	r3, [pc, #160]	@ (8000680 <CAN_SEND+0x124>)
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	813b      	strh	r3, [r7, #8]
			break;
 80005e4:	e000      	b.n	80005e8 <CAN_SEND+0x8c>
			break;
 80005e6:	bf00      	nop
	    }

	    payload.data16.counter = global_tx_counter++;
 80005e8:	4b27      	ldr	r3, [pc, #156]	@ (8000688 <CAN_SEND+0x12c>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	1c5a      	adds	r2, r3, #1
 80005ee:	b2d1      	uxtb	r1, r2
 80005f0:	4a25      	ldr	r2, [pc, #148]	@ (8000688 <CAN_SEND+0x12c>)
 80005f2:	7011      	strb	r1, [r2, #0]
 80005f4:	73bb      	strb	r3, [r7, #14]
	    uint8_t sum = 0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 80005fc:	2300      	movs	r3, #0
 80005fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8000600:	e00c      	b.n	800061c <CAN_SEND+0xc0>
	        	sum += payload.bytes[i];
 8000602:	f107 0208 	add.w	r2, r7, #8
 8000606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000608:	4413      	add	r3, r2
 800060a:	781a      	ldrb	r2, [r3, #0]
 800060c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000610:	4413      	add	r3, r2
 8000612:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	        for (int i = 0; i < 7; i++) {
 8000616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000618:	3301      	adds	r3, #1
 800061a:	633b      	str	r3, [r7, #48]	@ 0x30
 800061c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800061e:	2b06      	cmp	r3, #6
 8000620:	ddef      	ble.n	8000602 <CAN_SEND+0xa6>
	        }
	        payload.data16.checksum = sum;
 8000622:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000626:	73fb      	strb	r3, [r7, #15]

	    uint32_t tick = HAL_GetTick();
 8000628:	f000 ff62 	bl	80014f0 <HAL_GetTick>
 800062c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 800062e:	e00b      	b.n	8000648 <CAN_SEND+0xec>
	    	if (HAL_GetTick() - tick > 10) {
 8000630:	f000 ff5e 	bl	80014f0 <HAL_GetTick>
 8000634:	4602      	mov	r2, r0
 8000636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000638:	1ad3      	subs	r3, r2, r3
 800063a:	2b0a      	cmp	r3, #10
 800063c:	d904      	bls.n	8000648 <CAN_SEND+0xec>
	    		CAN_ERR_HANDLE(ID, ERR_TYPE_TX_FAIL); // 메일박스 고임 타임아웃처리
 800063e:	2102      	movs	r1, #2
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff fe15 	bl	8000270 <CAN_ERR_HANDLE>
 8000646:	e015      	b.n	8000674 <CAN_SEND+0x118>
	    while (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0) {
 8000648:	4810      	ldr	r0, [pc, #64]	@ (800068c <CAN_SEND+0x130>)
 800064a:	f001 fa7b 	bl	8001b44 <HAL_CAN_GetTxMailboxesFreeLevel>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d0ed      	beq.n	8000630 <CAN_SEND+0xd4>
	    		return; // 타임아웃 시 포기
	    	}
	    }

	    if (HAL_CAN_AddTxMessage(&hcan, &txHeader, payload.bytes, &txMailbox) != HAL_OK) {
 8000654:	f107 0310 	add.w	r3, r7, #16
 8000658:	f107 0208 	add.w	r2, r7, #8
 800065c:	f107 0114 	add.w	r1, r7, #20
 8000660:	480a      	ldr	r0, [pc, #40]	@ (800068c <CAN_SEND+0x130>)
 8000662:	f001 f9a0 	bl	80019a6 <HAL_CAN_AddTxMessage>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d003      	beq.n	8000674 <CAN_SEND+0x118>
	    	CAN_ERR_HANDLE(ID, ERR_TYPE_HW); // 창구에서 거절
 800066c:	2103      	movs	r1, #3
 800066e:	6878      	ldr	r0, [r7, #4]
 8000670:	f7ff fdfe 	bl	8000270 <CAN_ERR_HANDLE>
	    }
}
 8000674:	3738      	adds	r7, #56	@ 0x38
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20000274 	.word	0x20000274
 8000680:	20000000 	.word	0x20000000
 8000684:	2000027a 	.word	0x2000027a
 8000688:	200002c8 	.word	0x200002c8
 800068c:	20000030 	.word	0x20000030

08000690 <HAL_CAN_ErrorCallback>:

void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan) {
 8000690:	b580      	push	{r7, lr}
 8000692:	b08e      	sub	sp, #56	@ 0x38
 8000694:	af00      	add	r7, sp, #0
 8000696:	6078      	str	r0, [r7, #4]
	      uint32_t err = HAL_CAN_GetError(hcan);
 8000698:	6878      	ldr	r0, [r7, #4]
 800069a:	f001 fe0e 	bl	80022ba <HAL_CAN_GetError>
 800069e:	62f8      	str	r0, [r7, #44]	@ 0x2c
	      uint8_t any = 0;
 80006a0:	2300      	movs	r3, #0
 80006a2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

	      if(err & HAL_CAN_ERROR_BOF){
 80006a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006a8:	f003 0304 	and.w	r3, r3, #4
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d007      	beq.n	80006c0 <HAL_CAN_ErrorCallback+0x30>
	    	  any = 1;
 80006b0:	2301      	movs	r3, #1
 80006b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 80006b6:	2103      	movs	r1, #3
 80006b8:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 80006bc:	f7ff fdd8 	bl	8000270 <CAN_ERR_HANDLE>
	      }

	      if(err & HAL_CAN_ERROR_ACK){
 80006c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c2:	f003 0320 	and.w	r3, r3, #32
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d008      	beq.n	80006dc <HAL_CAN_ErrorCallback+0x4c>
	    	  any = 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  can_rx_err_cnt.central++;
 80006d0:	4b17      	ldr	r3, [pc, #92]	@ (8000730 <HAL_CAN_ErrorCallback+0xa0>)
 80006d2:	791b      	ldrb	r3, [r3, #4]
 80006d4:	3301      	adds	r3, #1
 80006d6:	b2da      	uxtb	r2, r3
 80006d8:	4b15      	ldr	r3, [pc, #84]	@ (8000730 <HAL_CAN_ErrorCallback+0xa0>)
 80006da:	711a      	strb	r2, [r3, #4]
	      }

	      if(err & HAL_CAN_ERROR_RX_FOV0){
 80006dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d016      	beq.n	8000714 <HAL_CAN_ErrorCallback+0x84>
	    	  any = 1;
 80006e6:	2301      	movs	r3, #1
 80006e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	    	  CAN_RxHeaderTypeDef rxHeader;
	    	  uint8_t dummyData[8];

	    	  // FIFO 0의 메시지 개수를 확인하여 모두 읽어서 버림
	    	  uint32_t fillLevel = HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0);
 80006ec:	2100      	movs	r1, #0
 80006ee:	6878      	ldr	r0, [r7, #4]
 80006f0:	f001 fb7d 	bl	8001dee <HAL_CAN_GetRxFifoFillLevel>
 80006f4:	6338      	str	r0, [r7, #48]	@ 0x30

	    	  while (fillLevel > 0) {
 80006f6:	e00a      	b.n	800070e <HAL_CAN_ErrorCallback+0x7e>
	    	  // 메시지를 읽는 것 자체가 FIFO를 비우는 동작입니다.
	    	  HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, dummyData);
 80006f8:	f107 0308 	add.w	r3, r7, #8
 80006fc:	f107 0210 	add.w	r2, r7, #16
 8000700:	2100      	movs	r1, #0
 8000702:	6878      	ldr	r0, [r7, #4]
 8000704:	f001 fa52 	bl	8001bac <HAL_CAN_GetRxMessage>
	    	  fillLevel--;
 8000708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800070a:	3b01      	subs	r3, #1
 800070c:	633b      	str	r3, [r7, #48]	@ 0x30
	    	  while (fillLevel > 0) {
 800070e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000710:	2b00      	cmp	r3, #0
 8000712:	d1f1      	bne.n	80006f8 <HAL_CAN_ErrorCallback+0x68>
	    	  }
	      }
	      if(!any){ // 위의 경우들은 아닌경우, 포괄에러처리
 8000714:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000718:	2b00      	cmp	r3, #0
 800071a:	d104      	bne.n	8000726 <HAL_CAN_ErrorCallback+0x96>
	    	  CAN_ERR_HANDLE(ID_HARDWARE_ERR, ERR_TYPE_HW);
 800071c:	2103      	movs	r1, #3
 800071e:	f240 70ff 	movw	r0, #2047	@ 0x7ff
 8000722:	f7ff fda5 	bl	8000270 <CAN_ERR_HANDLE>
	      }
}
 8000726:	bf00      	nop
 8000728:	3738      	adds	r7, #56	@ 0x38
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}
 800072e:	bf00      	nop
 8000730:	200002bc 	.word	0x200002bc

08000734 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000738:	f000 fe82 	bl	8001440 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800073c:	f000 f866 	bl	800080c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000740:	f000 f9a8 	bl	8000a94 <MX_GPIO_Init>
  MX_DMA_Init();
 8000744:	f000 f970 	bl	8000a28 <MX_DMA_Init>
  MX_SPI1_Init();
 8000748:	f000 f8d8 	bl	80008fc <MX_SPI1_Init>
  MX_SPI2_Init();
 800074c:	f000 f90c 	bl	8000968 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8000750:	f000 f940 	bl	80009d4 <MX_USART1_UART_Init>
  MX_CAN_Init();
 8000754:	f000 f89c 	bl	8000890 <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET);
 8000758:	2201      	movs	r2, #1
 800075a:	2110      	movs	r1, #16
 800075c:	481c      	ldr	r0, [pc, #112]	@ (80007d0 <main+0x9c>)
 800075e:	f002 faeb 	bl	8002d38 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_SET);
 8000762:	2201      	movs	r2, #1
 8000764:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000768:	481a      	ldr	r0, [pc, #104]	@ (80007d4 <main+0xa0>)
 800076a:	f002 fae5 	bl	8002d38 <HAL_GPIO_WritePin>
  CAN_INIT();
 800076e:	f7ff feab 	bl	80004c8 <CAN_INIT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000772:	f003 fd05 	bl	8004180 <osKernelInitialize>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of cansonicQueue */
  cansonicQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &cansonicQueue_attributes);
 8000776:	4a18      	ldr	r2, [pc, #96]	@ (80007d8 <main+0xa4>)
 8000778:	2102      	movs	r1, #2
 800077a:	2001      	movs	r0, #1
 800077c:	f003 ff07 	bl	800458e <osMessageQueueNew>
 8000780:	4603      	mov	r3, r0
 8000782:	4a16      	ldr	r2, [pc, #88]	@ (80007dc <main+0xa8>)
 8000784:	6013      	str	r3, [r2, #0]

  /* creation of canpedalQueue */
  canpedalQueueHandle = osMessageQueueNew (1, sizeof(uint16_t), &canpedalQueue_attributes);
 8000786:	4a16      	ldr	r2, [pc, #88]	@ (80007e0 <main+0xac>)
 8000788:	2102      	movs	r1, #2
 800078a:	2001      	movs	r0, #1
 800078c:	f003 feff 	bl	800458e <osMessageQueueNew>
 8000790:	4603      	mov	r3, r0
 8000792:	4a14      	ldr	r2, [pc, #80]	@ (80007e4 <main+0xb0>)
 8000794:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of CAN */
  CANHandle = osThreadNew(canTask, NULL, &CAN_attributes);
 8000796:	4a14      	ldr	r2, [pc, #80]	@ (80007e8 <main+0xb4>)
 8000798:	2100      	movs	r1, #0
 800079a:	4814      	ldr	r0, [pc, #80]	@ (80007ec <main+0xb8>)
 800079c:	f003 fd4d 	bl	800423a <osThreadNew>
 80007a0:	4603      	mov	r3, r0
 80007a2:	4a13      	ldr	r2, [pc, #76]	@ (80007f0 <main+0xbc>)
 80007a4:	6013      	str	r3, [r2, #0]

  /* creation of SPI1 */
  SPI1Handle = osThreadNew(spi1Task, NULL, &SPI1_attributes);
 80007a6:	4a13      	ldr	r2, [pc, #76]	@ (80007f4 <main+0xc0>)
 80007a8:	2100      	movs	r1, #0
 80007aa:	4813      	ldr	r0, [pc, #76]	@ (80007f8 <main+0xc4>)
 80007ac:	f003 fd45 	bl	800423a <osThreadNew>
 80007b0:	4603      	mov	r3, r0
 80007b2:	4a12      	ldr	r2, [pc, #72]	@ (80007fc <main+0xc8>)
 80007b4:	6013      	str	r3, [r2, #0]

  /* creation of SPI2 */
  SPI2Handle = osThreadNew(spi2Task, NULL, &SPI2_attributes);
 80007b6:	4a12      	ldr	r2, [pc, #72]	@ (8000800 <main+0xcc>)
 80007b8:	2100      	movs	r1, #0
 80007ba:	4812      	ldr	r0, [pc, #72]	@ (8000804 <main+0xd0>)
 80007bc:	f003 fd3d 	bl	800423a <osThreadNew>
 80007c0:	4603      	mov	r3, r0
 80007c2:	4a11      	ldr	r2, [pc, #68]	@ (8000808 <main+0xd4>)
 80007c4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80007c6:	f003 fcfd 	bl	80041c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007ca:	bf00      	nop
 80007cc:	e7fd      	b.n	80007ca <main+0x96>
 80007ce:	bf00      	nop
 80007d0:	40010800 	.word	0x40010800
 80007d4:	40010c00 	.word	0x40010c00
 80007d8:	080078ac 	.word	0x080078ac
 80007dc:	2000026c 	.word	0x2000026c
 80007e0:	080078c4 	.word	0x080078c4
 80007e4:	20000270 	.word	0x20000270
 80007e8:	08007840 	.word	0x08007840
 80007ec:	08000bc1 	.word	0x08000bc1
 80007f0:	20000260 	.word	0x20000260
 80007f4:	08007864 	.word	0x08007864
 80007f8:	08000d15 	.word	0x08000d15
 80007fc:	20000264 	.word	0x20000264
 8000800:	08007888 	.word	0x08007888
 8000804:	08000db9 	.word	0x08000db9
 8000808:	20000268 	.word	0x20000268

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b090      	sub	sp, #64	@ 0x40
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 0318 	add.w	r3, r7, #24
 8000816:	2228      	movs	r2, #40	@ 0x28
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f006 ffa4 	bl	8007768 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2200      	movs	r2, #0
 8000824:	601a      	str	r2, [r3, #0]
 8000826:	605a      	str	r2, [r3, #4]
 8000828:	609a      	str	r2, [r3, #8]
 800082a:	60da      	str	r2, [r3, #12]
 800082c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800082e:	2302      	movs	r3, #2
 8000830:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000832:	2301      	movs	r3, #1
 8000834:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000836:	2310      	movs	r3, #16
 8000838:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800083a:	2302      	movs	r3, #2
 800083c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800083e:	2300      	movs	r3, #0
 8000840:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000842:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000846:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000848:	f107 0318 	add.w	r3, r7, #24
 800084c:	4618      	mov	r0, r3
 800084e:	f002 fabd 	bl	8002dcc <HAL_RCC_OscConfig>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d001      	beq.n	800085c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000858:	f000 fb2c 	bl	8000eb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800085c:	230f      	movs	r3, #15
 800085e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000860:	2302      	movs	r3, #2
 8000862:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000864:	2300      	movs	r3, #0
 8000866:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000868:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800086c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800086e:	2300      	movs	r3, #0
 8000870:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000872:	1d3b      	adds	r3, r7, #4
 8000874:	2102      	movs	r1, #2
 8000876:	4618      	mov	r0, r3
 8000878:	f002 fd2a 	bl	80032d0 <HAL_RCC_ClockConfig>
 800087c:	4603      	mov	r3, r0
 800087e:	2b00      	cmp	r3, #0
 8000880:	d001      	beq.n	8000886 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000882:	f000 fb17 	bl	8000eb4 <Error_Handler>
  }
}
 8000886:	bf00      	nop
 8000888:	3740      	adds	r7, #64	@ 0x40
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
	...

08000890 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_CAN_Init+0x64>)
 8000896:	4a18      	ldr	r2, [pc, #96]	@ (80008f8 <MX_CAN_Init+0x68>)
 8000898:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 800089a:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_CAN_Init+0x64>)
 800089c:	2204      	movs	r2, #4
 800089e:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 80008ac:	4b11      	ldr	r3, [pc, #68]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008ae:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 80008b2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 80008b4:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008b6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80008ba:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80008bc:	4b0d      	ldr	r3, [pc, #52]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008be:	2200      	movs	r2, #0
 80008c0:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80008c2:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 80008c8:	4b0a      	ldr	r3, [pc, #40]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008d0:	2201      	movs	r2, #1
 80008d2:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80008d4:	4b07      	ldr	r3, [pc, #28]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80008da:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008dc:	2200      	movs	r2, #0
 80008de:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_CAN_Init+0x64>)
 80008e2:	f000 fe0f 	bl	8001504 <HAL_CAN_Init>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 80008ec:	f000 fae2 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	20000030 	.word	0x20000030
 80008f8:	40006400 	.word	0x40006400

080008fc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000900:	4b17      	ldr	r3, [pc, #92]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000902:	4a18      	ldr	r2, [pc, #96]	@ (8000964 <MX_SPI1_Init+0x68>)
 8000904:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000906:	4b16      	ldr	r3, [pc, #88]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000908:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800090c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800090e:	4b14      	ldr	r3, [pc, #80]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000914:	4b12      	ldr	r3, [pc, #72]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000916:	2200      	movs	r2, #0
 8000918:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800091a:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <MX_SPI1_Init+0x64>)
 800091c:	2200      	movs	r2, #0
 800091e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000920:	4b0f      	ldr	r3, [pc, #60]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000922:	2200      	movs	r2, #0
 8000924:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000928:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800092c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800092e:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000930:	2228      	movs	r2, #40	@ 0x28
 8000932:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000934:	4b0a      	ldr	r3, [pc, #40]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000936:	2200      	movs	r2, #0
 8000938:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800093a:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_SPI1_Init+0x64>)
 800093c:	2200      	movs	r2, #0
 800093e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000940:	4b07      	ldr	r3, [pc, #28]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000942:	2200      	movs	r2, #0
 8000944:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000946:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_SPI1_Init+0x64>)
 8000948:	220a      	movs	r2, #10
 800094a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800094c:	4804      	ldr	r0, [pc, #16]	@ (8000960 <MX_SPI1_Init+0x64>)
 800094e:	f002 fe4d 	bl	80035ec <HAL_SPI_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000958:	f000 faac 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800095c:	bf00      	nop
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000058 	.word	0x20000058
 8000964:	40013000 	.word	0x40013000

08000968 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800096c:	4b17      	ldr	r3, [pc, #92]	@ (80009cc <MX_SPI2_Init+0x64>)
 800096e:	4a18      	ldr	r2, [pc, #96]	@ (80009d0 <MX_SPI2_Init+0x68>)
 8000970:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000972:	4b16      	ldr	r3, [pc, #88]	@ (80009cc <MX_SPI2_Init+0x64>)
 8000974:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000978:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800097a:	4b14      	ldr	r3, [pc, #80]	@ (80009cc <MX_SPI2_Init+0x64>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000980:	4b12      	ldr	r3, [pc, #72]	@ (80009cc <MX_SPI2_Init+0x64>)
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000986:	4b11      	ldr	r3, [pc, #68]	@ (80009cc <MX_SPI2_Init+0x64>)
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800098c:	4b0f      	ldr	r3, [pc, #60]	@ (80009cc <MX_SPI2_Init+0x64>)
 800098e:	2200      	movs	r2, #0
 8000990:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000992:	4b0e      	ldr	r3, [pc, #56]	@ (80009cc <MX_SPI2_Init+0x64>)
 8000994:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000998:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800099a:	4b0c      	ldr	r3, [pc, #48]	@ (80009cc <MX_SPI2_Init+0x64>)
 800099c:	2220      	movs	r2, #32
 800099e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a0:	4b0a      	ldr	r3, [pc, #40]	@ (80009cc <MX_SPI2_Init+0x64>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009a6:	4b09      	ldr	r3, [pc, #36]	@ (80009cc <MX_SPI2_Init+0x64>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009ac:	4b07      	ldr	r3, [pc, #28]	@ (80009cc <MX_SPI2_Init+0x64>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 80009b2:	4b06      	ldr	r3, [pc, #24]	@ (80009cc <MX_SPI2_Init+0x64>)
 80009b4:	220a      	movs	r2, #10
 80009b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009b8:	4804      	ldr	r0, [pc, #16]	@ (80009cc <MX_SPI2_Init+0x64>)
 80009ba:	f002 fe17 	bl	80035ec <HAL_SPI_Init>
 80009be:	4603      	mov	r3, r0
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d001      	beq.n	80009c8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80009c4:	f000 fa76 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009c8:	bf00      	nop
 80009ca:	bd80      	pop	{r7, pc}
 80009cc:	200000b0 	.word	0x200000b0
 80009d0:	40003800 	.word	0x40003800

080009d4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009d8:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 80009da:	4a12      	ldr	r2, [pc, #72]	@ (8000a24 <MX_USART1_UART_Init+0x50>)
 80009dc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009de:	4b10      	ldr	r3, [pc, #64]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 80009e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009e4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009ec:	4b0c      	ldr	r3, [pc, #48]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009f8:	4b09      	ldr	r3, [pc, #36]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 80009fa:	220c      	movs	r2, #12
 80009fc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009fe:	4b08      	ldr	r3, [pc, #32]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a04:	4b06      	ldr	r3, [pc, #24]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a0a:	4805      	ldr	r0, [pc, #20]	@ (8000a20 <MX_USART1_UART_Init+0x4c>)
 8000a0c:	f003 faa5 	bl	8003f5a <HAL_UART_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000a16:	f000 fa4d 	bl	8000eb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000218 	.word	0x20000218
 8000a24:	40013800 	.word	0x40013800

08000a28 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a2e:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <MX_DMA_Init+0x68>)
 8000a30:	695b      	ldr	r3, [r3, #20]
 8000a32:	4a17      	ldr	r2, [pc, #92]	@ (8000a90 <MX_DMA_Init+0x68>)
 8000a34:	f043 0301 	orr.w	r3, r3, #1
 8000a38:	6153      	str	r3, [r2, #20]
 8000a3a:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <MX_DMA_Init+0x68>)
 8000a3c:	695b      	ldr	r3, [r3, #20]
 8000a3e:	f003 0301 	and.w	r3, r3, #1
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 7, 0);
 8000a46:	2200      	movs	r2, #0
 8000a48:	2107      	movs	r1, #7
 8000a4a:	200c      	movs	r0, #12
 8000a4c:	f001 fd17 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000a50:	200c      	movs	r0, #12
 8000a52:	f001 fd30 	bl	80024b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2105      	movs	r1, #5
 8000a5a:	200d      	movs	r0, #13
 8000a5c:	f001 fd0f 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000a60:	200d      	movs	r0, #13
 8000a62:	f001 fd28 	bl	80024b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 7, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2107      	movs	r1, #7
 8000a6a:	200e      	movs	r0, #14
 8000a6c:	f001 fd07 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000a70:	200e      	movs	r0, #14
 8000a72:	f001 fd20 	bl	80024b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8000a76:	2200      	movs	r2, #0
 8000a78:	2105      	movs	r1, #5
 8000a7a:	200f      	movs	r0, #15
 8000a7c:	f001 fcff 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000a80:	200f      	movs	r0, #15
 8000a82:	f001 fd18 	bl	80024b6 <HAL_NVIC_EnableIRQ>

}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40021000 	.word	0x40021000

08000a94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b088      	sub	sp, #32
 8000a98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9a:	f107 0310 	add.w	r3, r7, #16
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
 8000aa2:	605a      	str	r2, [r3, #4]
 8000aa4:	609a      	str	r2, [r3, #8]
 8000aa6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa8:	4b40      	ldr	r3, [pc, #256]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000aaa:	699b      	ldr	r3, [r3, #24]
 8000aac:	4a3f      	ldr	r2, [pc, #252]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000aae:	f043 0310 	orr.w	r3, r3, #16
 8000ab2:	6193      	str	r3, [r2, #24]
 8000ab4:	4b3d      	ldr	r3, [pc, #244]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	60fb      	str	r3, [r7, #12]
 8000abe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac0:	4b3a      	ldr	r3, [pc, #232]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ac2:	699b      	ldr	r3, [r3, #24]
 8000ac4:	4a39      	ldr	r2, [pc, #228]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ac6:	f043 0304 	orr.w	r3, r3, #4
 8000aca:	6193      	str	r3, [r2, #24]
 8000acc:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ace:	699b      	ldr	r3, [r3, #24]
 8000ad0:	f003 0304 	and.w	r3, r3, #4
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad8:	4b34      	ldr	r3, [pc, #208]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	4a33      	ldr	r2, [pc, #204]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ade:	f043 0308 	orr.w	r3, r3, #8
 8000ae2:	6193      	str	r3, [r2, #24]
 8000ae4:	4b31      	ldr	r3, [pc, #196]	@ (8000bac <MX_GPIO_Init+0x118>)
 8000ae6:	699b      	ldr	r3, [r3, #24]
 8000ae8:	f003 0308 	and.w	r3, r3, #8
 8000aec:	607b      	str	r3, [r7, #4]
 8000aee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af6:	482e      	ldr	r0, [pc, #184]	@ (8000bb0 <MX_GPIO_Init+0x11c>)
 8000af8:	f002 f91e 	bl	8002d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET);
 8000afc:	2201      	movs	r2, #1
 8000afe:	2110      	movs	r1, #16
 8000b00:	482c      	ldr	r0, [pc, #176]	@ (8000bb4 <MX_GPIO_Init+0x120>)
 8000b02:	f002 f919 	bl	8002d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_SET);
 8000b06:	2201      	movs	r2, #1
 8000b08:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b0c:	482a      	ldr	r0, [pc, #168]	@ (8000bb8 <MX_GPIO_Init+0x124>)
 8000b0e:	f002 f913 	bl	8002d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000b12:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b16:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b18:	2301      	movs	r3, #1
 8000b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b20:	2302      	movs	r3, #2
 8000b22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000b24:	f107 0310 	add.w	r3, r7, #16
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4821      	ldr	r0, [pc, #132]	@ (8000bb0 <MX_GPIO_Init+0x11c>)
 8000b2c:	f001 ff80 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pins : DRDY_SONIC_Pin DRDY_PEDAL_Pin */
  GPIO_InitStruct.Pin = DRDY_SONIC_Pin|DRDY_PEDAL_Pin;
 8000b30:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8000b34:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b36:	4b21      	ldr	r3, [pc, #132]	@ (8000bbc <MX_GPIO_Init+0x128>)
 8000b38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3e:	f107 0310 	add.w	r3, r7, #16
 8000b42:	4619      	mov	r1, r3
 8000b44:	481b      	ldr	r0, [pc, #108]	@ (8000bb4 <MX_GPIO_Init+0x120>)
 8000b46:	f001 ff73 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_SONIC_Pin */
  GPIO_InitStruct.Pin = CS_SONIC_Pin;
 8000b4a:	2310      	movs	r3, #16
 8000b4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4e:	2301      	movs	r3, #1
 8000b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b52:	2301      	movs	r3, #1
 8000b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b56:	2302      	movs	r3, #2
 8000b58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_SONIC_GPIO_Port, &GPIO_InitStruct);
 8000b5a:	f107 0310 	add.w	r3, r7, #16
 8000b5e:	4619      	mov	r1, r3
 8000b60:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <MX_GPIO_Init+0x120>)
 8000b62:	f001 ff65 	bl	8002a30 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_PEDAL_Pin */
  GPIO_InitStruct.Pin = CS_PEDAL_Pin;
 8000b66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b70:	2301      	movs	r3, #1
 8000b72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b74:	2302      	movs	r3, #2
 8000b76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CS_PEDAL_GPIO_Port, &GPIO_InitStruct);
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	480e      	ldr	r0, [pc, #56]	@ (8000bb8 <MX_GPIO_Init+0x124>)
 8000b80:	f001 ff56 	bl	8002a30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 6, 0);
 8000b84:	2200      	movs	r2, #0
 8000b86:	2106      	movs	r1, #6
 8000b88:	2009      	movs	r0, #9
 8000b8a:	f001 fc78 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000b8e:	2009      	movs	r0, #9
 8000b90:	f001 fc91 	bl	80024b6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 6, 0);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2106      	movs	r1, #6
 8000b98:	2017      	movs	r0, #23
 8000b9a:	f001 fc70 	bl	800247e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000b9e:	2017      	movs	r0, #23
 8000ba0:	f001 fc89 	bl	80024b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ba4:	bf00      	nop
 8000ba6:	3720      	adds	r7, #32
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40021000 	.word	0x40021000
 8000bb0:	40011000 	.word	0x40011000
 8000bb4:	40010800 	.word	0x40010800
 8000bb8:	40010c00 	.word	0x40010c00
 8000bbc:	10110000 	.word	0x10110000

08000bc0 <canTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_canTask */
void canTask(void *argument)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	uint16_t rx_msg;
	  uint32_t tick = osKernelGetTickCount();
 8000bc8:	f003 fb22 	bl	8004210 <osKernelGetTickCount>
 8000bcc:	6178      	str	r0, [r7, #20]
	  const uint32_t kPeriod = 10U; // 10ms 주기 (100Hz)
 8000bce:	230a      	movs	r3, #10
 8000bd0:	60fb      	str	r3, [r7, #12]
	  uint8_t state_local = OFF;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	74fb      	strb	r3, [r7, #19]
  /* Infinite loop */
  for(;;)
  {
	  tick += kPeriod;
 8000bd6:	697a      	ldr	r2, [r7, #20]
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	4413      	add	r3, r2
 8000bdc:	617b      	str	r3, [r7, #20]
	  state_local = state_global;
 8000bde:	4b48      	ldr	r3, [pc, #288]	@ (8000d00 <canTask+0x140>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	74fb      	strb	r3, [r7, #19]
	  if ((state_local != OFF) && (state_local != CENTRAL_DOWN) && (state_local != BROKEN_SELF))
 8000be4:	7cfb      	ldrb	r3, [r7, #19]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d00f      	beq.n	8000c0a <canTask+0x4a>
 8000bea:	7cfb      	ldrb	r3, [r7, #19]
 8000bec:	2b20      	cmp	r3, #32
 8000bee:	d00c      	beq.n	8000c0a <canTask+0x4a>
 8000bf0:	7cfb      	ldrb	r3, [r7, #19]
 8000bf2:	2b40      	cmp	r3, #64	@ 0x40
 8000bf4:	d009      	beq.n	8000c0a <canTask+0x4a>
	        {
	            if (HAL_GetTick() - last_zone_rx_time > 200) {
 8000bf6:	f000 fc7b 	bl	80014f0 <HAL_GetTick>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	4b41      	ldr	r3, [pc, #260]	@ (8000d04 <canTask+0x144>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2bc8      	cmp	r3, #200	@ 0xc8
 8000c04:	d901      	bls.n	8000c0a <canTask+0x4a>
	          	  state_local = CENTRAL_DOWN;
 8000c06:	2320      	movs	r3, #32
 8000c08:	74fb      	strb	r3, [r7, #19]
	            }
	        }
	  switch(state_local){
 8000c0a:	7cfb      	ldrb	r3, [r7, #19]
 8000c0c:	2b20      	cmp	r3, #32
 8000c0e:	dc47      	bgt.n	8000ca0 <canTask+0xe0>
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	dd70      	ble.n	8000cf6 <canTask+0x136>
 8000c14:	3b01      	subs	r3, #1
 8000c16:	2b1f      	cmp	r3, #31
 8000c18:	d86d      	bhi.n	8000cf6 <canTask+0x136>
 8000c1a:	a201      	add	r2, pc, #4	@ (adr r2, 8000c20 <canTask+0x60>)
 8000c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c20:	08000cf7 	.word	0x08000cf7
 8000c24:	08000cdf 	.word	0x08000cdf
 8000c28:	08000cf7 	.word	0x08000cf7
 8000c2c:	08000ca7 	.word	0x08000ca7
 8000c30:	08000cf7 	.word	0x08000cf7
 8000c34:	08000cf7 	.word	0x08000cf7
 8000c38:	08000cf7 	.word	0x08000cf7
 8000c3c:	08000cdf 	.word	0x08000cdf
 8000c40:	08000cf7 	.word	0x08000cf7
 8000c44:	08000cf7 	.word	0x08000cf7
 8000c48:	08000cf7 	.word	0x08000cf7
 8000c4c:	08000cf7 	.word	0x08000cf7
 8000c50:	08000cf7 	.word	0x08000cf7
 8000c54:	08000cf7 	.word	0x08000cf7
 8000c58:	08000cf7 	.word	0x08000cf7
 8000c5c:	08000cdf 	.word	0x08000cdf
 8000c60:	08000cf7 	.word	0x08000cf7
 8000c64:	08000cf7 	.word	0x08000cf7
 8000c68:	08000cf7 	.word	0x08000cf7
 8000c6c:	08000cf7 	.word	0x08000cf7
 8000c70:	08000cf7 	.word	0x08000cf7
 8000c74:	08000cf7 	.word	0x08000cf7
 8000c78:	08000cf7 	.word	0x08000cf7
 8000c7c:	08000cf7 	.word	0x08000cf7
 8000c80:	08000cf7 	.word	0x08000cf7
 8000c84:	08000cf7 	.word	0x08000cf7
 8000c88:	08000cf7 	.word	0x08000cf7
 8000c8c:	08000cf7 	.word	0x08000cf7
 8000c90:	08000cf7 	.word	0x08000cf7
 8000c94:	08000cf7 	.word	0x08000cf7
 8000c98:	08000cf7 	.word	0x08000cf7
 8000c9c:	08000ce7 	.word	0x08000ce7
 8000ca0:	2b40      	cmp	r3, #64	@ 0x40
 8000ca2:	d024      	beq.n	8000cee <canTask+0x12e>
 8000ca4:	e027      	b.n	8000cf6 <canTask+0x136>
	        case DRIVE:
                if (osMessageQueueGet(canpedalQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8000ca6:	4b18      	ldr	r3, [pc, #96]	@ (8000d08 <canTask+0x148>)
 8000ca8:	6818      	ldr	r0, [r3, #0]
 8000caa:	f107 010a 	add.w	r1, r7, #10
 8000cae:	2300      	movs	r3, #0
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f003 fd3f 	bl	8004734 <osMessageQueueGet>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d102      	bne.n	8000cc2 <canTask+0x102>
                    // rx_msg 값을 state_PEDAL.state 등에 반영하는 로직 필요 시 추가
                    CAN_SEND(ID_1_PEDAL);
 8000cbc:	2040      	movs	r0, #64	@ 0x40
 8000cbe:	f7ff fc4d 	bl	800055c <CAN_SEND>
                }

                // 초음파 데이터 전송 (Queue에 데이터가 있을 때만)
                if (osMessageQueueGet(cansonicQueueHandle, &rx_msg, NULL, 0) == osOK) {
 8000cc2:	4b12      	ldr	r3, [pc, #72]	@ (8000d0c <canTask+0x14c>)
 8000cc4:	6818      	ldr	r0, [r3, #0]
 8000cc6:	f107 010a 	add.w	r1, r7, #10
 8000cca:	2300      	movs	r3, #0
 8000ccc:	2200      	movs	r2, #0
 8000cce:	f003 fd31 	bl	8004734 <osMessageQueueGet>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d102      	bne.n	8000cde <canTask+0x11e>
                    CAN_SEND(ID_1_SONIC);
 8000cd8:	2010      	movs	r0, #16
 8000cda:	f7ff fc3f 	bl	800055c <CAN_SEND>
                }
	        case READY:
	        case EMERGENCY:
	        case MOTOR_ERR:
	        	CAN_SEND(ID_1_HB);
 8000cde:	2071      	movs	r0, #113	@ 0x71
 8000ce0:	f7ff fc3c 	bl	800055c <CAN_SEND>
	        	break;
 8000ce4:	e007      	b.n	8000cf6 <canTask+0x136>
	        case OFF:
	      	  break;
	        case CENTRAL_DOWN:
	        	CAN_SEND(ID_1_PEDAL);
 8000ce6:	2040      	movs	r0, #64	@ 0x40
 8000ce8:	f7ff fc38 	bl	800055c <CAN_SEND>
	          break;
 8000cec:	e003      	b.n	8000cf6 <canTask+0x136>
	        case BROKEN_SELF:
	      	  HAL_CAN_Stop(&hcan);
 8000cee:	4808      	ldr	r0, [pc, #32]	@ (8000d10 <canTask+0x150>)
 8000cf0:	f000 fe10 	bl	8001914 <HAL_CAN_Stop>
	      	  break;
 8000cf4:	bf00      	nop
	  }
	  osDelayUntil(tick); // 100Hz
 8000cf6:	6978      	ldr	r0, [r7, #20]
 8000cf8:	f003 fc1c 	bl	8004534 <osDelayUntil>
	  tick += kPeriod;
 8000cfc:	e76b      	b.n	8000bd6 <canTask+0x16>
 8000cfe:	bf00      	nop
 8000d00:	20000000 	.word	0x20000000
 8000d04:	200002c4 	.word	0x200002c4
 8000d08:	20000270 	.word	0x20000270
 8000d0c:	2000026c 	.word	0x2000026c
 8000d10:	20000030 	.word	0x20000030

08000d14 <spi1Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spi1Task */
void spi1Task(void *argument)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b084      	sub	sp, #16
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN spi1Task */
  /* Infinite loop */
  for(;;)
  {
		// [1] 대기
	    uint32_t result = osThreadFlagsWait(FLAG_SONIC_READ, osFlagsWaitAny, osWaitForever);
 8000d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000d20:	2100      	movs	r1, #0
 8000d22:	2001      	movs	r0, #1
 8000d24:	f003 fb6a 	bl	80043fc <osThreadFlagsWait>
 8000d28:	60f8      	str	r0, [r7, #12]
	    // 왜 switch를 안쓰나요? -> 오히려 오버헤드 늘어남. 왜? 만약에 모터 플래그 -> 초음파 플래그 -> osThread~ 순으로 실행되면 Flag가 겹친다.
	    // ex) 0x01 플래그와 0x10 플래그가 겹쳐서 들어오면 플래그가 0x11로 동작한다.
	    // 따라서 플래그를 while(result!=0) { if(result & 0x01)~ result &= ~activeFlag;} 이런 식으로 굳이 구분을 해줘야 한다. 차라리 if 문으로 검출하는게 빠를듯

	    // [2] 초음파 값 받기
	    if (result & FLAG_SONIC_READ) { // DRDY ISR에서 플래그처리함.
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	f003 0301 	and.w	r3, r3, #1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d031      	beq.n	8000d98 <spi1Task+0x84>
	    	// 초음파 통신 수행 (CS_SONIC)
	    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_RESET);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2110      	movs	r1, #16
 8000d38:	4819      	ldr	r0, [pc, #100]	@ (8000da0 <spi1Task+0x8c>)
 8000d3a:	f001 fffd 	bl	8002d38 <HAL_GPIO_WritePin>
	    	if(HAL_SPI_TransmitReceive_DMA(&hspi1, (uint8_t*)&sonic_tx, (uint8_t*)&sonic_rx, 8) == HAL_OK){
 8000d3e:	2308      	movs	r3, #8
 8000d40:	4a18      	ldr	r2, [pc, #96]	@ (8000da4 <spi1Task+0x90>)
 8000d42:	4919      	ldr	r1, [pc, #100]	@ (8000da8 <spi1Task+0x94>)
 8000d44:	4819      	ldr	r0, [pc, #100]	@ (8000dac <spi1Task+0x98>)
 8000d46:	f002 fcd5 	bl	80036f4 <HAL_SPI_TransmitReceive_DMA>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d10f      	bne.n	8000d70 <spi1Task+0x5c>
	    		uint32_t sonic_res = osThreadFlagsWait(FLAG_SONIC_DMA_COMPLETE, osFlagsWaitAny, 20); // 완료 대기
 8000d50:	2214      	movs	r2, #20
 8000d52:	2100      	movs	r1, #0
 8000d54:	2004      	movs	r0, #4
 8000d56:	f003 fb51 	bl	80043fc <osThreadFlagsWait>
 8000d5a:	60b8      	str	r0, [r7, #8]
	    		if(sonic_res & osFlagsErrorTimeout){
 8000d5c:	68bb      	ldr	r3, [r7, #8]
 8000d5e:	2b01      	cmp	r3, #1
 8000d60:	d906      	bls.n	8000d70 <spi1Task+0x5c>
	    			HAL_SPI_DMAStop(&hspi1);
 8000d62:	4812      	ldr	r0, [pc, #72]	@ (8000dac <spi1Task+0x98>)
 8000d64:	f002 fdc2 	bl	80038ec <HAL_SPI_DMAStop>
	    			hspi1.State = HAL_SPI_STATE_READY;
 8000d68:	4b10      	ldr	r3, [pc, #64]	@ (8000dac <spi1Task+0x98>)
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	    		}
	    	}
	    	HAL_GPIO_WritePin(CS_SONIC_GPIO_Port, CS_SONIC_Pin, GPIO_PIN_SET);
 8000d70:	2201      	movs	r2, #1
 8000d72:	2110      	movs	r1, #16
 8000d74:	480a      	ldr	r0, [pc, #40]	@ (8000da0 <spi1Task+0x8c>)
 8000d76:	f001 ffdf 	bl	8002d38 <HAL_GPIO_WritePin>
	    	g_distance = sonic_rx.pkt.data;
 8000d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000da4 <spi1Task+0x90>)
 8000d7c:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8000d80:	b21a      	sxth	r2, r3
 8000d82:	4b0b      	ldr	r3, [pc, #44]	@ (8000db0 <spi1Task+0x9c>)
 8000d84:	801a      	strh	r2, [r3, #0]
	    	Put_Latest_Data(cansonicQueueHandle, g_distance);
 8000d86:	4b0b      	ldr	r3, [pc, #44]	@ (8000db4 <spi1Task+0xa0>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	4a09      	ldr	r2, [pc, #36]	@ (8000db0 <spi1Task+0x9c>)
 8000d8c:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000d90:	4611      	mov	r1, r2
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fa4c 	bl	8000230 <Put_Latest_Data>
	    }
	    osDelay(1);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f003 fbb0 	bl	80044fe <osDelay>
  {
 8000d9e:	e7bd      	b.n	8000d1c <spi1Task+0x8>
 8000da0:	40010800 	.word	0x40010800
 8000da4:	2000029c 	.word	0x2000029c
 8000da8:	200002a4 	.word	0x200002a4
 8000dac:	20000058 	.word	0x20000058
 8000db0:	20000274 	.word	0x20000274
 8000db4:	2000026c 	.word	0x2000026c

08000db8 <spi2Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_spi2Task */
void spi2Task(void *argument)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN spi2Task */
  /* Infinite loop */
  for(;;)
  {
	  // [1] 대기
	  uint32_t result = osThreadFlagsWait(FLAG_PEDAL_READ, osFlagsWaitAny, osWaitForever);
 8000dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	2002      	movs	r0, #2
 8000dc8:	f003 fb18 	bl	80043fc <osThreadFlagsWait>
 8000dcc:	60f8      	str	r0, [r7, #12]
	  if (result & FLAG_PEDAL_READ) { // DRDY ISR에서 플래그처리함.
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	f003 0302 	and.w	r3, r3, #2
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d059      	beq.n	8000e8c <spi2Task+0xd4>
		  // 초음파 통신 수행 (CS_SONIC)
	 	  HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_RESET);
 8000dd8:	2200      	movs	r2, #0
 8000dda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000dde:	482d      	ldr	r0, [pc, #180]	@ (8000e94 <spi2Task+0xdc>)
 8000de0:	f001 ffaa 	bl	8002d38 <HAL_GPIO_WritePin>
	 	  if(HAL_SPI_TransmitReceive_DMA(&hspi2, (uint8_t*)&pedal_tx, (uint8_t*)&pedal_rx, 16) == HAL_OK){
 8000de4:	2310      	movs	r3, #16
 8000de6:	4a2c      	ldr	r2, [pc, #176]	@ (8000e98 <spi2Task+0xe0>)
 8000de8:	492c      	ldr	r1, [pc, #176]	@ (8000e9c <spi2Task+0xe4>)
 8000dea:	482d      	ldr	r0, [pc, #180]	@ (8000ea0 <spi2Task+0xe8>)
 8000dec:	f002 fc82 	bl	80036f4 <HAL_SPI_TransmitReceive_DMA>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d10f      	bne.n	8000e16 <spi2Task+0x5e>
	 		  uint32_t pedal_res = osThreadFlagsWait(FLAG_PEDAL_DMA_COMPLETE, osFlagsWaitAny, 20); // 완료 대기
 8000df6:	2214      	movs	r2, #20
 8000df8:	2100      	movs	r1, #0
 8000dfa:	2008      	movs	r0, #8
 8000dfc:	f003 fafe 	bl	80043fc <osThreadFlagsWait>
 8000e00:	60b8      	str	r0, [r7, #8]
	 		  	  if(pedal_res & osFlagsErrorTimeout){
 8000e02:	68bb      	ldr	r3, [r7, #8]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d906      	bls.n	8000e16 <spi2Task+0x5e>
	 		  		  HAL_SPI_DMAStop(&hspi2);
 8000e08:	4825      	ldr	r0, [pc, #148]	@ (8000ea0 <spi2Task+0xe8>)
 8000e0a:	f002 fd6f 	bl	80038ec <HAL_SPI_DMAStop>
	 		  		  hspi2.State = HAL_SPI_STATE_READY;
 8000e0e:	4b24      	ldr	r3, [pc, #144]	@ (8000ea0 <spi2Task+0xe8>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
	 		  	  }
	 	  }
	 	  HAL_GPIO_WritePin(CS_PEDAL_GPIO_Port, CS_PEDAL_Pin, GPIO_PIN_SET);
 8000e16:	2201      	movs	r2, #1
 8000e18:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e1c:	481d      	ldr	r0, [pc, #116]	@ (8000e94 <spi2Task+0xdc>)
 8000e1e:	f001 ff8b 	bl	8002d38 <HAL_GPIO_WritePin>
	 	  g_accel = pedal_rx[0].pkt.data;
 8000e22:	4b1d      	ldr	r3, [pc, #116]	@ (8000e98 <spi2Task+0xe0>)
 8000e24:	f9b3 3001 	ldrsh.w	r3, [r3, #1]
 8000e28:	b21a      	sxth	r2, r3
 8000e2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea4 <spi2Task+0xec>)
 8000e2c:	801a      	strh	r2, [r3, #0]
	 	  g_brake = pedal_rx[1].pkt.data;
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e98 <spi2Task+0xe0>)
 8000e30:	f9b3 3009 	ldrsh.w	r3, [r3, #9]
 8000e34:	b21a      	sxth	r2, r3
 8000e36:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <spi2Task+0xf0>)
 8000e38:	801a      	strh	r2, [r3, #0]
	 	  g_pedal = g_accel - g_brake;
 8000e3a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea4 <spi2Task+0xec>)
 8000e3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e40:	b29a      	uxth	r2, r3
 8000e42:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <spi2Task+0xf0>)
 8000e44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e48:	b29b      	uxth	r3, r3
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	b29b      	uxth	r3, r3
 8000e4e:	b21a      	sxth	r2, r3
 8000e50:	4b16      	ldr	r3, [pc, #88]	@ (8000eac <spi2Task+0xf4>)
 8000e52:	801a      	strh	r2, [r3, #0]
	 	  if(g_pedal < 0) g_pedal = 0;
 8000e54:	4b15      	ldr	r3, [pc, #84]	@ (8000eac <spi2Task+0xf4>)
 8000e56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	da02      	bge.n	8000e64 <spi2Task+0xac>
 8000e5e:	4b13      	ldr	r3, [pc, #76]	@ (8000eac <spi2Task+0xf4>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	801a      	strh	r2, [r3, #0]
	 	  if(g_pedal > 3000) g_pedal = 3000;
 8000e64:	4b11      	ldr	r3, [pc, #68]	@ (8000eac <spi2Task+0xf4>)
 8000e66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e6a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	dd03      	ble.n	8000e7a <spi2Task+0xc2>
 8000e72:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <spi2Task+0xf4>)
 8000e74:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000e78:	801a      	strh	r2, [r3, #0]
	 	  Put_Latest_Data(canpedalQueueHandle, g_pedal);
 8000e7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000eb0 <spi2Task+0xf8>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000eac <spi2Task+0xf4>)
 8000e80:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000e84:	4611      	mov	r1, r2
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff f9d2 	bl	8000230 <Put_Latest_Data>
	  }
	  osDelay(1);
 8000e8c:	2001      	movs	r0, #1
 8000e8e:	f003 fb36 	bl	80044fe <osDelay>
  {
 8000e92:	e795      	b.n	8000dc0 <spi2Task+0x8>
 8000e94:	40010c00 	.word	0x40010c00
 8000e98:	2000027c 	.word	0x2000027c
 8000e9c:	2000028c 	.word	0x2000028c
 8000ea0:	200000b0 	.word	0x200000b0
 8000ea4:	20000276 	.word	0x20000276
 8000ea8:	20000278 	.word	0x20000278
 8000eac:	2000027a 	.word	0x2000027a
 8000eb0:	20000270 	.word	0x20000270

08000eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000eb8:	b672      	cpsid	i
}
 8000eba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <Error_Handler+0x8>

08000ec0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b084      	sub	sp, #16
 8000ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ec6:	4b18      	ldr	r3, [pc, #96]	@ (8000f28 <HAL_MspInit+0x68>)
 8000ec8:	699b      	ldr	r3, [r3, #24]
 8000eca:	4a17      	ldr	r2, [pc, #92]	@ (8000f28 <HAL_MspInit+0x68>)
 8000ecc:	f043 0301 	orr.w	r3, r3, #1
 8000ed0:	6193      	str	r3, [r2, #24]
 8000ed2:	4b15      	ldr	r3, [pc, #84]	@ (8000f28 <HAL_MspInit+0x68>)
 8000ed4:	699b      	ldr	r3, [r3, #24]
 8000ed6:	f003 0301 	and.w	r3, r3, #1
 8000eda:	60bb      	str	r3, [r7, #8]
 8000edc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ede:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <HAL_MspInit+0x68>)
 8000ee0:	69db      	ldr	r3, [r3, #28]
 8000ee2:	4a11      	ldr	r2, [pc, #68]	@ (8000f28 <HAL_MspInit+0x68>)
 8000ee4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ee8:	61d3      	str	r3, [r2, #28]
 8000eea:	4b0f      	ldr	r3, [pc, #60]	@ (8000f28 <HAL_MspInit+0x68>)
 8000eec:	69db      	ldr	r3, [r3, #28]
 8000eee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ef2:	607b      	str	r3, [r7, #4]
 8000ef4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	210f      	movs	r1, #15
 8000efa:	f06f 0001 	mvn.w	r0, #1
 8000efe:	f001 fabe 	bl	800247e <HAL_NVIC_SetPriority>

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <HAL_MspInit+0x6c>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000f16:	60fb      	str	r3, [r7, #12]
 8000f18:	4a04      	ldr	r2, [pc, #16]	@ (8000f2c <HAL_MspInit+0x6c>)
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f1e:	bf00      	nop
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	40010000 	.word	0x40010000

08000f30 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f38:	f107 0310 	add.w	r3, r7, #16
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	605a      	str	r2, [r3, #4]
 8000f42:	609a      	str	r2, [r3, #8]
 8000f44:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4a20      	ldr	r2, [pc, #128]	@ (8000fcc <HAL_CAN_MspInit+0x9c>)
 8000f4c:	4293      	cmp	r3, r2
 8000f4e:	d139      	bne.n	8000fc4 <HAL_CAN_MspInit+0x94>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f50:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd0 <HAL_CAN_MspInit+0xa0>)
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	4a1e      	ldr	r2, [pc, #120]	@ (8000fd0 <HAL_CAN_MspInit+0xa0>)
 8000f56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f5a:	61d3      	str	r3, [r2, #28]
 8000f5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000fd0 <HAL_CAN_MspInit+0xa0>)
 8000f5e:	69db      	ldr	r3, [r3, #28]
 8000f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f64:	60fb      	str	r3, [r7, #12]
 8000f66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f68:	4b19      	ldr	r3, [pc, #100]	@ (8000fd0 <HAL_CAN_MspInit+0xa0>)
 8000f6a:	699b      	ldr	r3, [r3, #24]
 8000f6c:	4a18      	ldr	r2, [pc, #96]	@ (8000fd0 <HAL_CAN_MspInit+0xa0>)
 8000f6e:	f043 0304 	orr.w	r3, r3, #4
 8000f72:	6193      	str	r3, [r2, #24]
 8000f74:	4b16      	ldr	r3, [pc, #88]	@ (8000fd0 <HAL_CAN_MspInit+0xa0>)
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	f003 0304 	and.w	r3, r3, #4
 8000f7c:	60bb      	str	r3, [r7, #8]
 8000f7e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000f80:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f86:	2300      	movs	r3, #0
 8000f88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f8e:	f107 0310 	add.w	r3, r7, #16
 8000f92:	4619      	mov	r1, r3
 8000f94:	480f      	ldr	r0, [pc, #60]	@ (8000fd4 <HAL_CAN_MspInit+0xa4>)
 8000f96:	f001 fd4b 	bl	8002a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000f9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa8:	f107 0310 	add.w	r3, r7, #16
 8000fac:	4619      	mov	r1, r3
 8000fae:	4809      	ldr	r0, [pc, #36]	@ (8000fd4 <HAL_CAN_MspInit+0xa4>)
 8000fb0:	f001 fd3e 	bl	8002a30 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2105      	movs	r1, #5
 8000fb8:	2014      	movs	r0, #20
 8000fba:	f001 fa60 	bl	800247e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000fbe:	2014      	movs	r0, #20
 8000fc0:	f001 fa79 	bl	80024b6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000fc4:	bf00      	nop
 8000fc6:	3720      	adds	r7, #32
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40006400 	.word	0x40006400
 8000fd0:	40021000 	.word	0x40021000
 8000fd4:	40010800 	.word	0x40010800

08000fd8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b08a      	sub	sp, #40	@ 0x28
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fe0:	f107 0318 	add.w	r3, r7, #24
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	601a      	str	r2, [r3, #0]
 8000fe8:	605a      	str	r2, [r3, #4]
 8000fea:	609a      	str	r2, [r3, #8]
 8000fec:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a8c      	ldr	r2, [pc, #560]	@ (8001224 <HAL_SPI_MspInit+0x24c>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	f040 8085 	bne.w	8001104 <HAL_SPI_MspInit+0x12c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ffa:	4b8b      	ldr	r3, [pc, #556]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8000ffc:	699b      	ldr	r3, [r3, #24]
 8000ffe:	4a8a      	ldr	r2, [pc, #552]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001000:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001004:	6193      	str	r3, [r2, #24]
 8001006:	4b88      	ldr	r3, [pc, #544]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001008:	699b      	ldr	r3, [r3, #24]
 800100a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800100e:	617b      	str	r3, [r7, #20]
 8001010:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001012:	4b85      	ldr	r3, [pc, #532]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001014:	699b      	ldr	r3, [r3, #24]
 8001016:	4a84      	ldr	r2, [pc, #528]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001018:	f043 0304 	orr.w	r3, r3, #4
 800101c:	6193      	str	r3, [r2, #24]
 800101e:	4b82      	ldr	r3, [pc, #520]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001020:	699b      	ldr	r3, [r3, #24]
 8001022:	f003 0304 	and.w	r3, r3, #4
 8001026:	613b      	str	r3, [r7, #16]
 8001028:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800102a:	23a0      	movs	r3, #160	@ 0xa0
 800102c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800102e:	2302      	movs	r3, #2
 8001030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001032:	2303      	movs	r3, #3
 8001034:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001036:	f107 0318 	add.w	r3, r7, #24
 800103a:	4619      	mov	r1, r3
 800103c:	487b      	ldr	r0, [pc, #492]	@ (800122c <HAL_SPI_MspInit+0x254>)
 800103e:	f001 fcf7 	bl	8002a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001042:	2340      	movs	r3, #64	@ 0x40
 8001044:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001046:	2300      	movs	r3, #0
 8001048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	4619      	mov	r1, r3
 8001054:	4875      	ldr	r0, [pc, #468]	@ (800122c <HAL_SPI_MspInit+0x254>)
 8001056:	f001 fceb 	bl	8002a30 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800105a:	4b75      	ldr	r3, [pc, #468]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 800105c:	4a75      	ldr	r2, [pc, #468]	@ (8001234 <HAL_SPI_MspInit+0x25c>)
 800105e:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001060:	4b73      	ldr	r3, [pc, #460]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 8001062:	2200      	movs	r2, #0
 8001064:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001066:	4b72      	ldr	r3, [pc, #456]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800106c:	4b70      	ldr	r3, [pc, #448]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 800106e:	2280      	movs	r2, #128	@ 0x80
 8001070:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001072:	4b6f      	ldr	r3, [pc, #444]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 8001074:	2200      	movs	r2, #0
 8001076:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001078:	4b6d      	ldr	r3, [pc, #436]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 800107a:	2200      	movs	r2, #0
 800107c:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800107e:	4b6c      	ldr	r3, [pc, #432]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 8001080:	2200      	movs	r2, #0
 8001082:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001084:	4b6a      	ldr	r3, [pc, #424]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 8001086:	2200      	movs	r2, #0
 8001088:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800108a:	4869      	ldr	r0, [pc, #420]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 800108c:	f001 fa2e 	bl	80024ec <HAL_DMA_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 8001096:	f7ff ff0d 	bl	8000eb4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a64      	ldr	r2, [pc, #400]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 800109e:	64da      	str	r2, [r3, #76]	@ 0x4c
 80010a0:	4a63      	ldr	r2, [pc, #396]	@ (8001230 <HAL_SPI_MspInit+0x258>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80010a6:	4b64      	ldr	r3, [pc, #400]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010a8:	4a64      	ldr	r2, [pc, #400]	@ (800123c <HAL_SPI_MspInit+0x264>)
 80010aa:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010ac:	4b62      	ldr	r3, [pc, #392]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010ae:	2210      	movs	r2, #16
 80010b0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010b2:	4b61      	ldr	r3, [pc, #388]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010b8:	4b5f      	ldr	r3, [pc, #380]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010ba:	2280      	movs	r2, #128	@ 0x80
 80010bc:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010be:	4b5e      	ldr	r3, [pc, #376]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010c4:	4b5c      	ldr	r3, [pc, #368]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80010ca:	4b5b      	ldr	r3, [pc, #364]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010d0:	4b59      	ldr	r3, [pc, #356]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80010d6:	4858      	ldr	r0, [pc, #352]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010d8:	f001 fa08 	bl	80024ec <HAL_DMA_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 80010e2:	f7ff fee7 	bl	8000eb4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a53      	ldr	r2, [pc, #332]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010ea:	649a      	str	r2, [r3, #72]	@ 0x48
 80010ec:	4a52      	ldr	r2, [pc, #328]	@ (8001238 <HAL_SPI_MspInit+0x260>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 6, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2106      	movs	r1, #6
 80010f6:	2023      	movs	r0, #35	@ 0x23
 80010f8:	f001 f9c1 	bl	800247e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80010fc:	2023      	movs	r0, #35	@ 0x23
 80010fe:	f001 f9da 	bl	80024b6 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001102:	e08b      	b.n	800121c <HAL_SPI_MspInit+0x244>
  else if(hspi->Instance==SPI2)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	4a4d      	ldr	r2, [pc, #308]	@ (8001240 <HAL_SPI_MspInit+0x268>)
 800110a:	4293      	cmp	r3, r2
 800110c:	f040 8086 	bne.w	800121c <HAL_SPI_MspInit+0x244>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001110:	4b45      	ldr	r3, [pc, #276]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001112:	69db      	ldr	r3, [r3, #28]
 8001114:	4a44      	ldr	r2, [pc, #272]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001116:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800111a:	61d3      	str	r3, [r2, #28]
 800111c:	4b42      	ldr	r3, [pc, #264]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 800111e:	69db      	ldr	r3, [r3, #28]
 8001120:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001124:	60fb      	str	r3, [r7, #12]
 8001126:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001128:	4b3f      	ldr	r3, [pc, #252]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	4a3e      	ldr	r2, [pc, #248]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 800112e:	f043 0308 	orr.w	r3, r3, #8
 8001132:	6193      	str	r3, [r2, #24]
 8001134:	4b3c      	ldr	r3, [pc, #240]	@ (8001228 <HAL_SPI_MspInit+0x250>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	f003 0308 	and.w	r3, r3, #8
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001140:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001146:	2302      	movs	r3, #2
 8001148:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800114a:	2303      	movs	r3, #3
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800114e:	f107 0318 	add.w	r3, r7, #24
 8001152:	4619      	mov	r1, r3
 8001154:	483b      	ldr	r0, [pc, #236]	@ (8001244 <HAL_SPI_MspInit+0x26c>)
 8001156:	f001 fc6b 	bl	8002a30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800115a:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800115e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001160:	2300      	movs	r3, #0
 8001162:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	2300      	movs	r3, #0
 8001166:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001168:	f107 0318 	add.w	r3, r7, #24
 800116c:	4619      	mov	r1, r3
 800116e:	4835      	ldr	r0, [pc, #212]	@ (8001244 <HAL_SPI_MspInit+0x26c>)
 8001170:	f001 fc5e 	bl	8002a30 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001174:	4b34      	ldr	r3, [pc, #208]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 8001176:	4a35      	ldr	r2, [pc, #212]	@ (800124c <HAL_SPI_MspInit+0x274>)
 8001178:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800117a:	4b33      	ldr	r3, [pc, #204]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 800117c:	2200      	movs	r2, #0
 800117e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001180:	4b31      	ldr	r3, [pc, #196]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001186:	4b30      	ldr	r3, [pc, #192]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 8001188:	2280      	movs	r2, #128	@ 0x80
 800118a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800118c:	4b2e      	ldr	r3, [pc, #184]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 800118e:	2200      	movs	r2, #0
 8001190:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001192:	4b2d      	ldr	r3, [pc, #180]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 8001194:	2200      	movs	r2, #0
 8001196:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8001198:	4b2b      	ldr	r3, [pc, #172]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 800119a:	2200      	movs	r2, #0
 800119c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800119e:	4b2a      	ldr	r3, [pc, #168]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80011a4:	4828      	ldr	r0, [pc, #160]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 80011a6:	f001 f9a1 	bl	80024ec <HAL_DMA_Init>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <HAL_SPI_MspInit+0x1dc>
      Error_Handler();
 80011b0:	f7ff fe80 	bl	8000eb4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4a24      	ldr	r2, [pc, #144]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 80011b8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80011ba:	4a23      	ldr	r2, [pc, #140]	@ (8001248 <HAL_SPI_MspInit+0x270>)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_spi2_tx.Instance = DMA1_Channel5;
 80011c0:	4b23      	ldr	r3, [pc, #140]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011c2:	4a24      	ldr	r2, [pc, #144]	@ (8001254 <HAL_SPI_MspInit+0x27c>)
 80011c4:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011c6:	4b22      	ldr	r3, [pc, #136]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011c8:	2210      	movs	r2, #16
 80011ca:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011cc:	4b20      	ldr	r3, [pc, #128]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011d4:	2280      	movs	r2, #128	@ 0x80
 80011d6:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011d8:	4b1d      	ldr	r3, [pc, #116]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80011e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80011ea:	4b19      	ldr	r3, [pc, #100]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80011f0:	4817      	ldr	r0, [pc, #92]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 80011f2:	f001 f97b 	bl	80024ec <HAL_DMA_Init>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <HAL_SPI_MspInit+0x228>
      Error_Handler();
 80011fc:	f7ff fe5a 	bl	8000eb4 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	4a13      	ldr	r2, [pc, #76]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 8001204:	649a      	str	r2, [r3, #72]	@ 0x48
 8001206:	4a12      	ldr	r2, [pc, #72]	@ (8001250 <HAL_SPI_MspInit+0x278>)
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(SPI2_IRQn, 6, 0);
 800120c:	2200      	movs	r2, #0
 800120e:	2106      	movs	r1, #6
 8001210:	2024      	movs	r0, #36	@ 0x24
 8001212:	f001 f934 	bl	800247e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001216:	2024      	movs	r0, #36	@ 0x24
 8001218:	f001 f94d 	bl	80024b6 <HAL_NVIC_EnableIRQ>
}
 800121c:	bf00      	nop
 800121e:	3728      	adds	r7, #40	@ 0x28
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40013000 	.word	0x40013000
 8001228:	40021000 	.word	0x40021000
 800122c:	40010800 	.word	0x40010800
 8001230:	20000108 	.word	0x20000108
 8001234:	4002001c 	.word	0x4002001c
 8001238:	2000014c 	.word	0x2000014c
 800123c:	40020030 	.word	0x40020030
 8001240:	40003800 	.word	0x40003800
 8001244:	40010c00 	.word	0x40010c00
 8001248:	20000190 	.word	0x20000190
 800124c:	40020044 	.word	0x40020044
 8001250:	200001d4 	.word	0x200001d4
 8001254:	40020058 	.word	0x40020058

08001258 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b088      	sub	sp, #32
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001260:	f107 0310 	add.w	r3, r7, #16
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a1c      	ldr	r2, [pc, #112]	@ (80012e4 <HAL_UART_MspInit+0x8c>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d131      	bne.n	80012dc <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001278:	4b1b      	ldr	r3, [pc, #108]	@ (80012e8 <HAL_UART_MspInit+0x90>)
 800127a:	699b      	ldr	r3, [r3, #24]
 800127c:	4a1a      	ldr	r2, [pc, #104]	@ (80012e8 <HAL_UART_MspInit+0x90>)
 800127e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001282:	6193      	str	r3, [r2, #24]
 8001284:	4b18      	ldr	r3, [pc, #96]	@ (80012e8 <HAL_UART_MspInit+0x90>)
 8001286:	699b      	ldr	r3, [r3, #24]
 8001288:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001290:	4b15      	ldr	r3, [pc, #84]	@ (80012e8 <HAL_UART_MspInit+0x90>)
 8001292:	699b      	ldr	r3, [r3, #24]
 8001294:	4a14      	ldr	r2, [pc, #80]	@ (80012e8 <HAL_UART_MspInit+0x90>)
 8001296:	f043 0304 	orr.w	r3, r3, #4
 800129a:	6193      	str	r3, [r2, #24]
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <HAL_UART_MspInit+0x90>)
 800129e:	699b      	ldr	r3, [r3, #24]
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ae:	2302      	movs	r3, #2
 80012b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012b2:	2303      	movs	r3, #3
 80012b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b6:	f107 0310 	add.w	r3, r7, #16
 80012ba:	4619      	mov	r1, r3
 80012bc:	480b      	ldr	r0, [pc, #44]	@ (80012ec <HAL_UART_MspInit+0x94>)
 80012be:	f001 fbb7 	bl	8002a30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c8:	2300      	movs	r3, #0
 80012ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	4619      	mov	r1, r3
 80012d6:	4805      	ldr	r0, [pc, #20]	@ (80012ec <HAL_UART_MspInit+0x94>)
 80012d8:	f001 fbaa 	bl	8002a30 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80012dc:	bf00      	nop
 80012de:	3720      	adds	r7, #32
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40013800 	.word	0x40013800
 80012e8:	40021000 	.word	0x40021000
 80012ec:	40010800 	.word	0x40010800

080012f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012f4:	bf00      	nop
 80012f6:	e7fd      	b.n	80012f4 <NMI_Handler+0x4>

080012f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <HardFault_Handler+0x4>

08001300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <MemManage_Handler+0x4>

08001308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <BusFault_Handler+0x4>

08001310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <UsageFault_Handler+0x4>

08001318 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001328:	f000 f8d0 	bl	80014cc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800132c:	f005 f810 	bl	8006350 <xTaskGetSchedulerState>
 8001330:	4603      	mov	r3, r0
 8001332:	2b01      	cmp	r3, #1
 8001334:	d001      	beq.n	800133a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001336:	f005 ffa7 	bl	8007288 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	bd80      	pop	{r7, pc}

0800133e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800133e:	b580      	push	{r7, lr}
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_SONIC_Pin);
 8001342:	2008      	movs	r0, #8
 8001344:	f001 fd2a 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	bd80      	pop	{r7, pc}

0800134c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001350:	4802      	ldr	r0, [pc, #8]	@ (800135c <DMA1_Channel2_IRQHandler+0x10>)
 8001352:	f001 fa39 	bl	80027c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001356:	bf00      	nop
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000108 	.word	0x20000108

08001360 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001364:	4802      	ldr	r0, [pc, #8]	@ (8001370 <DMA1_Channel3_IRQHandler+0x10>)
 8001366:	f001 fa2f 	bl	80027c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	2000014c 	.word	0x2000014c

08001374 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <DMA1_Channel4_IRQHandler+0x10>)
 800137a:	f001 fa25 	bl	80027c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000190 	.word	0x20000190

08001388 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 800138c:	4802      	ldr	r0, [pc, #8]	@ (8001398 <DMA1_Channel5_IRQHandler+0x10>)
 800138e:	f001 fa1b 	bl	80027c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	200001d4 	.word	0x200001d4

0800139c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80013a0:	4802      	ldr	r0, [pc, #8]	@ (80013ac <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80013a2:	f000 fd70 	bl	8001e86 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000030 	.word	0x20000030

080013b0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DRDY_PEDAL_Pin);
 80013b4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80013b8:	f001 fcf0 	bl	8002d9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}

080013c0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80013c4:	4802      	ldr	r0, [pc, #8]	@ (80013d0 <SPI1_IRQHandler+0x10>)
 80013c6:	f002 fad1 	bl	800396c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80013ca:	bf00      	nop
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	20000058 	.word	0x20000058

080013d4 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <SPI2_IRQHandler+0x10>)
 80013da:	f002 fac7 	bl	800396c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	200000b0 	.word	0x200000b0

080013e8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013ec:	bf00      	nop
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bc80      	pop	{r7}
 80013f2:	4770      	bx	lr

080013f4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013f4:	f7ff fff8 	bl	80013e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013f8:	480b      	ldr	r0, [pc, #44]	@ (8001428 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80013fa:	490c      	ldr	r1, [pc, #48]	@ (800142c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80013fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001430 <LoopFillZerobss+0x16>)
  movs r3, #0
 80013fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001400:	e002      	b.n	8001408 <LoopCopyDataInit>

08001402 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001402:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001404:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001406:	3304      	adds	r3, #4

08001408 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001408:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800140a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800140c:	d3f9      	bcc.n	8001402 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800140e:	4a09      	ldr	r2, [pc, #36]	@ (8001434 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001410:	4c09      	ldr	r4, [pc, #36]	@ (8001438 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001412:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001414:	e001      	b.n	800141a <LoopFillZerobss>

08001416 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001416:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001418:	3204      	adds	r2, #4

0800141a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800141a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800141c:	d3fb      	bcc.n	8001416 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800141e:	f006 f9ab 	bl	8007778 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001422:	f7ff f987 	bl	8000734 <main>
  bx lr
 8001426:	4770      	bx	lr
  ldr r0, =_sdata
 8001428:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800142c:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8001430:	08007910 	.word	0x08007910
  ldr r2, =_sbss
 8001434:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8001438:	20001c20 	.word	0x20001c20

0800143c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800143c:	e7fe      	b.n	800143c <ADC1_2_IRQHandler>
	...

08001440 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <HAL_Init+0x28>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a07      	ldr	r2, [pc, #28]	@ (8001468 <HAL_Init+0x28>)
 800144a:	f043 0310 	orr.w	r3, r3, #16
 800144e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001450:	2003      	movs	r0, #3
 8001452:	f001 f809 	bl	8002468 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001456:	200f      	movs	r0, #15
 8001458:	f000 f808 	bl	800146c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800145c:	f7ff fd30 	bl	8000ec0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40022000 	.word	0x40022000

0800146c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <HAL_InitTick+0x54>)
 8001476:	681a      	ldr	r2, [r3, #0]
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_InitTick+0x58>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	4619      	mov	r1, r3
 800147e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001482:	fbb3 f3f1 	udiv	r3, r3, r1
 8001486:	fbb2 f3f3 	udiv	r3, r2, r3
 800148a:	4618      	mov	r0, r3
 800148c:	f001 f821 	bl	80024d2 <HAL_SYSTICK_Config>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e00e      	b.n	80014b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	2b0f      	cmp	r3, #15
 800149e:	d80a      	bhi.n	80014b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a0:	2200      	movs	r2, #0
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	f04f 30ff 	mov.w	r0, #4294967295
 80014a8:	f000 ffe9 	bl	800247e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ac:	4a06      	ldr	r2, [pc, #24]	@ (80014c8 <HAL_InitTick+0x5c>)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014b2:	2300      	movs	r3, #0
 80014b4:	e000      	b.n	80014b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000004 	.word	0x20000004
 80014c4:	2000000c 	.word	0x2000000c
 80014c8:	20000008 	.word	0x20000008

080014cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d0:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <HAL_IncTick+0x1c>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b05      	ldr	r3, [pc, #20]	@ (80014ec <HAL_IncTick+0x20>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	4413      	add	r3, r2
 80014dc:	4a03      	ldr	r2, [pc, #12]	@ (80014ec <HAL_IncTick+0x20>)
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr
 80014e8:	2000000c 	.word	0x2000000c
 80014ec:	200002cc 	.word	0x200002cc

080014f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f0:	b480      	push	{r7}
 80014f2:	af00      	add	r7, sp, #0
  return uwTick;
 80014f4:	4b02      	ldr	r3, [pc, #8]	@ (8001500 <HAL_GetTick+0x10>)
 80014f6:	681b      	ldr	r3, [r3, #0]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bc80      	pop	{r7}
 80014fe:	4770      	bx	lr
 8001500:	200002cc 	.word	0x200002cc

08001504 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b084      	sub	sp, #16
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e0ed      	b.n	80016f2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	f893 3020 	ldrb.w	r3, [r3, #32]
 800151c:	b2db      	uxtb	r3, r3
 800151e:	2b00      	cmp	r3, #0
 8001520:	d102      	bne.n	8001528 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001522:	6878      	ldr	r0, [r7, #4]
 8001524:	f7ff fd04 	bl	8000f30 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f042 0201 	orr.w	r2, r2, #1
 8001536:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001538:	f7ff ffda 	bl	80014f0 <HAL_GetTick>
 800153c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800153e:	e012      	b.n	8001566 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001540:	f7ff ffd6 	bl	80014f0 <HAL_GetTick>
 8001544:	4602      	mov	r2, r0
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	1ad3      	subs	r3, r2, r3
 800154a:	2b0a      	cmp	r3, #10
 800154c:	d90b      	bls.n	8001566 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001552:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2205      	movs	r2, #5
 800155e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e0c5      	b.n	80016f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	2b00      	cmp	r3, #0
 8001572:	d0e5      	beq.n	8001540 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	681a      	ldr	r2, [r3, #0]
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f022 0202 	bic.w	r2, r2, #2
 8001582:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001584:	f7ff ffb4 	bl	80014f0 <HAL_GetTick>
 8001588:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800158a:	e012      	b.n	80015b2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800158c:	f7ff ffb0 	bl	80014f0 <HAL_GetTick>
 8001590:	4602      	mov	r2, r0
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	1ad3      	subs	r3, r2, r3
 8001596:	2b0a      	cmp	r3, #10
 8001598:	d90b      	bls.n	80015b2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800159e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2205      	movs	r2, #5
 80015aa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e09f      	b.n	80016f2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d1e5      	bne.n	800158c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7e1b      	ldrb	r3, [r3, #24]
 80015c4:	2b01      	cmp	r3, #1
 80015c6:	d108      	bne.n	80015da <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	e007      	b.n	80015ea <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	7e5b      	ldrb	r3, [r3, #25]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d108      	bne.n	8001604 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001600:	601a      	str	r2, [r3, #0]
 8001602:	e007      	b.n	8001614 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	681a      	ldr	r2, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001612:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	7e9b      	ldrb	r3, [r3, #26]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d108      	bne.n	800162e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f042 0220 	orr.w	r2, r2, #32
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	e007      	b.n	800163e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	681a      	ldr	r2, [r3, #0]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f022 0220 	bic.w	r2, r2, #32
 800163c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	7edb      	ldrb	r3, [r3, #27]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d108      	bne.n	8001658 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f022 0210 	bic.w	r2, r2, #16
 8001654:	601a      	str	r2, [r3, #0]
 8001656:	e007      	b.n	8001668 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f042 0210 	orr.w	r2, r2, #16
 8001666:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	7f1b      	ldrb	r3, [r3, #28]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d108      	bne.n	8001682 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f042 0208 	orr.w	r2, r2, #8
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	e007      	b.n	8001692 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 0208 	bic.w	r2, r2, #8
 8001690:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	7f5b      	ldrb	r3, [r3, #29]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d108      	bne.n	80016ac <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f042 0204 	orr.w	r2, r2, #4
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	e007      	b.n	80016bc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f022 0204 	bic.w	r2, r2, #4
 80016ba:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	695b      	ldr	r3, [r3, #20]
 80016d0:	ea42 0103 	orr.w	r1, r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	1e5a      	subs	r2, r3, #1
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	430a      	orrs	r2, r1
 80016e0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2200      	movs	r2, #0
 80016e6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	2201      	movs	r2, #1
 80016ec:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80016f0:	2300      	movs	r3, #0
}
 80016f2:	4618      	mov	r0, r3
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b087      	sub	sp, #28
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001710:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001712:	7cfb      	ldrb	r3, [r7, #19]
 8001714:	2b01      	cmp	r3, #1
 8001716:	d003      	beq.n	8001720 <HAL_CAN_ConfigFilter+0x26>
 8001718:	7cfb      	ldrb	r3, [r7, #19]
 800171a:	2b02      	cmp	r3, #2
 800171c:	f040 80aa 	bne.w	8001874 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001726:	f043 0201 	orr.w	r2, r3, #1
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	695b      	ldr	r3, [r3, #20]
 8001734:	f003 031f 	and.w	r3, r3, #31
 8001738:	2201      	movs	r2, #1
 800173a:	fa02 f303 	lsl.w	r3, r2, r3
 800173e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	43db      	mvns	r3, r3
 800174a:	401a      	ands	r2, r3
 800174c:	697b      	ldr	r3, [r7, #20]
 800174e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d123      	bne.n	80017a2 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	43db      	mvns	r3, r3
 8001764:	401a      	ands	r2, r3
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800177c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	3248      	adds	r2, #72	@ 0x48
 8001782:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001796:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001798:	6979      	ldr	r1, [r7, #20]
 800179a:	3348      	adds	r3, #72	@ 0x48
 800179c:	00db      	lsls	r3, r3, #3
 800179e:	440b      	add	r3, r1
 80017a0:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80017a2:	683b      	ldr	r3, [r7, #0]
 80017a4:	69db      	ldr	r3, [r3, #28]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d122      	bne.n	80017f0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	431a      	orrs	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017c6:	683a      	ldr	r2, [r7, #0]
 80017c8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80017ca:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	3248      	adds	r2, #72	@ 0x48
 80017d0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80017e4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80017e6:	6979      	ldr	r1, [r7, #20]
 80017e8:	3348      	adds	r3, #72	@ 0x48
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	440b      	add	r3, r1
 80017ee:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d109      	bne.n	800180c <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	43db      	mvns	r3, r3
 8001802:	401a      	ands	r2, r3
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800180a:	e007      	b.n	800181c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800180c:	697b      	ldr	r3, [r7, #20]
 800180e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	431a      	orrs	r2, r3
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	2b00      	cmp	r3, #0
 8001822:	d109      	bne.n	8001838 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	43db      	mvns	r3, r3
 800182e:	401a      	ands	r2, r3
 8001830:	697b      	ldr	r3, [r7, #20]
 8001832:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001836:	e007      	b.n	8001848 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001838:	697b      	ldr	r3, [r7, #20]
 800183a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	431a      	orrs	r2, r3
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	6a1b      	ldr	r3, [r3, #32]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d107      	bne.n	8001860 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	431a      	orrs	r2, r3
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001866:	f023 0201 	bic.w	r2, r3, #1
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001870:	2300      	movs	r3, #0
 8001872:	e006      	b.n	8001882 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001878:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001880:	2301      	movs	r3, #1
  }
}
 8001882:	4618      	mov	r0, r3
 8001884:	371c      	adds	r7, #28
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr

0800188c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b084      	sub	sp, #16
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3020 	ldrb.w	r3, [r3, #32]
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b01      	cmp	r3, #1
 800189e:	d12e      	bne.n	80018fe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2202      	movs	r2, #2
 80018a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f022 0201 	bic.w	r2, r2, #1
 80018b6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80018b8:	f7ff fe1a 	bl	80014f0 <HAL_GetTick>
 80018bc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80018be:	e012      	b.n	80018e6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018c0:	f7ff fe16 	bl	80014f0 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	2b0a      	cmp	r3, #10
 80018cc:	d90b      	bls.n	80018e6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2205      	movs	r2, #5
 80018de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
 80018e4:	e012      	b.n	800190c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	685b      	ldr	r3, [r3, #4]
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1e5      	bne.n	80018c0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e006      	b.n	800190c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001902:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
  }
}
 800190c:	4618      	mov	r0, r3
 800190e:	3710      	adds	r7, #16
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}

08001914 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b084      	sub	sp, #16
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001922:	b2db      	uxtb	r3, r3
 8001924:	2b02      	cmp	r3, #2
 8001926:	d133      	bne.n	8001990 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f042 0201 	orr.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001938:	f7ff fdda 	bl	80014f0 <HAL_GetTick>
 800193c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800193e:	e012      	b.n	8001966 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001940:	f7ff fdd6 	bl	80014f0 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b0a      	cmp	r3, #10
 800194c:	d90b      	bls.n	8001966 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001952:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2205      	movs	r2, #5
 800195e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e01b      	b.n	800199e <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0e5      	beq.n	8001940 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f022 0202 	bic.w	r2, r2, #2
 8001982:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2201      	movs	r2, #1
 8001988:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800198c:	2300      	movs	r3, #0
 800198e:	e006      	b.n	800199e <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001994:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800199c:	2301      	movs	r3, #1
  }
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b089      	sub	sp, #36	@ 0x24
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	60f8      	str	r0, [r7, #12]
 80019ae:	60b9      	str	r1, [r7, #8]
 80019b0:	607a      	str	r2, [r7, #4]
 80019b2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80019c4:	7ffb      	ldrb	r3, [r7, #31]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d003      	beq.n	80019d2 <HAL_CAN_AddTxMessage+0x2c>
 80019ca:	7ffb      	ldrb	r3, [r7, #31]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	f040 80ad 	bne.w	8001b2c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80019d2:	69bb      	ldr	r3, [r7, #24]
 80019d4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d10a      	bne.n	80019f2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80019dc:	69bb      	ldr	r3, [r7, #24]
 80019de:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d105      	bne.n	80019f2 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 8095 	beq.w	8001b1c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80019f2:	69bb      	ldr	r3, [r7, #24]
 80019f4:	0e1b      	lsrs	r3, r3, #24
 80019f6:	f003 0303 	and.w	r3, r3, #3
 80019fa:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80019fc:	2201      	movs	r2, #1
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	409a      	lsls	r2, r3
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d10d      	bne.n	8001a2a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001a18:	68f9      	ldr	r1, [r7, #12]
 8001a1a:	6809      	ldr	r1, [r1, #0]
 8001a1c:	431a      	orrs	r2, r3
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	3318      	adds	r3, #24
 8001a22:	011b      	lsls	r3, r3, #4
 8001a24:	440b      	add	r3, r1
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	e00f      	b.n	8001a4a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a34:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a3a:	68f9      	ldr	r1, [r7, #12]
 8001a3c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001a3e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	3318      	adds	r3, #24
 8001a44:	011b      	lsls	r3, r3, #4
 8001a46:	440b      	add	r3, r1
 8001a48:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	6819      	ldr	r1, [r3, #0]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	691a      	ldr	r2, [r3, #16]
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	3318      	adds	r3, #24
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	440b      	add	r3, r1
 8001a5a:	3304      	adds	r3, #4
 8001a5c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001a5e:	68bb      	ldr	r3, [r7, #8]
 8001a60:	7d1b      	ldrb	r3, [r3, #20]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d111      	bne.n	8001a8a <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	3318      	adds	r3, #24
 8001a6e:	011b      	lsls	r3, r3, #4
 8001a70:	4413      	add	r3, r2
 8001a72:	3304      	adds	r3, #4
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	6811      	ldr	r1, [r2, #0]
 8001a7a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3318      	adds	r3, #24
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	440b      	add	r3, r1
 8001a86:	3304      	adds	r3, #4
 8001a88:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	3307      	adds	r3, #7
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	061a      	lsls	r2, r3, #24
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3306      	adds	r3, #6
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	041b      	lsls	r3, r3, #16
 8001a9a:	431a      	orrs	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3305      	adds	r3, #5
 8001aa0:	781b      	ldrb	r3, [r3, #0]
 8001aa2:	021b      	lsls	r3, r3, #8
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	3204      	adds	r2, #4
 8001aaa:	7812      	ldrb	r2, [r2, #0]
 8001aac:	4610      	mov	r0, r2
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	6811      	ldr	r1, [r2, #0]
 8001ab2:	ea43 0200 	orr.w	r2, r3, r0
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	011b      	lsls	r3, r3, #4
 8001aba:	440b      	add	r3, r1
 8001abc:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001ac0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	3303      	adds	r3, #3
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	061a      	lsls	r2, r3, #24
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	3302      	adds	r3, #2
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	041b      	lsls	r3, r3, #16
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	021b      	lsls	r3, r3, #8
 8001adc:	4313      	orrs	r3, r2
 8001ade:	687a      	ldr	r2, [r7, #4]
 8001ae0:	7812      	ldrb	r2, [r2, #0]
 8001ae2:	4610      	mov	r0, r2
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	6811      	ldr	r1, [r2, #0]
 8001ae8:	ea43 0200 	orr.w	r2, r3, r0
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	011b      	lsls	r3, r3, #4
 8001af0:	440b      	add	r3, r1
 8001af2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001af6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	3318      	adds	r3, #24
 8001b00:	011b      	lsls	r3, r3, #4
 8001b02:	4413      	add	r3, r2
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	6811      	ldr	r1, [r2, #0]
 8001b0a:	f043 0201 	orr.w	r2, r3, #1
 8001b0e:	697b      	ldr	r3, [r7, #20]
 8001b10:	3318      	adds	r3, #24
 8001b12:	011b      	lsls	r3, r3, #4
 8001b14:	440b      	add	r3, r1
 8001b16:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	e00e      	b.n	8001b3a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b20:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e006      	b.n	8001b3a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
  }
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3724      	adds	r7, #36	@ 0x24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bc80      	pop	{r7}
 8001b42:	4770      	bx	lr

08001b44 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b56:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b58:	7afb      	ldrb	r3, [r7, #11]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d002      	beq.n	8001b64 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001b5e:	7afb      	ldrb	r3, [r7, #11]
 8001b60:	2b02      	cmp	r3, #2
 8001b62:	d11d      	bne.n	8001ba0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d002      	beq.n	8001b78 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	3301      	adds	r3, #1
 8001b76:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d002      	beq.n	8001b8c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	3301      	adds	r3, #1
 8001b8a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	689b      	ldr	r3, [r3, #8]
 8001b92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bc80      	pop	{r7}
 8001baa:	4770      	bx	lr

08001bac <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001bac:	b480      	push	{r7}
 8001bae:	b087      	sub	sp, #28
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	60f8      	str	r0, [r7, #12]
 8001bb4:	60b9      	str	r1, [r7, #8]
 8001bb6:	607a      	str	r2, [r7, #4]
 8001bb8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bc0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
 8001bc4:	2b01      	cmp	r3, #1
 8001bc6:	d003      	beq.n	8001bd0 <HAL_CAN_GetRxMessage+0x24>
 8001bc8:	7dfb      	ldrb	r3, [r7, #23]
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	f040 8103 	bne.w	8001dd6 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d10e      	bne.n	8001bf4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	f003 0303 	and.w	r3, r3, #3
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d116      	bne.n	8001c12 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001be8:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e0f7      	b.n	8001de4 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	691b      	ldr	r3, [r3, #16]
 8001bfa:	f003 0303 	and.w	r3, r3, #3
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d107      	bne.n	8001c12 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c06:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e0e8      	b.n	8001de4 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	331b      	adds	r3, #27
 8001c1a:	011b      	lsls	r3, r3, #4
 8001c1c:	4413      	add	r3, r2
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f003 0204 	and.w	r2, r3, #4
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d10c      	bne.n	8001c4a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681a      	ldr	r2, [r3, #0]
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	331b      	adds	r3, #27
 8001c38:	011b      	lsls	r3, r3, #4
 8001c3a:	4413      	add	r3, r2
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	0d5b      	lsrs	r3, r3, #21
 8001c40:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	601a      	str	r2, [r3, #0]
 8001c48:	e00b      	b.n	8001c62 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	68bb      	ldr	r3, [r7, #8]
 8001c50:	331b      	adds	r3, #27
 8001c52:	011b      	lsls	r3, r3, #4
 8001c54:	4413      	add	r3, r2
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	08db      	lsrs	r3, r3, #3
 8001c5a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	68bb      	ldr	r3, [r7, #8]
 8001c68:	331b      	adds	r3, #27
 8001c6a:	011b      	lsls	r3, r3, #4
 8001c6c:	4413      	add	r3, r2
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0202 	and.w	r2, r3, #2
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68bb      	ldr	r3, [r7, #8]
 8001c7e:	331b      	adds	r3, #27
 8001c80:	011b      	lsls	r3, r3, #4
 8001c82:	4413      	add	r3, r2
 8001c84:	3304      	adds	r3, #4
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0308 	and.w	r3, r3, #8
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d003      	beq.n	8001c98 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2208      	movs	r2, #8
 8001c94:	611a      	str	r2, [r3, #16]
 8001c96:	e00b      	b.n	8001cb0 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
 8001c9e:	331b      	adds	r3, #27
 8001ca0:	011b      	lsls	r3, r3, #4
 8001ca2:	4413      	add	r3, r2
 8001ca4:	3304      	adds	r3, #4
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 020f 	and.w	r2, r3, #15
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	331b      	adds	r3, #27
 8001cb8:	011b      	lsls	r3, r3, #4
 8001cba:	4413      	add	r3, r2
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	0a1b      	lsrs	r3, r3, #8
 8001cc2:	b2da      	uxtb	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	331b      	adds	r3, #27
 8001cd0:	011b      	lsls	r3, r3, #4
 8001cd2:	4413      	add	r3, r2
 8001cd4:	3304      	adds	r3, #4
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	0c1b      	lsrs	r3, r3, #16
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	011b      	lsls	r3, r3, #4
 8001ce8:	4413      	add	r3, r2
 8001cea:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	b2da      	uxtb	r2, r3
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	011b      	lsls	r3, r3, #4
 8001cfe:	4413      	add	r3, r2
 8001d00:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	0a1a      	lsrs	r2, r3, #8
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	b2d2      	uxtb	r2, r2
 8001d0e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	011b      	lsls	r3, r3, #4
 8001d18:	4413      	add	r3, r2
 8001d1a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	0c1a      	lsrs	r2, r3, #16
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	3302      	adds	r3, #2
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	011b      	lsls	r3, r3, #4
 8001d32:	4413      	add	r3, r2
 8001d34:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	0e1a      	lsrs	r2, r3, #24
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	3303      	adds	r3, #3
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681a      	ldr	r2, [r3, #0]
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	011b      	lsls	r3, r3, #4
 8001d4c:	4413      	add	r3, r2
 8001d4e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	3304      	adds	r3, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	011b      	lsls	r3, r3, #4
 8001d64:	4413      	add	r3, r2
 8001d66:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	0a1a      	lsrs	r2, r3, #8
 8001d6e:	683b      	ldr	r3, [r7, #0]
 8001d70:	3305      	adds	r3, #5
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	68bb      	ldr	r3, [r7, #8]
 8001d7c:	011b      	lsls	r3, r3, #4
 8001d7e:	4413      	add	r3, r2
 8001d80:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	0c1a      	lsrs	r2, r3, #16
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	3306      	adds	r3, #6
 8001d8c:	b2d2      	uxtb	r2, r2
 8001d8e:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	011b      	lsls	r3, r3, #4
 8001d98:	4413      	add	r3, r2
 8001d9a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	0e1a      	lsrs	r2, r3, #24
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	3307      	adds	r3, #7
 8001da6:	b2d2      	uxtb	r2, r2
 8001da8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d108      	bne.n	8001dc2 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	68da      	ldr	r2, [r3, #12]
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f042 0220 	orr.w	r2, r2, #32
 8001dbe:	60da      	str	r2, [r3, #12]
 8001dc0:	e007      	b.n	8001dd2 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	691a      	ldr	r2, [r3, #16]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f042 0220 	orr.w	r2, r2, #32
 8001dd0:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	e006      	b.n	8001de4 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dda:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
  }
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	371c      	adds	r7, #28
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001dee:	b480      	push	{r7}
 8001df0:	b085      	sub	sp, #20
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e02:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e04:	7afb      	ldrb	r3, [r7, #11]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d002      	beq.n	8001e10 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001e0a:	7afb      	ldrb	r3, [r7, #11]
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d10f      	bne.n	8001e30 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	f003 0303 	and.w	r3, r3, #3
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	e005      	b.n	8001e30 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	691b      	ldr	r3, [r3, #16]
 8001e2a:	f003 0303 	and.w	r3, r3, #3
 8001e2e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001e30:	68fb      	ldr	r3, [r7, #12]
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bc80      	pop	{r7}
 8001e3a:	4770      	bx	lr

08001e3c <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e4c:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d002      	beq.n	8001e5a <HAL_CAN_ActivateNotification+0x1e>
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	2b02      	cmp	r3, #2
 8001e58:	d109      	bne.n	8001e6e <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	6959      	ldr	r1, [r3, #20]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	430a      	orrs	r2, r1
 8001e68:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e006      	b.n	8001e7c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e72:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
  }
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr

08001e86 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b08a      	sub	sp, #40	@ 0x28
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	695b      	ldr	r3, [r3, #20]
 8001e98:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	691b      	ldr	r3, [r3, #16]
 8001eb8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	699b      	ldr	r3, [r3, #24]
 8001ec0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001ec2:	6a3b      	ldr	r3, [r7, #32]
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d07c      	beq.n	8001fc6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ecc:	69bb      	ldr	r3, [r7, #24]
 8001ece:	f003 0301 	and.w	r3, r3, #1
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d023      	beq.n	8001f1e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2201      	movs	r2, #1
 8001edc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ede:	69bb      	ldr	r3, [r7, #24]
 8001ee0:	f003 0302 	and.w	r3, r3, #2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d003      	beq.n	8001ef0 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 f983 	bl	80021f4 <HAL_CAN_TxMailbox0CompleteCallback>
 8001eee:	e016      	b.n	8001f1e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	f003 0304 	and.w	r3, r3, #4
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d004      	beq.n	8001f04 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f02:	e00c      	b.n	8001f1e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001f04:	69bb      	ldr	r3, [r7, #24]
 8001f06:	f003 0308 	and.w	r3, r3, #8
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d004      	beq.n	8001f18 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f16:	e002      	b.n	8001f1e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001f18:	6878      	ldr	r0, [r7, #4]
 8001f1a:	f000 f986 	bl	800222a <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d024      	beq.n	8001f72 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f30:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d003      	beq.n	8001f44 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 f962 	bl	8002206 <HAL_CAN_TxMailbox1CompleteCallback>
 8001f42:	e016      	b.n	8001f72 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d004      	beq.n	8001f58 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f50:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f54:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f56:	e00c      	b.n	8001f72 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001f58:	69bb      	ldr	r3, [r7, #24]
 8001f5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d004      	beq.n	8001f6c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f6a:	e002      	b.n	8001f72 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f965 	bl	800223c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001f72:	69bb      	ldr	r3, [r7, #24]
 8001f74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d024      	beq.n	8001fc6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001f84:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d003      	beq.n	8001f98 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f000 f941 	bl	8002218 <HAL_CAN_TxMailbox2CompleteCallback>
 8001f96:	e016      	b.n	8001fc6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d004      	beq.n	8001fac <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fa8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001faa:	e00c      	b.n	8001fc6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d004      	beq.n	8001fc0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001fbe:	e002      	b.n	8001fc6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001fc0:	6878      	ldr	r0, [r7, #4]
 8001fc2:	f000 f944 	bl	800224e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001fc6:	6a3b      	ldr	r3, [r7, #32]
 8001fc8:	f003 0308 	and.w	r3, r3, #8
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00c      	beq.n	8001fea <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f003 0310 	and.w	r3, r3, #16
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d007      	beq.n	8001fea <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fdc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001fe0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	2210      	movs	r2, #16
 8001fe8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d00b      	beq.n	800200c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	f003 0308 	and.w	r3, r3, #8
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d006      	beq.n	800200c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	2208      	movs	r2, #8
 8002004:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f92a 	bl	8002260 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d009      	beq.n	800202a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	f003 0303 	and.w	r3, r3, #3
 8002020:	2b00      	cmp	r3, #0
 8002022:	d002      	beq.n	800202a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	f7fe f983 	bl	8000330 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800202a:	6a3b      	ldr	r3, [r7, #32]
 800202c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00c      	beq.n	800204e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	f003 0310 	and.w	r3, r3, #16
 800203a:	2b00      	cmp	r3, #0
 800203c:	d007      	beq.n	800204e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800203e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002040:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2210      	movs	r2, #16
 800204c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800204e:	6a3b      	ldr	r3, [r7, #32]
 8002050:	f003 0320 	and.w	r3, r3, #32
 8002054:	2b00      	cmp	r3, #0
 8002056:	d00b      	beq.n	8002070 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	f003 0308 	and.w	r3, r3, #8
 800205e:	2b00      	cmp	r3, #0
 8002060:	d006      	beq.n	8002070 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	2208      	movs	r2, #8
 8002068:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800206a:	6878      	ldr	r0, [r7, #4]
 800206c:	f000 f90a 	bl	8002284 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002070:	6a3b      	ldr	r3, [r7, #32]
 8002072:	f003 0310 	and.w	r3, r3, #16
 8002076:	2b00      	cmp	r3, #0
 8002078:	d009      	beq.n	800208e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	f003 0303 	and.w	r3, r3, #3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d002      	beq.n	800208e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f000 f8f2 	bl	8002272 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800208e:	6a3b      	ldr	r3, [r7, #32]
 8002090:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00b      	beq.n	80020b0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f003 0310 	and.w	r3, r3, #16
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d006      	beq.n	80020b0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2210      	movs	r2, #16
 80020a8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f8f3 	bl	8002296 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80020b0:	6a3b      	ldr	r3, [r7, #32]
 80020b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d00b      	beq.n	80020d2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d006      	beq.n	80020d2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	2208      	movs	r2, #8
 80020ca:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 f8eb 	bl	80022a8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80020d2:	6a3b      	ldr	r3, [r7, #32]
 80020d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d07b      	beq.n	80021d4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d072      	beq.n	80021cc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020e6:	6a3b      	ldr	r3, [r7, #32]
 80020e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d008      	beq.n	8002102 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d003      	beq.n	8002102 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002102:	6a3b      	ldr	r3, [r7, #32]
 8002104:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002108:	2b00      	cmp	r3, #0
 800210a:	d008      	beq.n	800211e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002112:	2b00      	cmp	r3, #0
 8002114:	d003      	beq.n	800211e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	f043 0302 	orr.w	r3, r3, #2
 800211c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800211e:	6a3b      	ldr	r3, [r7, #32]
 8002120:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800212e:	2b00      	cmp	r3, #0
 8002130:	d003      	beq.n	800213a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002134:	f043 0304 	orr.w	r3, r3, #4
 8002138:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800213a:	6a3b      	ldr	r3, [r7, #32]
 800213c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002140:	2b00      	cmp	r3, #0
 8002142:	d043      	beq.n	80021cc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800214a:	2b00      	cmp	r3, #0
 800214c:	d03e      	beq.n	80021cc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002154:	2b60      	cmp	r3, #96	@ 0x60
 8002156:	d02b      	beq.n	80021b0 <HAL_CAN_IRQHandler+0x32a>
 8002158:	2b60      	cmp	r3, #96	@ 0x60
 800215a:	d82e      	bhi.n	80021ba <HAL_CAN_IRQHandler+0x334>
 800215c:	2b50      	cmp	r3, #80	@ 0x50
 800215e:	d022      	beq.n	80021a6 <HAL_CAN_IRQHandler+0x320>
 8002160:	2b50      	cmp	r3, #80	@ 0x50
 8002162:	d82a      	bhi.n	80021ba <HAL_CAN_IRQHandler+0x334>
 8002164:	2b40      	cmp	r3, #64	@ 0x40
 8002166:	d019      	beq.n	800219c <HAL_CAN_IRQHandler+0x316>
 8002168:	2b40      	cmp	r3, #64	@ 0x40
 800216a:	d826      	bhi.n	80021ba <HAL_CAN_IRQHandler+0x334>
 800216c:	2b30      	cmp	r3, #48	@ 0x30
 800216e:	d010      	beq.n	8002192 <HAL_CAN_IRQHandler+0x30c>
 8002170:	2b30      	cmp	r3, #48	@ 0x30
 8002172:	d822      	bhi.n	80021ba <HAL_CAN_IRQHandler+0x334>
 8002174:	2b10      	cmp	r3, #16
 8002176:	d002      	beq.n	800217e <HAL_CAN_IRQHandler+0x2f8>
 8002178:	2b20      	cmp	r3, #32
 800217a:	d005      	beq.n	8002188 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800217c:	e01d      	b.n	80021ba <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800217e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002180:	f043 0308 	orr.w	r3, r3, #8
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002186:	e019      	b.n	80021bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800218a:	f043 0310 	orr.w	r3, r3, #16
 800218e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002190:	e014      	b.n	80021bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002194:	f043 0320 	orr.w	r3, r3, #32
 8002198:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800219a:	e00f      	b.n	80021bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 800219c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800219e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021a4:	e00a      	b.n	80021bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80021a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021ae:	e005      	b.n	80021bc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80021b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80021b8:	e000      	b.n	80021bc <HAL_CAN_IRQHandler+0x336>
            break;
 80021ba:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	699a      	ldr	r2, [r3, #24]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80021ca:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2204      	movs	r2, #4
 80021d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d008      	beq.n	80021ec <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e0:	431a      	orrs	r2, r3
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f7fe fa52 	bl	8000690 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80021ec:	bf00      	nop
 80021ee:	3728      	adds	r7, #40	@ 0x28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	bc80      	pop	{r7}
 8002204:	4770      	bx	lr

08002206 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002206:	b480      	push	{r7}
 8002208:	b083      	sub	sp, #12
 800220a:	af00      	add	r7, sp, #0
 800220c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800220e:	bf00      	nop
 8002210:	370c      	adds	r7, #12
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	bc80      	pop	{r7}
 8002228:	4770      	bx	lr

0800222a <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr

0800224e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr

08002260 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr

08002272 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr

08002284 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002284:	b480      	push	{r7}
 8002286:	b083      	sub	sp, #12
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	bc80      	pop	{r7}
 8002294:	4770      	bx	lr

08002296 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002296:	b480      	push	{r7}
 8002298:	b083      	sub	sp, #12
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr

080022a8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <HAL_CAN_GetError>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval CAN Error Code
  */
uint32_t HAL_CAN_GetError(const CAN_HandleTypeDef *hcan)
{
 80022ba:	b480      	push	{r7}
 80022bc:	b083      	sub	sp, #12
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
  /* Return CAN error code */
  return hcan->ErrorCode;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 80022c6:	4618      	mov	r0, r3
 80022c8:	370c      	adds	r7, #12
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr

080022d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022e6:	68ba      	ldr	r2, [r7, #8]
 80022e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022ec:	4013      	ands	r3, r2
 80022ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022f4:	68bb      	ldr	r3, [r7, #8]
 80022f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002300:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002302:	4a04      	ldr	r2, [pc, #16]	@ (8002314 <__NVIC_SetPriorityGrouping+0x44>)
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	60d3      	str	r3, [r2, #12]
}
 8002308:	bf00      	nop
 800230a:	3714      	adds	r7, #20
 800230c:	46bd      	mov	sp, r7
 800230e:	bc80      	pop	{r7}
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop
 8002314:	e000ed00 	.word	0xe000ed00

08002318 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800231c:	4b04      	ldr	r3, [pc, #16]	@ (8002330 <__NVIC_GetPriorityGrouping+0x18>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	0a1b      	lsrs	r3, r3, #8
 8002322:	f003 0307 	and.w	r3, r3, #7
}
 8002326:	4618      	mov	r0, r3
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	e000ed00 	.word	0xe000ed00

08002334 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	4603      	mov	r3, r0
 800233c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800233e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002342:	2b00      	cmp	r3, #0
 8002344:	db0b      	blt.n	800235e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	f003 021f 	and.w	r2, r3, #31
 800234c:	4906      	ldr	r1, [pc, #24]	@ (8002368 <__NVIC_EnableIRQ+0x34>)
 800234e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002352:	095b      	lsrs	r3, r3, #5
 8002354:	2001      	movs	r0, #1
 8002356:	fa00 f202 	lsl.w	r2, r0, r2
 800235a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr
 8002368:	e000e100 	.word	0xe000e100

0800236c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	6039      	str	r1, [r7, #0]
 8002376:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002378:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237c:	2b00      	cmp	r3, #0
 800237e:	db0a      	blt.n	8002396 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	b2da      	uxtb	r2, r3
 8002384:	490c      	ldr	r1, [pc, #48]	@ (80023b8 <__NVIC_SetPriority+0x4c>)
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	0112      	lsls	r2, r2, #4
 800238c:	b2d2      	uxtb	r2, r2
 800238e:	440b      	add	r3, r1
 8002390:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002394:	e00a      	b.n	80023ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	b2da      	uxtb	r2, r3
 800239a:	4908      	ldr	r1, [pc, #32]	@ (80023bc <__NVIC_SetPriority+0x50>)
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	f003 030f 	and.w	r3, r3, #15
 80023a2:	3b04      	subs	r3, #4
 80023a4:	0112      	lsls	r2, r2, #4
 80023a6:	b2d2      	uxtb	r2, r2
 80023a8:	440b      	add	r3, r1
 80023aa:	761a      	strb	r2, [r3, #24]
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bc80      	pop	{r7}
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	e000e100 	.word	0xe000e100
 80023bc:	e000ed00 	.word	0xe000ed00

080023c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b089      	sub	sp, #36	@ 0x24
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	60f8      	str	r0, [r7, #12]
 80023c8:	60b9      	str	r1, [r7, #8]
 80023ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023d4:	69fb      	ldr	r3, [r7, #28]
 80023d6:	f1c3 0307 	rsb	r3, r3, #7
 80023da:	2b04      	cmp	r3, #4
 80023dc:	bf28      	it	cs
 80023de:	2304      	movcs	r3, #4
 80023e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	3304      	adds	r3, #4
 80023e6:	2b06      	cmp	r3, #6
 80023e8:	d902      	bls.n	80023f0 <NVIC_EncodePriority+0x30>
 80023ea:	69fb      	ldr	r3, [r7, #28]
 80023ec:	3b03      	subs	r3, #3
 80023ee:	e000      	b.n	80023f2 <NVIC_EncodePriority+0x32>
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023f4:	f04f 32ff 	mov.w	r2, #4294967295
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	43da      	mvns	r2, r3
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	401a      	ands	r2, r3
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002408:	f04f 31ff 	mov.w	r1, #4294967295
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	fa01 f303 	lsl.w	r3, r1, r3
 8002412:	43d9      	mvns	r1, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002418:	4313      	orrs	r3, r2
         );
}
 800241a:	4618      	mov	r0, r3
 800241c:	3724      	adds	r7, #36	@ 0x24
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b082      	sub	sp, #8
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	3b01      	subs	r3, #1
 8002430:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002434:	d301      	bcc.n	800243a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002436:	2301      	movs	r3, #1
 8002438:	e00f      	b.n	800245a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800243a:	4a0a      	ldr	r2, [pc, #40]	@ (8002464 <SysTick_Config+0x40>)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3b01      	subs	r3, #1
 8002440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002442:	210f      	movs	r1, #15
 8002444:	f04f 30ff 	mov.w	r0, #4294967295
 8002448:	f7ff ff90 	bl	800236c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800244c:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <SysTick_Config+0x40>)
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002452:	4b04      	ldr	r3, [pc, #16]	@ (8002464 <SysTick_Config+0x40>)
 8002454:	2207      	movs	r2, #7
 8002456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	e000e010 	.word	0xe000e010

08002468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b082      	sub	sp, #8
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f7ff ff2d 	bl	80022d0 <__NVIC_SetPriorityGrouping>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800247e:	b580      	push	{r7, lr}
 8002480:	b086      	sub	sp, #24
 8002482:	af00      	add	r7, sp, #0
 8002484:	4603      	mov	r3, r0
 8002486:	60b9      	str	r1, [r7, #8]
 8002488:	607a      	str	r2, [r7, #4]
 800248a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800248c:	2300      	movs	r3, #0
 800248e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002490:	f7ff ff42 	bl	8002318 <__NVIC_GetPriorityGrouping>
 8002494:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	68b9      	ldr	r1, [r7, #8]
 800249a:	6978      	ldr	r0, [r7, #20]
 800249c:	f7ff ff90 	bl	80023c0 <NVIC_EncodePriority>
 80024a0:	4602      	mov	r2, r0
 80024a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a6:	4611      	mov	r1, r2
 80024a8:	4618      	mov	r0, r3
 80024aa:	f7ff ff5f 	bl	800236c <__NVIC_SetPriority>
}
 80024ae:	bf00      	nop
 80024b0:	3718      	adds	r7, #24
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b082      	sub	sp, #8
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	4603      	mov	r3, r0
 80024be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c4:	4618      	mov	r0, r3
 80024c6:	f7ff ff35 	bl	8002334 <__NVIC_EnableIRQ>
}
 80024ca:	bf00      	nop
 80024cc:	3708      	adds	r7, #8
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}

080024d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	f7ff ffa2 	bl	8002424 <SysTick_Config>
 80024e0:	4603      	mov	r3, r0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
	...

080024ec <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80024fe:	2301      	movs	r3, #1
 8002500:	e043      	b.n	800258a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	461a      	mov	r2, r3
 8002508:	4b22      	ldr	r3, [pc, #136]	@ (8002594 <HAL_DMA_Init+0xa8>)
 800250a:	4413      	add	r3, r2
 800250c:	4a22      	ldr	r2, [pc, #136]	@ (8002598 <HAL_DMA_Init+0xac>)
 800250e:	fba2 2303 	umull	r2, r3, r2, r3
 8002512:	091b      	lsrs	r3, r3, #4
 8002514:	009a      	lsls	r2, r3, #2
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a1f      	ldr	r2, [pc, #124]	@ (800259c <HAL_DMA_Init+0xb0>)
 800251e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2202      	movs	r2, #2
 8002524:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002536:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800253a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002544:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	68db      	ldr	r3, [r3, #12]
 800254a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002550:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	695b      	ldr	r3, [r3, #20]
 8002556:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800255c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002564:	68fa      	ldr	r2, [r7, #12]
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	68fa      	ldr	r2, [r7, #12]
 8002570:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2200      	movs	r2, #0
 8002576:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002588:	2300      	movs	r3, #0
}
 800258a:	4618      	mov	r0, r3
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr
 8002594:	bffdfff8 	.word	0xbffdfff8
 8002598:	cccccccd 	.word	0xcccccccd
 800259c:	40020000 	.word	0x40020000

080025a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b086      	sub	sp, #24
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
 80025ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025b8:	2b01      	cmp	r3, #1
 80025ba:	d101      	bne.n	80025c0 <HAL_DMA_Start_IT+0x20>
 80025bc:	2302      	movs	r3, #2
 80025be:	e04b      	b.n	8002658 <HAL_DMA_Start_IT+0xb8>
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025ce:	b2db      	uxtb	r3, r3
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d13a      	bne.n	800264a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	2202      	movs	r2, #2
 80025d8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2200      	movs	r2, #0
 80025e0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f022 0201 	bic.w	r2, r2, #1
 80025f0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	68b9      	ldr	r1, [r7, #8]
 80025f8:	68f8      	ldr	r0, [r7, #12]
 80025fa:	f000 f9eb 	bl	80029d4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002602:	2b00      	cmp	r3, #0
 8002604:	d008      	beq.n	8002618 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f042 020e 	orr.w	r2, r2, #14
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	e00f      	b.n	8002638 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0204 	bic.w	r2, r2, #4
 8002626:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f042 020a 	orr.w	r2, r2, #10
 8002636:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f042 0201 	orr.w	r2, r2, #1
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	e005      	b.n	8002656 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002652:	2302      	movs	r3, #2
 8002654:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002656:	7dfb      	ldrb	r3, [r7, #23]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3718      	adds	r7, #24
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}

08002660 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002668:	2300      	movs	r3, #0
 800266a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b02      	cmp	r3, #2
 8002676:	d008      	beq.n	800268a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2204      	movs	r2, #4
 800267c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e020      	b.n	80026cc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f022 020e 	bic.w	r2, r2, #14
 8002698:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	681a      	ldr	r2, [r3, #0]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 0201 	bic.w	r2, r2, #1
 80026a8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026b2:	2101      	movs	r1, #1
 80026b4:	fa01 f202 	lsl.w	r2, r1, r2
 80026b8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	2200      	movs	r2, #0
 80026c6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3714      	adds	r7, #20
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bc80      	pop	{r7}
 80026d4:	4770      	bx	lr
	...

080026d8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e0:	2300      	movs	r3, #0
 80026e2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80026ea:	b2db      	uxtb	r3, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d005      	beq.n	80026fc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2204      	movs	r2, #4
 80026f4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	73fb      	strb	r3, [r7, #15]
 80026fa:	e051      	b.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f022 020e 	bic.w	r2, r2, #14
 800270a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a22      	ldr	r2, [pc, #136]	@ (80027ac <HAL_DMA_Abort_IT+0xd4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d029      	beq.n	800277a <HAL_DMA_Abort_IT+0xa2>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a21      	ldr	r2, [pc, #132]	@ (80027b0 <HAL_DMA_Abort_IT+0xd8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d022      	beq.n	8002776 <HAL_DMA_Abort_IT+0x9e>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a1f      	ldr	r2, [pc, #124]	@ (80027b4 <HAL_DMA_Abort_IT+0xdc>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d01a      	beq.n	8002770 <HAL_DMA_Abort_IT+0x98>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a1e      	ldr	r2, [pc, #120]	@ (80027b8 <HAL_DMA_Abort_IT+0xe0>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d012      	beq.n	800276a <HAL_DMA_Abort_IT+0x92>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a1c      	ldr	r2, [pc, #112]	@ (80027bc <HAL_DMA_Abort_IT+0xe4>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d00a      	beq.n	8002764 <HAL_DMA_Abort_IT+0x8c>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a1b      	ldr	r2, [pc, #108]	@ (80027c0 <HAL_DMA_Abort_IT+0xe8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d102      	bne.n	800275e <HAL_DMA_Abort_IT+0x86>
 8002758:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800275c:	e00e      	b.n	800277c <HAL_DMA_Abort_IT+0xa4>
 800275e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002762:	e00b      	b.n	800277c <HAL_DMA_Abort_IT+0xa4>
 8002764:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002768:	e008      	b.n	800277c <HAL_DMA_Abort_IT+0xa4>
 800276a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800276e:	e005      	b.n	800277c <HAL_DMA_Abort_IT+0xa4>
 8002770:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002774:	e002      	b.n	800277c <HAL_DMA_Abort_IT+0xa4>
 8002776:	2310      	movs	r3, #16
 8002778:	e000      	b.n	800277c <HAL_DMA_Abort_IT+0xa4>
 800277a:	2301      	movs	r3, #1
 800277c:	4a11      	ldr	r2, [pc, #68]	@ (80027c4 <HAL_DMA_Abort_IT+0xec>)
 800277e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002794:	2b00      	cmp	r3, #0
 8002796:	d003      	beq.n	80027a0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	4798      	blx	r3
    } 
  }
  return status;
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a2:	4618      	mov	r0, r3
 80027a4:	3710      	adds	r7, #16
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	bf00      	nop
 80027ac:	40020008 	.word	0x40020008
 80027b0:	4002001c 	.word	0x4002001c
 80027b4:	40020030 	.word	0x40020030
 80027b8:	40020044 	.word	0x40020044
 80027bc:	40020058 	.word	0x40020058
 80027c0:	4002006c 	.word	0x4002006c
 80027c4:	40020000 	.word	0x40020000

080027c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e4:	2204      	movs	r2, #4
 80027e6:	409a      	lsls	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d04f      	beq.n	8002890 <HAL_DMA_IRQHandler+0xc8>
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	f003 0304 	and.w	r3, r3, #4
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d04a      	beq.n	8002890 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0320 	and.w	r3, r3, #32
 8002804:	2b00      	cmp	r3, #0
 8002806:	d107      	bne.n	8002818 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0204 	bic.w	r2, r2, #4
 8002816:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a66      	ldr	r2, [pc, #408]	@ (80029b8 <HAL_DMA_IRQHandler+0x1f0>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d029      	beq.n	8002876 <HAL_DMA_IRQHandler+0xae>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a65      	ldr	r2, [pc, #404]	@ (80029bc <HAL_DMA_IRQHandler+0x1f4>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d022      	beq.n	8002872 <HAL_DMA_IRQHandler+0xaa>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a63      	ldr	r2, [pc, #396]	@ (80029c0 <HAL_DMA_IRQHandler+0x1f8>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d01a      	beq.n	800286c <HAL_DMA_IRQHandler+0xa4>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a62      	ldr	r2, [pc, #392]	@ (80029c4 <HAL_DMA_IRQHandler+0x1fc>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d012      	beq.n	8002866 <HAL_DMA_IRQHandler+0x9e>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a60      	ldr	r2, [pc, #384]	@ (80029c8 <HAL_DMA_IRQHandler+0x200>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00a      	beq.n	8002860 <HAL_DMA_IRQHandler+0x98>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a5f      	ldr	r2, [pc, #380]	@ (80029cc <HAL_DMA_IRQHandler+0x204>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d102      	bne.n	800285a <HAL_DMA_IRQHandler+0x92>
 8002854:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002858:	e00e      	b.n	8002878 <HAL_DMA_IRQHandler+0xb0>
 800285a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800285e:	e00b      	b.n	8002878 <HAL_DMA_IRQHandler+0xb0>
 8002860:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002864:	e008      	b.n	8002878 <HAL_DMA_IRQHandler+0xb0>
 8002866:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800286a:	e005      	b.n	8002878 <HAL_DMA_IRQHandler+0xb0>
 800286c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002870:	e002      	b.n	8002878 <HAL_DMA_IRQHandler+0xb0>
 8002872:	2340      	movs	r3, #64	@ 0x40
 8002874:	e000      	b.n	8002878 <HAL_DMA_IRQHandler+0xb0>
 8002876:	2304      	movs	r3, #4
 8002878:	4a55      	ldr	r2, [pc, #340]	@ (80029d0 <HAL_DMA_IRQHandler+0x208>)
 800287a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 8094 	beq.w	80029ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800288e:	e08e      	b.n	80029ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002894:	2202      	movs	r2, #2
 8002896:	409a      	lsls	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4013      	ands	r3, r2
 800289c:	2b00      	cmp	r3, #0
 800289e:	d056      	beq.n	800294e <HAL_DMA_IRQHandler+0x186>
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	f003 0302 	and.w	r3, r3, #2
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d051      	beq.n	800294e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0320 	and.w	r3, r3, #32
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d10b      	bne.n	80028d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 020a 	bic.w	r2, r2, #10
 80028c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a38      	ldr	r2, [pc, #224]	@ (80029b8 <HAL_DMA_IRQHandler+0x1f0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d029      	beq.n	800292e <HAL_DMA_IRQHandler+0x166>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a37      	ldr	r2, [pc, #220]	@ (80029bc <HAL_DMA_IRQHandler+0x1f4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d022      	beq.n	800292a <HAL_DMA_IRQHandler+0x162>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a35      	ldr	r2, [pc, #212]	@ (80029c0 <HAL_DMA_IRQHandler+0x1f8>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d01a      	beq.n	8002924 <HAL_DMA_IRQHandler+0x15c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a34      	ldr	r2, [pc, #208]	@ (80029c4 <HAL_DMA_IRQHandler+0x1fc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d012      	beq.n	800291e <HAL_DMA_IRQHandler+0x156>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	4a32      	ldr	r2, [pc, #200]	@ (80029c8 <HAL_DMA_IRQHandler+0x200>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00a      	beq.n	8002918 <HAL_DMA_IRQHandler+0x150>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4a31      	ldr	r2, [pc, #196]	@ (80029cc <HAL_DMA_IRQHandler+0x204>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d102      	bne.n	8002912 <HAL_DMA_IRQHandler+0x14a>
 800290c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002910:	e00e      	b.n	8002930 <HAL_DMA_IRQHandler+0x168>
 8002912:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002916:	e00b      	b.n	8002930 <HAL_DMA_IRQHandler+0x168>
 8002918:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800291c:	e008      	b.n	8002930 <HAL_DMA_IRQHandler+0x168>
 800291e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002922:	e005      	b.n	8002930 <HAL_DMA_IRQHandler+0x168>
 8002924:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002928:	e002      	b.n	8002930 <HAL_DMA_IRQHandler+0x168>
 800292a:	2320      	movs	r3, #32
 800292c:	e000      	b.n	8002930 <HAL_DMA_IRQHandler+0x168>
 800292e:	2302      	movs	r3, #2
 8002930:	4a27      	ldr	r2, [pc, #156]	@ (80029d0 <HAL_DMA_IRQHandler+0x208>)
 8002932:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002940:	2b00      	cmp	r3, #0
 8002942:	d034      	beq.n	80029ae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800294c:	e02f      	b.n	80029ae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002952:	2208      	movs	r2, #8
 8002954:	409a      	lsls	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	4013      	ands	r3, r2
 800295a:	2b00      	cmp	r3, #0
 800295c:	d028      	beq.n	80029b0 <HAL_DMA_IRQHandler+0x1e8>
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	f003 0308 	and.w	r3, r3, #8
 8002964:	2b00      	cmp	r3, #0
 8002966:	d023      	beq.n	80029b0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 020e 	bic.w	r2, r2, #14
 8002976:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002980:	2101      	movs	r1, #1
 8002982:	fa01 f202 	lsl.w	r2, r1, r2
 8002986:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2201      	movs	r2, #1
 800298c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d004      	beq.n	80029b0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	6878      	ldr	r0, [r7, #4]
 80029ac:	4798      	blx	r3
    }
  }
  return;
 80029ae:	bf00      	nop
 80029b0:	bf00      	nop
}
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40020008 	.word	0x40020008
 80029bc:	4002001c 	.word	0x4002001c
 80029c0:	40020030 	.word	0x40020030
 80029c4:	40020044 	.word	0x40020044
 80029c8:	40020058 	.word	0x40020058
 80029cc:	4002006c 	.word	0x4002006c
 80029d0:	40020000 	.word	0x40020000

080029d4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60f8      	str	r0, [r7, #12]
 80029dc:	60b9      	str	r1, [r7, #8]
 80029de:	607a      	str	r2, [r7, #4]
 80029e0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029ea:	2101      	movs	r1, #1
 80029ec:	fa01 f202 	lsl.w	r2, r1, r2
 80029f0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2b10      	cmp	r3, #16
 8002a00:	d108      	bne.n	8002a14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a12:	e007      	b.n	8002a24 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68ba      	ldr	r2, [r7, #8]
 8002a1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	60da      	str	r2, [r3, #12]
}
 8002a24:	bf00      	nop
 8002a26:	3714      	adds	r7, #20
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr
	...

08002a30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a30:	b480      	push	{r7}
 8002a32:	b08b      	sub	sp, #44	@ 0x2c
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a42:	e169      	b.n	8002d18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a44:	2201      	movs	r2, #1
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	69fa      	ldr	r2, [r7, #28]
 8002a54:	4013      	ands	r3, r2
 8002a56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	f040 8158 	bne.w	8002d12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	4a9a      	ldr	r2, [pc, #616]	@ (8002cd0 <HAL_GPIO_Init+0x2a0>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d05e      	beq.n	8002b2a <HAL_GPIO_Init+0xfa>
 8002a6c:	4a98      	ldr	r2, [pc, #608]	@ (8002cd0 <HAL_GPIO_Init+0x2a0>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d875      	bhi.n	8002b5e <HAL_GPIO_Init+0x12e>
 8002a72:	4a98      	ldr	r2, [pc, #608]	@ (8002cd4 <HAL_GPIO_Init+0x2a4>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d058      	beq.n	8002b2a <HAL_GPIO_Init+0xfa>
 8002a78:	4a96      	ldr	r2, [pc, #600]	@ (8002cd4 <HAL_GPIO_Init+0x2a4>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d86f      	bhi.n	8002b5e <HAL_GPIO_Init+0x12e>
 8002a7e:	4a96      	ldr	r2, [pc, #600]	@ (8002cd8 <HAL_GPIO_Init+0x2a8>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d052      	beq.n	8002b2a <HAL_GPIO_Init+0xfa>
 8002a84:	4a94      	ldr	r2, [pc, #592]	@ (8002cd8 <HAL_GPIO_Init+0x2a8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d869      	bhi.n	8002b5e <HAL_GPIO_Init+0x12e>
 8002a8a:	4a94      	ldr	r2, [pc, #592]	@ (8002cdc <HAL_GPIO_Init+0x2ac>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d04c      	beq.n	8002b2a <HAL_GPIO_Init+0xfa>
 8002a90:	4a92      	ldr	r2, [pc, #584]	@ (8002cdc <HAL_GPIO_Init+0x2ac>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d863      	bhi.n	8002b5e <HAL_GPIO_Init+0x12e>
 8002a96:	4a92      	ldr	r2, [pc, #584]	@ (8002ce0 <HAL_GPIO_Init+0x2b0>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d046      	beq.n	8002b2a <HAL_GPIO_Init+0xfa>
 8002a9c:	4a90      	ldr	r2, [pc, #576]	@ (8002ce0 <HAL_GPIO_Init+0x2b0>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d85d      	bhi.n	8002b5e <HAL_GPIO_Init+0x12e>
 8002aa2:	2b12      	cmp	r3, #18
 8002aa4:	d82a      	bhi.n	8002afc <HAL_GPIO_Init+0xcc>
 8002aa6:	2b12      	cmp	r3, #18
 8002aa8:	d859      	bhi.n	8002b5e <HAL_GPIO_Init+0x12e>
 8002aaa:	a201      	add	r2, pc, #4	@ (adr r2, 8002ab0 <HAL_GPIO_Init+0x80>)
 8002aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ab0:	08002b2b 	.word	0x08002b2b
 8002ab4:	08002b05 	.word	0x08002b05
 8002ab8:	08002b17 	.word	0x08002b17
 8002abc:	08002b59 	.word	0x08002b59
 8002ac0:	08002b5f 	.word	0x08002b5f
 8002ac4:	08002b5f 	.word	0x08002b5f
 8002ac8:	08002b5f 	.word	0x08002b5f
 8002acc:	08002b5f 	.word	0x08002b5f
 8002ad0:	08002b5f 	.word	0x08002b5f
 8002ad4:	08002b5f 	.word	0x08002b5f
 8002ad8:	08002b5f 	.word	0x08002b5f
 8002adc:	08002b5f 	.word	0x08002b5f
 8002ae0:	08002b5f 	.word	0x08002b5f
 8002ae4:	08002b5f 	.word	0x08002b5f
 8002ae8:	08002b5f 	.word	0x08002b5f
 8002aec:	08002b5f 	.word	0x08002b5f
 8002af0:	08002b5f 	.word	0x08002b5f
 8002af4:	08002b0d 	.word	0x08002b0d
 8002af8:	08002b21 	.word	0x08002b21
 8002afc:	4a79      	ldr	r2, [pc, #484]	@ (8002ce4 <HAL_GPIO_Init+0x2b4>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d013      	beq.n	8002b2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002b02:	e02c      	b.n	8002b5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	623b      	str	r3, [r7, #32]
          break;
 8002b0a:	e029      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	68db      	ldr	r3, [r3, #12]
 8002b10:	3304      	adds	r3, #4
 8002b12:	623b      	str	r3, [r7, #32]
          break;
 8002b14:	e024      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	68db      	ldr	r3, [r3, #12]
 8002b1a:	3308      	adds	r3, #8
 8002b1c:	623b      	str	r3, [r7, #32]
          break;
 8002b1e:	e01f      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	330c      	adds	r3, #12
 8002b26:	623b      	str	r3, [r7, #32]
          break;
 8002b28:	e01a      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d102      	bne.n	8002b38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b32:	2304      	movs	r3, #4
 8002b34:	623b      	str	r3, [r7, #32]
          break;
 8002b36:	e013      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d105      	bne.n	8002b4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b40:	2308      	movs	r3, #8
 8002b42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69fa      	ldr	r2, [r7, #28]
 8002b48:	611a      	str	r2, [r3, #16]
          break;
 8002b4a:	e009      	b.n	8002b60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b4c:	2308      	movs	r3, #8
 8002b4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	69fa      	ldr	r2, [r7, #28]
 8002b54:	615a      	str	r2, [r3, #20]
          break;
 8002b56:	e003      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	623b      	str	r3, [r7, #32]
          break;
 8002b5c:	e000      	b.n	8002b60 <HAL_GPIO_Init+0x130>
          break;
 8002b5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	2bff      	cmp	r3, #255	@ 0xff
 8002b64:	d801      	bhi.n	8002b6a <HAL_GPIO_Init+0x13a>
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	e001      	b.n	8002b6e <HAL_GPIO_Init+0x13e>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	3304      	adds	r3, #4
 8002b6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	2bff      	cmp	r3, #255	@ 0xff
 8002b74:	d802      	bhi.n	8002b7c <HAL_GPIO_Init+0x14c>
 8002b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	e002      	b.n	8002b82 <HAL_GPIO_Init+0x152>
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7e:	3b08      	subs	r3, #8
 8002b80:	009b      	lsls	r3, r3, #2
 8002b82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	210f      	movs	r1, #15
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b90:	43db      	mvns	r3, r3
 8002b92:	401a      	ands	r2, r3
 8002b94:	6a39      	ldr	r1, [r7, #32]
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9c:	431a      	orrs	r2, r3
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	f000 80b1 	beq.w	8002d12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002bb0:	4b4d      	ldr	r3, [pc, #308]	@ (8002ce8 <HAL_GPIO_Init+0x2b8>)
 8002bb2:	699b      	ldr	r3, [r3, #24]
 8002bb4:	4a4c      	ldr	r2, [pc, #304]	@ (8002ce8 <HAL_GPIO_Init+0x2b8>)
 8002bb6:	f043 0301 	orr.w	r3, r3, #1
 8002bba:	6193      	str	r3, [r2, #24]
 8002bbc:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce8 <HAL_GPIO_Init+0x2b8>)
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	60bb      	str	r3, [r7, #8]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002bc8:	4a48      	ldr	r2, [pc, #288]	@ (8002cec <HAL_GPIO_Init+0x2bc>)
 8002bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bcc:	089b      	lsrs	r3, r3, #2
 8002bce:	3302      	adds	r3, #2
 8002bd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd8:	f003 0303 	and.w	r3, r3, #3
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	220f      	movs	r2, #15
 8002be0:	fa02 f303 	lsl.w	r3, r2, r3
 8002be4:	43db      	mvns	r3, r3
 8002be6:	68fa      	ldr	r2, [r7, #12]
 8002be8:	4013      	ands	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4a40      	ldr	r2, [pc, #256]	@ (8002cf0 <HAL_GPIO_Init+0x2c0>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d013      	beq.n	8002c1c <HAL_GPIO_Init+0x1ec>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	4a3f      	ldr	r2, [pc, #252]	@ (8002cf4 <HAL_GPIO_Init+0x2c4>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d00d      	beq.n	8002c18 <HAL_GPIO_Init+0x1e8>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4a3e      	ldr	r2, [pc, #248]	@ (8002cf8 <HAL_GPIO_Init+0x2c8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d007      	beq.n	8002c14 <HAL_GPIO_Init+0x1e4>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	4a3d      	ldr	r2, [pc, #244]	@ (8002cfc <HAL_GPIO_Init+0x2cc>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d101      	bne.n	8002c10 <HAL_GPIO_Init+0x1e0>
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e006      	b.n	8002c1e <HAL_GPIO_Init+0x1ee>
 8002c10:	2304      	movs	r3, #4
 8002c12:	e004      	b.n	8002c1e <HAL_GPIO_Init+0x1ee>
 8002c14:	2302      	movs	r3, #2
 8002c16:	e002      	b.n	8002c1e <HAL_GPIO_Init+0x1ee>
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e000      	b.n	8002c1e <HAL_GPIO_Init+0x1ee>
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c20:	f002 0203 	and.w	r2, r2, #3
 8002c24:	0092      	lsls	r2, r2, #2
 8002c26:	4093      	lsls	r3, r2
 8002c28:	68fa      	ldr	r2, [r7, #12]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c2e:	492f      	ldr	r1, [pc, #188]	@ (8002cec <HAL_GPIO_Init+0x2bc>)
 8002c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c32:	089b      	lsrs	r3, r3, #2
 8002c34:	3302      	adds	r3, #2
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d006      	beq.n	8002c56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c48:	4b2d      	ldr	r3, [pc, #180]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	492c      	ldr	r1, [pc, #176]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]
 8002c54:	e006      	b.n	8002c64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c56:	4b2a      	ldr	r3, [pc, #168]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c58:	689a      	ldr	r2, [r3, #8]
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	43db      	mvns	r3, r3
 8002c5e:	4928      	ldr	r1, [pc, #160]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c60:	4013      	ands	r3, r2
 8002c62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d006      	beq.n	8002c7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c70:	4b23      	ldr	r3, [pc, #140]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	4922      	ldr	r1, [pc, #136]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	60cb      	str	r3, [r1, #12]
 8002c7c:	e006      	b.n	8002c8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c7e:	4b20      	ldr	r3, [pc, #128]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	43db      	mvns	r3, r3
 8002c86:	491e      	ldr	r1, [pc, #120]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d006      	beq.n	8002ca6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c98:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	4918      	ldr	r1, [pc, #96]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002c9e:	69bb      	ldr	r3, [r7, #24]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	604b      	str	r3, [r1, #4]
 8002ca4:	e006      	b.n	8002cb4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002ca6:	4b16      	ldr	r3, [pc, #88]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002ca8:	685a      	ldr	r2, [r3, #4]
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	43db      	mvns	r3, r3
 8002cae:	4914      	ldr	r1, [pc, #80]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d021      	beq.n	8002d04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002cc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	490e      	ldr	r1, [pc, #56]	@ (8002d00 <HAL_GPIO_Init+0x2d0>)
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	600b      	str	r3, [r1, #0]
 8002ccc:	e021      	b.n	8002d12 <HAL_GPIO_Init+0x2e2>
 8002cce:	bf00      	nop
 8002cd0:	10320000 	.word	0x10320000
 8002cd4:	10310000 	.word	0x10310000
 8002cd8:	10220000 	.word	0x10220000
 8002cdc:	10210000 	.word	0x10210000
 8002ce0:	10120000 	.word	0x10120000
 8002ce4:	10110000 	.word	0x10110000
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	40010000 	.word	0x40010000
 8002cf0:	40010800 	.word	0x40010800
 8002cf4:	40010c00 	.word	0x40010c00
 8002cf8:	40011000 	.word	0x40011000
 8002cfc:	40011400 	.word	0x40011400
 8002d00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002d04:	4b0b      	ldr	r3, [pc, #44]	@ (8002d34 <HAL_GPIO_Init+0x304>)
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	43db      	mvns	r3, r3
 8002d0c:	4909      	ldr	r1, [pc, #36]	@ (8002d34 <HAL_GPIO_Init+0x304>)
 8002d0e:	4013      	ands	r3, r2
 8002d10:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002d12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d14:	3301      	adds	r3, #1
 8002d16:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f47f ae8e 	bne.w	8002a44 <HAL_GPIO_Init+0x14>
  }
}
 8002d28:	bf00      	nop
 8002d2a:	bf00      	nop
 8002d2c:	372c      	adds	r7, #44	@ 0x2c
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr
 8002d34:	40010400 	.word	0x40010400

08002d38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	460b      	mov	r3, r1
 8002d42:	807b      	strh	r3, [r7, #2]
 8002d44:	4613      	mov	r3, r2
 8002d46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d48:	787b      	ldrb	r3, [r7, #1]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d003      	beq.n	8002d56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d4e:	887a      	ldrh	r2, [r7, #2]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d54:	e003      	b.n	8002d5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d56:	887b      	ldrh	r3, [r7, #2]
 8002d58:	041a      	lsls	r2, r3, #16
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	611a      	str	r2, [r3, #16]
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bc80      	pop	{r7}
 8002d66:	4770      	bx	lr

08002d68 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	460b      	mov	r3, r1
 8002d72:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002d7a:	887a      	ldrh	r2, [r7, #2]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	4013      	ands	r3, r2
 8002d80:	041a      	lsls	r2, r3, #16
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	43d9      	mvns	r1, r3
 8002d86:	887b      	ldrh	r3, [r7, #2]
 8002d88:	400b      	ands	r3, r1
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	611a      	str	r2, [r3, #16]
}
 8002d90:	bf00      	nop
 8002d92:	3714      	adds	r7, #20
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
	...

08002d9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b082      	sub	sp, #8
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002da6:	4b08      	ldr	r3, [pc, #32]	@ (8002dc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002da8:	695a      	ldr	r2, [r3, #20]
 8002daa:	88fb      	ldrh	r3, [r7, #6]
 8002dac:	4013      	ands	r3, r2
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d006      	beq.n	8002dc0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002db2:	4a05      	ldr	r2, [pc, #20]	@ (8002dc8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002db4:	88fb      	ldrh	r3, [r7, #6]
 8002db6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002db8:	88fb      	ldrh	r3, [r7, #6]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7fd fa16 	bl	80001ec <HAL_GPIO_EXTI_Callback>
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	40010400 	.word	0x40010400

08002dcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b086      	sub	sp, #24
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e272      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 8087 	beq.w	8002efa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dec:	4b92      	ldr	r3, [pc, #584]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b04      	cmp	r3, #4
 8002df6:	d00c      	beq.n	8002e12 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002df8:	4b8f      	ldr	r3, [pc, #572]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f003 030c 	and.w	r3, r3, #12
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d112      	bne.n	8002e2a <HAL_RCC_OscConfig+0x5e>
 8002e04:	4b8c      	ldr	r3, [pc, #560]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e10:	d10b      	bne.n	8002e2a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e12:	4b89      	ldr	r3, [pc, #548]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d06c      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x12c>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d168      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e24c      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e32:	d106      	bne.n	8002e42 <HAL_RCC_OscConfig+0x76>
 8002e34:	4b80      	ldr	r3, [pc, #512]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a7f      	ldr	r2, [pc, #508]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e3e:	6013      	str	r3, [r2, #0]
 8002e40:	e02e      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d10c      	bne.n	8002e64 <HAL_RCC_OscConfig+0x98>
 8002e4a:	4b7b      	ldr	r3, [pc, #492]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a7a      	ldr	r2, [pc, #488]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e50:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	4b78      	ldr	r3, [pc, #480]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a77      	ldr	r2, [pc, #476]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e5c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e60:	6013      	str	r3, [r2, #0]
 8002e62:	e01d      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e6c:	d10c      	bne.n	8002e88 <HAL_RCC_OscConfig+0xbc>
 8002e6e:	4b72      	ldr	r3, [pc, #456]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4a71      	ldr	r2, [pc, #452]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e78:	6013      	str	r3, [r2, #0]
 8002e7a:	4b6f      	ldr	r3, [pc, #444]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a6e      	ldr	r2, [pc, #440]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e84:	6013      	str	r3, [r2, #0]
 8002e86:	e00b      	b.n	8002ea0 <HAL_RCC_OscConfig+0xd4>
 8002e88:	4b6b      	ldr	r3, [pc, #428]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a6a      	ldr	r2, [pc, #424]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e92:	6013      	str	r3, [r2, #0]
 8002e94:	4b68      	ldr	r3, [pc, #416]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a67      	ldr	r2, [pc, #412]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e9e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d013      	beq.n	8002ed0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea8:	f7fe fb22 	bl	80014f0 <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb0:	f7fe fb1e 	bl	80014f0 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b64      	cmp	r3, #100	@ 0x64
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e200      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ec2:	4b5d      	ldr	r3, [pc, #372]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0xe4>
 8002ece:	e014      	b.n	8002efa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ed0:	f7fe fb0e 	bl	80014f0 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ed8:	f7fe fb0a 	bl	80014f0 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b64      	cmp	r3, #100	@ 0x64
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e1ec      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002eea:	4b53      	ldr	r3, [pc, #332]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x10c>
 8002ef6:	e000      	b.n	8002efa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0302 	and.w	r3, r3, #2
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d063      	beq.n	8002fce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f06:	4b4c      	ldr	r3, [pc, #304]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f003 030c 	and.w	r3, r3, #12
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00b      	beq.n	8002f2a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002f12:	4b49      	ldr	r3, [pc, #292]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	f003 030c 	and.w	r3, r3, #12
 8002f1a:	2b08      	cmp	r3, #8
 8002f1c:	d11c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x18c>
 8002f1e:	4b46      	ldr	r3, [pc, #280]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d116      	bne.n	8002f58 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f2a:	4b43      	ldr	r3, [pc, #268]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0302 	and.w	r3, r3, #2
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d005      	beq.n	8002f42 <HAL_RCC_OscConfig+0x176>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e1c0      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f42:	4b3d      	ldr	r3, [pc, #244]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	695b      	ldr	r3, [r3, #20]
 8002f4e:	00db      	lsls	r3, r3, #3
 8002f50:	4939      	ldr	r1, [pc, #228]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	4313      	orrs	r3, r2
 8002f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f56:	e03a      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	691b      	ldr	r3, [r3, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d020      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f60:	4b36      	ldr	r3, [pc, #216]	@ (800303c <HAL_RCC_OscConfig+0x270>)
 8002f62:	2201      	movs	r2, #1
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7fe fac3 	bl	80014f0 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f6e:	f7fe fabf 	bl	80014f0 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e1a1      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f80:	4b2d      	ldr	r3, [pc, #180]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d0f0      	beq.n	8002f6e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f8c:	4b2a      	ldr	r3, [pc, #168]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	4927      	ldr	r1, [pc, #156]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	600b      	str	r3, [r1, #0]
 8002fa0:	e015      	b.n	8002fce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fa2:	4b26      	ldr	r3, [pc, #152]	@ (800303c <HAL_RCC_OscConfig+0x270>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7fe faa2 	bl	80014f0 <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb0:	f7fe fa9e 	bl	80014f0 <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b02      	cmp	r3, #2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e180      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 0308 	and.w	r3, r3, #8
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d03a      	beq.n	8003050 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d019      	beq.n	8003016 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fe2:	4b17      	ldr	r3, [pc, #92]	@ (8003040 <HAL_RCC_OscConfig+0x274>)
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fe8:	f7fe fa82 	bl	80014f0 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff0:	f7fe fa7e 	bl	80014f0 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e160      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003002:	4b0d      	ldr	r3, [pc, #52]	@ (8003038 <HAL_RCC_OscConfig+0x26c>)
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800300e:	2001      	movs	r0, #1
 8003010:	f000 face 	bl	80035b0 <RCC_Delay>
 8003014:	e01c      	b.n	8003050 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003016:	4b0a      	ldr	r3, [pc, #40]	@ (8003040 <HAL_RCC_OscConfig+0x274>)
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800301c:	f7fe fa68 	bl	80014f0 <HAL_GetTick>
 8003020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003022:	e00f      	b.n	8003044 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003024:	f7fe fa64 	bl	80014f0 <HAL_GetTick>
 8003028:	4602      	mov	r2, r0
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	1ad3      	subs	r3, r2, r3
 800302e:	2b02      	cmp	r3, #2
 8003030:	d908      	bls.n	8003044 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e146      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
 8003036:	bf00      	nop
 8003038:	40021000 	.word	0x40021000
 800303c:	42420000 	.word	0x42420000
 8003040:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003044:	4b92      	ldr	r3, [pc, #584]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003048:	f003 0302 	and.w	r3, r3, #2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d1e9      	bne.n	8003024 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f003 0304 	and.w	r3, r3, #4
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a6 	beq.w	80031aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800305e:	2300      	movs	r3, #0
 8003060:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003062:	4b8b      	ldr	r3, [pc, #556]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003064:	69db      	ldr	r3, [r3, #28]
 8003066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10d      	bne.n	800308a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800306e:	4b88      	ldr	r3, [pc, #544]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003070:	69db      	ldr	r3, [r3, #28]
 8003072:	4a87      	ldr	r2, [pc, #540]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003074:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003078:	61d3      	str	r3, [r2, #28]
 800307a:	4b85      	ldr	r3, [pc, #532]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800307c:	69db      	ldr	r3, [r3, #28]
 800307e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003082:	60bb      	str	r3, [r7, #8]
 8003084:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003086:	2301      	movs	r3, #1
 8003088:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800308a:	4b82      	ldr	r3, [pc, #520]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003092:	2b00      	cmp	r3, #0
 8003094:	d118      	bne.n	80030c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003096:	4b7f      	ldr	r3, [pc, #508]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a7e      	ldr	r2, [pc, #504]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 800309c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030a2:	f7fe fa25 	bl	80014f0 <HAL_GetTick>
 80030a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030a8:	e008      	b.n	80030bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030aa:	f7fe fa21 	bl	80014f0 <HAL_GetTick>
 80030ae:	4602      	mov	r2, r0
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b64      	cmp	r3, #100	@ 0x64
 80030b6:	d901      	bls.n	80030bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80030b8:	2303      	movs	r3, #3
 80030ba:	e103      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80030bc:	4b75      	ldr	r3, [pc, #468]	@ (8003294 <HAL_RCC_OscConfig+0x4c8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d0f0      	beq.n	80030aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d106      	bne.n	80030de <HAL_RCC_OscConfig+0x312>
 80030d0:	4b6f      	ldr	r3, [pc, #444]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030d2:	6a1b      	ldr	r3, [r3, #32]
 80030d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030d6:	f043 0301 	orr.w	r3, r3, #1
 80030da:	6213      	str	r3, [r2, #32]
 80030dc:	e02d      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d10c      	bne.n	8003100 <HAL_RCC_OscConfig+0x334>
 80030e6:	4b6a      	ldr	r3, [pc, #424]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030e8:	6a1b      	ldr	r3, [r3, #32]
 80030ea:	4a69      	ldr	r2, [pc, #420]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030ec:	f023 0301 	bic.w	r3, r3, #1
 80030f0:	6213      	str	r3, [r2, #32]
 80030f2:	4b67      	ldr	r3, [pc, #412]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	6a1b      	ldr	r3, [r3, #32]
 80030f6:	4a66      	ldr	r2, [pc, #408]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80030f8:	f023 0304 	bic.w	r3, r3, #4
 80030fc:	6213      	str	r3, [r2, #32]
 80030fe:	e01c      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b05      	cmp	r3, #5
 8003106:	d10c      	bne.n	8003122 <HAL_RCC_OscConfig+0x356>
 8003108:	4b61      	ldr	r3, [pc, #388]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	4a60      	ldr	r2, [pc, #384]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800310e:	f043 0304 	orr.w	r3, r3, #4
 8003112:	6213      	str	r3, [r2, #32]
 8003114:	4b5e      	ldr	r3, [pc, #376]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003116:	6a1b      	ldr	r3, [r3, #32]
 8003118:	4a5d      	ldr	r2, [pc, #372]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	6213      	str	r3, [r2, #32]
 8003120:	e00b      	b.n	800313a <HAL_RCC_OscConfig+0x36e>
 8003122:	4b5b      	ldr	r3, [pc, #364]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003124:	6a1b      	ldr	r3, [r3, #32]
 8003126:	4a5a      	ldr	r2, [pc, #360]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003128:	f023 0301 	bic.w	r3, r3, #1
 800312c:	6213      	str	r3, [r2, #32]
 800312e:	4b58      	ldr	r3, [pc, #352]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003130:	6a1b      	ldr	r3, [r3, #32]
 8003132:	4a57      	ldr	r2, [pc, #348]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003134:	f023 0304 	bic.w	r3, r3, #4
 8003138:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d015      	beq.n	800316e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003142:	f7fe f9d5 	bl	80014f0 <HAL_GetTick>
 8003146:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003148:	e00a      	b.n	8003160 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314a:	f7fe f9d1 	bl	80014f0 <HAL_GetTick>
 800314e:	4602      	mov	r2, r0
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	1ad3      	subs	r3, r2, r3
 8003154:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003158:	4293      	cmp	r3, r2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e0b1      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003160:	4b4b      	ldr	r3, [pc, #300]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0ee      	beq.n	800314a <HAL_RCC_OscConfig+0x37e>
 800316c:	e014      	b.n	8003198 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316e:	f7fe f9bf 	bl	80014f0 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003174:	e00a      	b.n	800318c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003176:	f7fe f9bb 	bl	80014f0 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003184:	4293      	cmp	r3, r2
 8003186:	d901      	bls.n	800318c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003188:	2303      	movs	r3, #3
 800318a:	e09b      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800318c:	4b40      	ldr	r3, [pc, #256]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800318e:	6a1b      	ldr	r3, [r3, #32]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d1ee      	bne.n	8003176 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003198:	7dfb      	ldrb	r3, [r7, #23]
 800319a:	2b01      	cmp	r3, #1
 800319c:	d105      	bne.n	80031aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800319e:	4b3c      	ldr	r3, [pc, #240]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	4a3b      	ldr	r2, [pc, #236]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	f000 8087 	beq.w	80032c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031b4:	4b36      	ldr	r3, [pc, #216]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d061      	beq.n	8003284 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	69db      	ldr	r3, [r3, #28]
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d146      	bne.n	8003256 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c8:	4b33      	ldr	r3, [pc, #204]	@ (8003298 <HAL_RCC_OscConfig+0x4cc>)
 80031ca:	2200      	movs	r2, #0
 80031cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031ce:	f7fe f98f 	bl	80014f0 <HAL_GetTick>
 80031d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031d4:	e008      	b.n	80031e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d6:	f7fe f98b 	bl	80014f0 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e06d      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80031e8:	4b29      	ldr	r3, [pc, #164]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1f0      	bne.n	80031d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a1b      	ldr	r3, [r3, #32]
 80031f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80031fc:	d108      	bne.n	8003210 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80031fe:	4b24      	ldr	r3, [pc, #144]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	4921      	ldr	r1, [pc, #132]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800320c:	4313      	orrs	r3, r2
 800320e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003210:	4b1f      	ldr	r3, [pc, #124]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6a19      	ldr	r1, [r3, #32]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003220:	430b      	orrs	r3, r1
 8003222:	491b      	ldr	r1, [pc, #108]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	4313      	orrs	r3, r2
 8003226:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003228:	4b1b      	ldr	r3, [pc, #108]	@ (8003298 <HAL_RCC_OscConfig+0x4cc>)
 800322a:	2201      	movs	r2, #1
 800322c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800322e:	f7fe f95f 	bl	80014f0 <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003236:	f7fe f95b 	bl	80014f0 <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b02      	cmp	r3, #2
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e03d      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003248:	4b11      	ldr	r3, [pc, #68]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x46a>
 8003254:	e035      	b.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003256:	4b10      	ldr	r3, [pc, #64]	@ (8003298 <HAL_RCC_OscConfig+0x4cc>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800325c:	f7fe f948 	bl	80014f0 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7fe f944 	bl	80014f0 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e026      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003276:	4b06      	ldr	r3, [pc, #24]	@ (8003290 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0x498>
 8003282:	e01e      	b.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	69db      	ldr	r3, [r3, #28]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d107      	bne.n	800329c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e019      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
 8003290:	40021000 	.word	0x40021000
 8003294:	40007000 	.word	0x40007000
 8003298:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800329c:	4b0b      	ldr	r3, [pc, #44]	@ (80032cc <HAL_RCC_OscConfig+0x500>)
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d106      	bne.n	80032be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d001      	beq.n	80032c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3718      	adds	r7, #24
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40021000 	.word	0x40021000

080032d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e0d0      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032e4:	4b6a      	ldr	r3, [pc, #424]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d910      	bls.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032f2:	4b67      	ldr	r3, [pc, #412]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f023 0207 	bic.w	r2, r3, #7
 80032fa:	4965      	ldr	r1, [pc, #404]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003302:	4b63      	ldr	r3, [pc, #396]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f003 0307 	and.w	r3, r3, #7
 800330a:	683a      	ldr	r2, [r7, #0]
 800330c:	429a      	cmp	r2, r3
 800330e:	d001      	beq.n	8003314 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0b8      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0302 	and.w	r3, r3, #2
 800331c:	2b00      	cmp	r3, #0
 800331e:	d020      	beq.n	8003362 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0304 	and.w	r3, r3, #4
 8003328:	2b00      	cmp	r3, #0
 800332a:	d005      	beq.n	8003338 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800332c:	4b59      	ldr	r3, [pc, #356]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	4a58      	ldr	r2, [pc, #352]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003332:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003336:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0308 	and.w	r3, r3, #8
 8003340:	2b00      	cmp	r3, #0
 8003342:	d005      	beq.n	8003350 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003344:	4b53      	ldr	r3, [pc, #332]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	4a52      	ldr	r2, [pc, #328]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800334a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800334e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003350:	4b50      	ldr	r3, [pc, #320]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	494d      	ldr	r1, [pc, #308]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800335e:	4313      	orrs	r3, r2
 8003360:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f003 0301 	and.w	r3, r3, #1
 800336a:	2b00      	cmp	r3, #0
 800336c:	d040      	beq.n	80033f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d107      	bne.n	8003386 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003376:	4b47      	ldr	r3, [pc, #284]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800337e:	2b00      	cmp	r3, #0
 8003380:	d115      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e07f      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d107      	bne.n	800339e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800338e:	4b41      	ldr	r3, [pc, #260]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003396:	2b00      	cmp	r3, #0
 8003398:	d109      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e073      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800339e:	4b3d      	ldr	r3, [pc, #244]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0302 	and.w	r3, r3, #2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e06b      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033ae:	4b39      	ldr	r3, [pc, #228]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f023 0203 	bic.w	r2, r3, #3
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4936      	ldr	r1, [pc, #216]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033bc:	4313      	orrs	r3, r2
 80033be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033c0:	f7fe f896 	bl	80014f0 <HAL_GetTick>
 80033c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033c6:	e00a      	b.n	80033de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033c8:	f7fe f892 	bl	80014f0 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e053      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033de:	4b2d      	ldr	r3, [pc, #180]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	f003 020c 	and.w	r2, r3, #12
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d1eb      	bne.n	80033c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033f0:	4b27      	ldr	r3, [pc, #156]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	683a      	ldr	r2, [r7, #0]
 80033fa:	429a      	cmp	r2, r3
 80033fc:	d210      	bcs.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033fe:	4b24      	ldr	r3, [pc, #144]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f023 0207 	bic.w	r2, r3, #7
 8003406:	4922      	ldr	r1, [pc, #136]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	4313      	orrs	r3, r2
 800340c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800340e:	4b20      	ldr	r3, [pc, #128]	@ (8003490 <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 0307 	and.w	r3, r3, #7
 8003416:	683a      	ldr	r2, [r7, #0]
 8003418:	429a      	cmp	r2, r3
 800341a:	d001      	beq.n	8003420 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e032      	b.n	8003486 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f003 0304 	and.w	r3, r3, #4
 8003428:	2b00      	cmp	r3, #0
 800342a:	d008      	beq.n	800343e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800342c:	4b19      	ldr	r3, [pc, #100]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	4916      	ldr	r1, [pc, #88]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800343a:	4313      	orrs	r3, r2
 800343c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b00      	cmp	r3, #0
 8003448:	d009      	beq.n	800345e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800344a:	4b12      	ldr	r3, [pc, #72]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	490e      	ldr	r1, [pc, #56]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 800345a:	4313      	orrs	r3, r2
 800345c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800345e:	f000 f821 	bl	80034a4 <HAL_RCC_GetSysClockFreq>
 8003462:	4602      	mov	r2, r0
 8003464:	4b0b      	ldr	r3, [pc, #44]	@ (8003494 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	490a      	ldr	r1, [pc, #40]	@ (8003498 <HAL_RCC_ClockConfig+0x1c8>)
 8003470:	5ccb      	ldrb	r3, [r1, r3]
 8003472:	fa22 f303 	lsr.w	r3, r2, r3
 8003476:	4a09      	ldr	r2, [pc, #36]	@ (800349c <HAL_RCC_ClockConfig+0x1cc>)
 8003478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800347a:	4b09      	ldr	r3, [pc, #36]	@ (80034a0 <HAL_RCC_ClockConfig+0x1d0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7fd fff4 	bl	800146c <HAL_InitTick>

  return HAL_OK;
 8003484:	2300      	movs	r3, #0
}
 8003486:	4618      	mov	r0, r3
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	40022000 	.word	0x40022000
 8003494:	40021000 	.word	0x40021000
 8003498:	080078dc 	.word	0x080078dc
 800349c:	20000004 	.word	0x20000004
 80034a0:	20000008 	.word	0x20000008

080034a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b087      	sub	sp, #28
 80034a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80034aa:	2300      	movs	r3, #0
 80034ac:	60fb      	str	r3, [r7, #12]
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
 80034b2:	2300      	movs	r3, #0
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	2300      	movs	r3, #0
 80034b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80034be:	4b1e      	ldr	r3, [pc, #120]	@ (8003538 <HAL_RCC_GetSysClockFreq+0x94>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f003 030c 	and.w	r3, r3, #12
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d002      	beq.n	80034d4 <HAL_RCC_GetSysClockFreq+0x30>
 80034ce:	2b08      	cmp	r3, #8
 80034d0:	d003      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x36>
 80034d2:	e027      	b.n	8003524 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80034d4:	4b19      	ldr	r3, [pc, #100]	@ (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 80034d6:	613b      	str	r3, [r7, #16]
      break;
 80034d8:	e027      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	0c9b      	lsrs	r3, r3, #18
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	4a17      	ldr	r2, [pc, #92]	@ (8003540 <HAL_RCC_GetSysClockFreq+0x9c>)
 80034e4:	5cd3      	ldrb	r3, [r2, r3]
 80034e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d010      	beq.n	8003514 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80034f2:	4b11      	ldr	r3, [pc, #68]	@ (8003538 <HAL_RCC_GetSysClockFreq+0x94>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	0c5b      	lsrs	r3, r3, #17
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	4a11      	ldr	r2, [pc, #68]	@ (8003544 <HAL_RCC_GetSysClockFreq+0xa0>)
 80034fe:	5cd3      	ldrb	r3, [r2, r3]
 8003500:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a0d      	ldr	r2, [pc, #52]	@ (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 8003506:	fb03 f202 	mul.w	r2, r3, r2
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003510:	617b      	str	r3, [r7, #20]
 8003512:	e004      	b.n	800351e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	4a0c      	ldr	r2, [pc, #48]	@ (8003548 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003518:	fb02 f303 	mul.w	r3, r2, r3
 800351c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	613b      	str	r3, [r7, #16]
      break;
 8003522:	e002      	b.n	800352a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003524:	4b05      	ldr	r3, [pc, #20]	@ (800353c <HAL_RCC_GetSysClockFreq+0x98>)
 8003526:	613b      	str	r3, [r7, #16]
      break;
 8003528:	bf00      	nop
    }
  }
  return sysclockfreq;
 800352a:	693b      	ldr	r3, [r7, #16]
}
 800352c:	4618      	mov	r0, r3
 800352e:	371c      	adds	r7, #28
 8003530:	46bd      	mov	sp, r7
 8003532:	bc80      	pop	{r7}
 8003534:	4770      	bx	lr
 8003536:	bf00      	nop
 8003538:	40021000 	.word	0x40021000
 800353c:	007a1200 	.word	0x007a1200
 8003540:	080078f4 	.word	0x080078f4
 8003544:	08007904 	.word	0x08007904
 8003548:	003d0900 	.word	0x003d0900

0800354c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800354c:	b480      	push	{r7}
 800354e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003550:	4b02      	ldr	r3, [pc, #8]	@ (800355c <HAL_RCC_GetHCLKFreq+0x10>)
 8003552:	681b      	ldr	r3, [r3, #0]
}
 8003554:	4618      	mov	r0, r3
 8003556:	46bd      	mov	sp, r7
 8003558:	bc80      	pop	{r7}
 800355a:	4770      	bx	lr
 800355c:	20000004 	.word	0x20000004

08003560 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003564:	f7ff fff2 	bl	800354c <HAL_RCC_GetHCLKFreq>
 8003568:	4602      	mov	r2, r0
 800356a:	4b05      	ldr	r3, [pc, #20]	@ (8003580 <HAL_RCC_GetPCLK1Freq+0x20>)
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	0a1b      	lsrs	r3, r3, #8
 8003570:	f003 0307 	and.w	r3, r3, #7
 8003574:	4903      	ldr	r1, [pc, #12]	@ (8003584 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003576:	5ccb      	ldrb	r3, [r1, r3]
 8003578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800357c:	4618      	mov	r0, r3
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40021000 	.word	0x40021000
 8003584:	080078ec 	.word	0x080078ec

08003588 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800358c:	f7ff ffde 	bl	800354c <HAL_RCC_GetHCLKFreq>
 8003590:	4602      	mov	r2, r0
 8003592:	4b05      	ldr	r3, [pc, #20]	@ (80035a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	0adb      	lsrs	r3, r3, #11
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	4903      	ldr	r1, [pc, #12]	@ (80035ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800359e:	5ccb      	ldrb	r3, [r1, r3]
 80035a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	40021000 	.word	0x40021000
 80035ac:	080078ec 	.word	0x080078ec

080035b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80035b8:	4b0a      	ldr	r3, [pc, #40]	@ (80035e4 <RCC_Delay+0x34>)
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a0a      	ldr	r2, [pc, #40]	@ (80035e8 <RCC_Delay+0x38>)
 80035be:	fba2 2303 	umull	r2, r3, r2, r3
 80035c2:	0a5b      	lsrs	r3, r3, #9
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	fb02 f303 	mul.w	r3, r2, r3
 80035ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80035cc:	bf00      	nop
  }
  while (Delay --);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1e5a      	subs	r2, r3, #1
 80035d2:	60fa      	str	r2, [r7, #12]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d1f9      	bne.n	80035cc <RCC_Delay+0x1c>
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	3714      	adds	r7, #20
 80035de:	46bd      	mov	sp, r7
 80035e0:	bc80      	pop	{r7}
 80035e2:	4770      	bx	lr
 80035e4:	20000004 	.word	0x20000004
 80035e8:	10624dd3 	.word	0x10624dd3

080035ec <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b082      	sub	sp, #8
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d101      	bne.n	80035fe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e076      	b.n	80036ec <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003602:	2b00      	cmp	r3, #0
 8003604:	d108      	bne.n	8003618 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800360e:	d009      	beq.n	8003624 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	61da      	str	r2, [r3, #28]
 8003616:	e005      	b.n	8003624 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d106      	bne.n	8003644 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f7fd fcca 	bl	8000fd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2202      	movs	r2, #2
 8003648:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800365a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800366c:	431a      	orrs	r2, r3
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	f003 0302 	and.w	r3, r3, #2
 8003680:	431a      	orrs	r2, r3
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	695b      	ldr	r3, [r3, #20]
 8003686:	f003 0301 	and.w	r3, r3, #1
 800368a:	431a      	orrs	r2, r3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003694:	431a      	orrs	r2, r3
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	69db      	ldr	r3, [r3, #28]
 800369a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800369e:	431a      	orrs	r2, r3
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6a1b      	ldr	r3, [r3, #32]
 80036a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036a8:	ea42 0103 	orr.w	r1, r2, r3
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036b0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	430a      	orrs	r2, r1
 80036ba:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	0c1a      	lsrs	r2, r3, #16
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f002 0204 	and.w	r2, r2, #4
 80036ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	69da      	ldr	r2, [r3, #28]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80036ea:	2300      	movs	r3, #0
}
 80036ec:	4618      	mov	r0, r3
 80036ee:	3708      	adds	r7, #8
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}

080036f4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
 8003700:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003708:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003710:	7dfb      	ldrb	r3, [r7, #23]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d00c      	beq.n	8003730 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800371c:	d106      	bne.n	800372c <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d102      	bne.n	800372c <HAL_SPI_TransmitReceive_DMA+0x38>
 8003726:	7dfb      	ldrb	r3, [r7, #23]
 8003728:	2b04      	cmp	r3, #4
 800372a:	d001      	beq.n	8003730 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800372c:	2302      	movs	r3, #2
 800372e:	e0cf      	b.n	80038d0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d005      	beq.n	8003742 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d002      	beq.n	8003742 <HAL_SPI_TransmitReceive_DMA+0x4e>
 800373c:	887b      	ldrh	r3, [r7, #2]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e0c4      	b.n	80038d0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800374c:	2b01      	cmp	r3, #1
 800374e:	d101      	bne.n	8003754 <HAL_SPI_TransmitReceive_DMA+0x60>
 8003750:	2302      	movs	r3, #2
 8003752:	e0bd      	b.n	80038d0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2201      	movs	r2, #1
 8003758:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b04      	cmp	r3, #4
 8003766:	d003      	beq.n	8003770 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2205      	movs	r2, #5
 800376c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2200      	movs	r2, #0
 8003774:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	887a      	ldrh	r2, [r7, #2]
 8003780:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	887a      	ldrh	r2, [r7, #2]
 8003786:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	887a      	ldrh	r2, [r7, #2]
 8003792:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	887a      	ldrh	r2, [r7, #2]
 8003798:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2200      	movs	r2, #0
 800379e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d108      	bne.n	80037c4 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037b6:	4a48      	ldr	r2, [pc, #288]	@ (80038d8 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 80037b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037be:	4a47      	ldr	r2, [pc, #284]	@ (80038dc <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 80037c0:	629a      	str	r2, [r3, #40]	@ 0x28
 80037c2:	e007      	b.n	80037d4 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037c8:	4a45      	ldr	r2, [pc, #276]	@ (80038e0 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 80037ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d0:	4a44      	ldr	r2, [pc, #272]	@ (80038e4 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80037d2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037d8:	4a43      	ldr	r2, [pc, #268]	@ (80038e8 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80037da:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037e0:	2200      	movs	r2, #0
 80037e2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	330c      	adds	r3, #12
 80037ee:	4619      	mov	r1, r3
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f4:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037fa:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80037fc:	f7fe fed0 	bl	80025a0 <HAL_DMA_Start_IT>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d00b      	beq.n	800381e <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380a:	f043 0210 	orr.w	r2, r3, #16
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2200      	movs	r2, #0
 8003816:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e058      	b.n	80038d0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	685a      	ldr	r2, [r3, #4]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f042 0201 	orr.w	r2, r2, #1
 800382c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003832:	2200      	movs	r2, #0
 8003834:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800383a:	2200      	movs	r2, #0
 800383c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->hdmatx->XferErrorCallback    = NULL;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003842:	2200      	movs	r2, #0
 8003844:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384a:	2200      	movs	r2, #0
 800384c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003856:	4619      	mov	r1, r3
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	330c      	adds	r3, #12
 800385e:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003864:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003866:	f7fe fe9b 	bl	80025a0 <HAL_DMA_Start_IT>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d00b      	beq.n	8003888 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003874:	f043 0210 	orr.w	r2, r3, #16
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2200      	movs	r2, #0
 8003880:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e023      	b.n	80038d0 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003892:	2b40      	cmp	r3, #64	@ 0x40
 8003894:	d007      	beq.n	80038a6 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038a4:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f042 0220 	orr.w	r2, r2, #32
 80038bc:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f042 0202 	orr.w	r2, r2, #2
 80038cc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80038ce:	2300      	movs	r3, #0
}
 80038d0:	4618      	mov	r0, r3
 80038d2:	3718      	adds	r7, #24
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	08003ca3 	.word	0x08003ca3
 80038dc:	08003b6f 	.word	0x08003b6f
 80038e0:	08003cbf 	.word	0x08003cbf
 80038e4:	08003c15 	.word	0x08003c15
 80038e8:	08003cdb 	.word	0x08003cdb

080038ec <HAL_SPI_DMAStop>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b084      	sub	sp, #16
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 80038f4:	2300      	movs	r3, #0
 80038f6:	73fb      	strb	r3, [r7, #15]
     and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or
     HAL_SPI_TxRxCpltCallback()
     */

  /* Abort the SPI DMA tx Stream/Channel  */
  if (hspi->hdmatx != NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00f      	beq.n	8003920 <HAL_SPI_DMAStop+0x34>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003904:	4618      	mov	r0, r3
 8003906:	f7fe feab 	bl	8002660 <HAL_DMA_Abort>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d007      	beq.n	8003920 <HAL_SPI_DMAStop+0x34>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003914:	f043 0210 	orr.w	r2, r3, #16
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 800391c:	2301      	movs	r3, #1
 800391e:	73fb      	strb	r3, [r7, #15]
    }
  }
  /* Abort the SPI DMA rx Stream/Channel  */
  if (hspi->hdmarx != NULL)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003924:	2b00      	cmp	r3, #0
 8003926:	d00f      	beq.n	8003948 <HAL_SPI_DMAStop+0x5c>
  {
    if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx))
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800392c:	4618      	mov	r0, r3
 800392e:	f7fe fe97 	bl	8002660 <HAL_DMA_Abort>
 8003932:	4603      	mov	r3, r0
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <HAL_SPI_DMAStop+0x5c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800393c:	f043 0210 	orr.w	r2, r3, #16
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	655a      	str	r2, [r3, #84]	@ 0x54
      errorcode = HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	73fb      	strb	r3, [r7, #15]
    }
  }

  /* Disable the SPI DMA Tx & Rx requests */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	685a      	ldr	r2, [r3, #4]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f022 0203 	bic.w	r2, r2, #3
 8003956:	605a      	str	r2, [r3, #4]
  hspi->State = HAL_SPI_STATE_READY;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  return errorcode;
 8003960:	7bfb      	ldrb	r3, [r7, #15]
}
 8003962:	4618      	mov	r0, r3
 8003964:	3710      	adds	r7, #16
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}
	...

0800396c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	099b      	lsrs	r3, r3, #6
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d10f      	bne.n	80039b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003996:	2b00      	cmp	r3, #0
 8003998:	d00a      	beq.n	80039b0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800399a:	69fb      	ldr	r3, [r7, #28]
 800399c:	099b      	lsrs	r3, r3, #6
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d004      	beq.n	80039b0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039aa:	6878      	ldr	r0, [r7, #4]
 80039ac:	4798      	blx	r3
    return;
 80039ae:	e0be      	b.n	8003b2e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	085b      	lsrs	r3, r3, #1
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00a      	beq.n	80039d2 <HAL_SPI_IRQHandler+0x66>
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	09db      	lsrs	r3, r3, #7
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d004      	beq.n	80039d2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	4798      	blx	r3
    return;
 80039d0:	e0ad      	b.n	8003b2e <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80039d2:	69bb      	ldr	r3, [r7, #24]
 80039d4:	095b      	lsrs	r3, r3, #5
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d106      	bne.n	80039ec <HAL_SPI_IRQHandler+0x80>
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	099b      	lsrs	r3, r3, #6
 80039e2:	f003 0301 	and.w	r3, r3, #1
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	f000 80a1 	beq.w	8003b2e <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	f000 809a 	beq.w	8003b2e <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	099b      	lsrs	r3, r3, #6
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d023      	beq.n	8003a4e <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b03      	cmp	r3, #3
 8003a10:	d011      	beq.n	8003a36 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a16:	f043 0204 	orr.w	r2, r3, #4
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a1e:	2300      	movs	r3, #0
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	617b      	str	r3, [r7, #20]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	617b      	str	r3, [r7, #20]
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	e00b      	b.n	8003a4e <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003a36:	2300      	movs	r3, #0
 8003a38:	613b      	str	r3, [r7, #16]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	613b      	str	r3, [r7, #16]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	689b      	ldr	r3, [r3, #8]
 8003a48:	613b      	str	r3, [r7, #16]
 8003a4a:	693b      	ldr	r3, [r7, #16]
        return;
 8003a4c:	e06f      	b.n	8003b2e <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	095b      	lsrs	r3, r3, #5
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d014      	beq.n	8003a84 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a5e:	f043 0201 	orr.w	r2, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003a66:	2300      	movs	r3, #0
 8003a68:	60fb      	str	r3, [r7, #12]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	60fb      	str	r3, [r7, #12]
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d04f      	beq.n	8003b2c <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	685a      	ldr	r2, [r3, #4]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003a9a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d104      	bne.n	8003ab8 <HAL_SPI_IRQHandler+0x14c>
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d034      	beq.n	8003b22 <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	685a      	ldr	r2, [r3, #4]
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f022 0203 	bic.w	r2, r2, #3
 8003ac6:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d011      	beq.n	8003af4 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ad4:	4a17      	ldr	r2, [pc, #92]	@ (8003b34 <HAL_SPI_IRQHandler+0x1c8>)
 8003ad6:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7fe fdfb 	bl	80026d8 <HAL_DMA_Abort_IT>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d005      	beq.n	8003af4 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aec:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d016      	beq.n	8003b2a <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b00:	4a0c      	ldr	r2, [pc, #48]	@ (8003b34 <HAL_SPI_IRQHandler+0x1c8>)
 8003b02:	635a      	str	r2, [r3, #52]	@ 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b08:	4618      	mov	r0, r3
 8003b0a:	f7fe fde5 	bl	80026d8 <HAL_DMA_Abort_IT>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00a      	beq.n	8003b2a <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b18:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8003b20:	e003      	b.n	8003b2a <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fc fb3c 	bl	80001a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003b28:	e000      	b.n	8003b2c <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8003b2a:	bf00      	nop
    return;
 8003b2c:	bf00      	nop
  }
}
 8003b2e:	3720      	adds	r7, #32
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}
 8003b34:	08003d1b 	.word	0x08003d1b

08003b38 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b083      	sub	sp, #12
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr

08003b4a <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b083      	sub	sp, #12
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003b52:	bf00      	nop
 8003b54:	370c      	adds	r7, #12
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bc80      	pop	{r7}
 8003b5a:	4770      	bx	lr

08003b5c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	bc80      	pop	{r7}
 8003b6c:	4770      	bx	lr

08003b6e <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b084      	sub	sp, #16
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b7a:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003b7c:	f7fd fcb8 	bl	80014f0 <HAL_GetTick>
 8003b80:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0320 	and.w	r3, r3, #32
 8003b8c:	2b20      	cmp	r3, #32
 8003b8e:	d03b      	beq.n	8003c08 <SPI_DMAReceiveCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0220 	bic.w	r2, r2, #32
 8003b9e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d10d      	bne.n	8003bc4 <SPI_DMAReceiveCplt+0x56>
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	685b      	ldr	r3, [r3, #4]
 8003bac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bb0:	d108      	bne.n	8003bc4 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685a      	ldr	r2, [r3, #4]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 0203 	bic.w	r2, r2, #3
 8003bc0:	605a      	str	r2, [r3, #4]
 8003bc2:	e007      	b.n	8003bd4 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	685a      	ldr	r2, [r3, #4]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f022 0201 	bic.w	r2, r2, #1
 8003bd2:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003bd4:	68ba      	ldr	r2, [r7, #8]
 8003bd6:	2164      	movs	r1, #100	@ 0x64
 8003bd8:	68f8      	ldr	r0, [r7, #12]
 8003bda:	f000 f93b 	bl	8003e54 <SPI_EndRxTransaction>
 8003bde:	4603      	mov	r3, r0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d002      	beq.n	8003bea <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2220      	movs	r2, #32
 8003be8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2200      	movs	r2, #0
 8003bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d003      	beq.n	8003c08 <SPI_DMAReceiveCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f7fc facd 	bl	80001a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003c06:	e002      	b.n	8003c0e <SPI_DMAReceiveCplt+0xa0>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003c08:	68f8      	ldr	r0, [r7, #12]
 8003c0a:	f7ff ff95 	bl	8003b38 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003c0e:	3710      	adds	r7, #16
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}

08003c14 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b084      	sub	sp, #16
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c20:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c22:	f7fd fc65 	bl	80014f0 <HAL_GetTick>
 8003c26:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0320 	and.w	r3, r3, #32
 8003c32:	2b20      	cmp	r3, #32
 8003c34:	d02f      	beq.n	8003c96 <SPI_DMATransmitReceiveCplt+0x82>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f022 0220 	bic.w	r2, r2, #32
 8003c44:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003c46:	68ba      	ldr	r2, [r7, #8]
 8003c48:	2164      	movs	r1, #100	@ 0x64
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 f954 	bl	8003ef8 <SPI_EndRxTxTransaction>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d005      	beq.n	8003c62 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5a:	f043 0220 	orr.w	r2, r3, #32
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	685a      	ldr	r2, [r3, #4]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0203 	bic.w	r2, r2, #3
 8003c70:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
      }
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d003      	beq.n	8003c96 <SPI_DMATransmitReceiveCplt+0x82>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f7fc fa86 	bl	80001a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003c94:	e002      	b.n	8003c9c <SPI_DMATransmitReceiveCplt+0x88>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f7fc fa5a 	bl	8000150 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b084      	sub	sp, #16
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cae:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8003cb0:	68f8      	ldr	r0, [r7, #12]
 8003cb2:	f7ff ff4a 	bl	8003b4a <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003cb6:	bf00      	nop
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cca:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f7ff ff45 	bl	8003b5c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}

08003cda <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cda:	b580      	push	{r7, lr}
 8003cdc:	b084      	sub	sp, #16
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	685a      	ldr	r2, [r3, #4]
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0203 	bic.w	r2, r2, #3
 8003cf6:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cfc:	f043 0210 	orr.w	r2, r3, #16
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d0c:	68f8      	ldr	r0, [r7, #12]
 8003d0e:	f7fc fa47 	bl	80001a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d12:	bf00      	nop
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}

08003d1a <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003d1a:	b580      	push	{r7, lr}
 8003d1c:	b084      	sub	sp, #16
 8003d1e:	af00      	add	r7, sp, #0
 8003d20:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d26:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	2200      	movs	r2, #0
 8003d32:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f7fc fa33 	bl	80001a0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003d3a:	bf00      	nop
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
	...

08003d44 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	603b      	str	r3, [r7, #0]
 8003d50:	4613      	mov	r3, r2
 8003d52:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d54:	f7fd fbcc 	bl	80014f0 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d5c:	1a9b      	subs	r3, r3, r2
 8003d5e:	683a      	ldr	r2, [r7, #0]
 8003d60:	4413      	add	r3, r2
 8003d62:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d64:	f7fd fbc4 	bl	80014f0 <HAL_GetTick>
 8003d68:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d6a:	4b39      	ldr	r3, [pc, #228]	@ (8003e50 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	015b      	lsls	r3, r3, #5
 8003d70:	0d1b      	lsrs	r3, r3, #20
 8003d72:	69fa      	ldr	r2, [r7, #28]
 8003d74:	fb02 f303 	mul.w	r3, r2, r3
 8003d78:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d7a:	e054      	b.n	8003e26 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d82:	d050      	beq.n	8003e26 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d84:	f7fd fbb4 	bl	80014f0 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	69bb      	ldr	r3, [r7, #24]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	429a      	cmp	r2, r3
 8003d92:	d902      	bls.n	8003d9a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d94:	69fb      	ldr	r3, [r7, #28]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d13d      	bne.n	8003e16 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003da8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003db2:	d111      	bne.n	8003dd8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dbc:	d004      	beq.n	8003dc8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dc6:	d107      	bne.n	8003dd8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dd6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ddc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003de0:	d10f      	bne.n	8003e02 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e00:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e017      	b.n	8003e46 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	3b01      	subs	r3, #1
 8003e24:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	689a      	ldr	r2, [r3, #8]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	68ba      	ldr	r2, [r7, #8]
 8003e32:	429a      	cmp	r2, r3
 8003e34:	bf0c      	ite	eq
 8003e36:	2301      	moveq	r3, #1
 8003e38:	2300      	movne	r3, #0
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	461a      	mov	r2, r3
 8003e3e:	79fb      	ldrb	r3, [r7, #7]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d19b      	bne.n	8003d7c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3720      	adds	r7, #32
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	20000004 	.word	0x20000004

08003e54 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b086      	sub	sp, #24
 8003e58:	af02      	add	r7, sp, #8
 8003e5a:	60f8      	str	r0, [r7, #12]
 8003e5c:	60b9      	str	r1, [r7, #8]
 8003e5e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e68:	d111      	bne.n	8003e8e <SPI_EndRxTransaction+0x3a>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e72:	d004      	beq.n	8003e7e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e7c:	d107      	bne.n	8003e8e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e8c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e96:	d117      	bne.n	8003ec8 <SPI_EndRxTransaction+0x74>
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ea0:	d112      	bne.n	8003ec8 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	2101      	movs	r1, #1
 8003eac:	68f8      	ldr	r0, [r7, #12]
 8003eae:	f7ff ff49 	bl	8003d44 <SPI_WaitFlagStateUntilTimeout>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d01a      	beq.n	8003eee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ebc:	f043 0220 	orr.w	r2, r3, #32
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e013      	b.n	8003ef0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	9300      	str	r3, [sp, #0]
 8003ecc:	68bb      	ldr	r3, [r7, #8]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	2180      	movs	r1, #128	@ 0x80
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f7ff ff36 	bl	8003d44 <SPI_WaitFlagStateUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d007      	beq.n	8003eee <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee2:	f043 0220 	orr.w	r2, r3, #32
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e000      	b.n	8003ef0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3710      	adds	r7, #16
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	2102      	movs	r1, #2
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f7ff ff18 	bl	8003d44 <SPI_WaitFlagStateUntilTimeout>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d007      	beq.n	8003f2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f1e:	f043 0220 	orr.w	r2, r3, #32
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	e013      	b.n	8003f52 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	9300      	str	r3, [sp, #0]
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2200      	movs	r2, #0
 8003f32:	2180      	movs	r1, #128	@ 0x80
 8003f34:	68f8      	ldr	r0, [r7, #12]
 8003f36:	f7ff ff05 	bl	8003d44 <SPI_WaitFlagStateUntilTimeout>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d007      	beq.n	8003f50 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f44:	f043 0220 	orr.w	r2, r3, #32
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e000      	b.n	8003f52 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b082      	sub	sp, #8
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d101      	bne.n	8003f6c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f68:	2301      	movs	r3, #1
 8003f6a:	e042      	b.n	8003ff2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d106      	bne.n	8003f86 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f7fd f969 	bl	8001258 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2224      	movs	r2, #36	@ 0x24
 8003f8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f9c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f9e:	6878      	ldr	r0, [r7, #4]
 8003fa0:	f000 f82c 	bl	8003ffc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	691a      	ldr	r2, [r3, #16]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003fb2:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	695a      	ldr	r2, [r3, #20]
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003fc2:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003fd2:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2220      	movs	r2, #32
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
	...

08003ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	430a      	orrs	r2, r1
 8004018:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	689a      	ldr	r2, [r3, #8]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	691b      	ldr	r3, [r3, #16]
 8004022:	431a      	orrs	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	695b      	ldr	r3, [r3, #20]
 8004028:	4313      	orrs	r3, r2
 800402a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004036:	f023 030c 	bic.w	r3, r3, #12
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	6812      	ldr	r2, [r2, #0]
 800403e:	68b9      	ldr	r1, [r7, #8]
 8004040:	430b      	orrs	r3, r1
 8004042:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	695b      	ldr	r3, [r3, #20]
 800404a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	699a      	ldr	r2, [r3, #24]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a2c      	ldr	r2, [pc, #176]	@ (8004110 <UART_SetConfig+0x114>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d103      	bne.n	800406c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004064:	f7ff fa90 	bl	8003588 <HAL_RCC_GetPCLK2Freq>
 8004068:	60f8      	str	r0, [r7, #12]
 800406a:	e002      	b.n	8004072 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800406c:	f7ff fa78 	bl	8003560 <HAL_RCC_GetPCLK1Freq>
 8004070:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009a      	lsls	r2, r3, #2
 800407c:	441a      	add	r2, r3
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	fbb2 f3f3 	udiv	r3, r2, r3
 8004088:	4a22      	ldr	r2, [pc, #136]	@ (8004114 <UART_SetConfig+0x118>)
 800408a:	fba2 2303 	umull	r2, r3, r2, r3
 800408e:	095b      	lsrs	r3, r3, #5
 8004090:	0119      	lsls	r1, r3, #4
 8004092:	68fa      	ldr	r2, [r7, #12]
 8004094:	4613      	mov	r3, r2
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	4413      	add	r3, r2
 800409a:	009a      	lsls	r2, r3, #2
 800409c:	441a      	add	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80040a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004114 <UART_SetConfig+0x118>)
 80040aa:	fba3 0302 	umull	r0, r3, r3, r2
 80040ae:	095b      	lsrs	r3, r3, #5
 80040b0:	2064      	movs	r0, #100	@ 0x64
 80040b2:	fb00 f303 	mul.w	r3, r0, r3
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	011b      	lsls	r3, r3, #4
 80040ba:	3332      	adds	r3, #50	@ 0x32
 80040bc:	4a15      	ldr	r2, [pc, #84]	@ (8004114 <UART_SetConfig+0x118>)
 80040be:	fba2 2303 	umull	r2, r3, r2, r3
 80040c2:	095b      	lsrs	r3, r3, #5
 80040c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040c8:	4419      	add	r1, r3
 80040ca:	68fa      	ldr	r2, [r7, #12]
 80040cc:	4613      	mov	r3, r2
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	4413      	add	r3, r2
 80040d2:	009a      	lsls	r2, r3, #2
 80040d4:	441a      	add	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80040e0:	4b0c      	ldr	r3, [pc, #48]	@ (8004114 <UART_SetConfig+0x118>)
 80040e2:	fba3 0302 	umull	r0, r3, r3, r2
 80040e6:	095b      	lsrs	r3, r3, #5
 80040e8:	2064      	movs	r0, #100	@ 0x64
 80040ea:	fb00 f303 	mul.w	r3, r0, r3
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	011b      	lsls	r3, r3, #4
 80040f2:	3332      	adds	r3, #50	@ 0x32
 80040f4:	4a07      	ldr	r2, [pc, #28]	@ (8004114 <UART_SetConfig+0x118>)
 80040f6:	fba2 2303 	umull	r2, r3, r2, r3
 80040fa:	095b      	lsrs	r3, r3, #5
 80040fc:	f003 020f 	and.w	r2, r3, #15
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	440a      	add	r2, r1
 8004106:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004108:	bf00      	nop
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	40013800 	.word	0x40013800
 8004114:	51eb851f 	.word	0x51eb851f

08004118 <__NVIC_SetPriority>:
{
 8004118:	b480      	push	{r7}
 800411a:	b083      	sub	sp, #12
 800411c:	af00      	add	r7, sp, #0
 800411e:	4603      	mov	r3, r0
 8004120:	6039      	str	r1, [r7, #0]
 8004122:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004124:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004128:	2b00      	cmp	r3, #0
 800412a:	db0a      	blt.n	8004142 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	b2da      	uxtb	r2, r3
 8004130:	490c      	ldr	r1, [pc, #48]	@ (8004164 <__NVIC_SetPriority+0x4c>)
 8004132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004136:	0112      	lsls	r2, r2, #4
 8004138:	b2d2      	uxtb	r2, r2
 800413a:	440b      	add	r3, r1
 800413c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004140:	e00a      	b.n	8004158 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	b2da      	uxtb	r2, r3
 8004146:	4908      	ldr	r1, [pc, #32]	@ (8004168 <__NVIC_SetPriority+0x50>)
 8004148:	79fb      	ldrb	r3, [r7, #7]
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	3b04      	subs	r3, #4
 8004150:	0112      	lsls	r2, r2, #4
 8004152:	b2d2      	uxtb	r2, r2
 8004154:	440b      	add	r3, r1
 8004156:	761a      	strb	r2, [r3, #24]
}
 8004158:	bf00      	nop
 800415a:	370c      	adds	r7, #12
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	e000e100 	.word	0xe000e100
 8004168:	e000ed00 	.word	0xe000ed00

0800416c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800416c:	b580      	push	{r7, lr}
 800416e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004170:	2100      	movs	r1, #0
 8004172:	f06f 0004 	mvn.w	r0, #4
 8004176:	f7ff ffcf 	bl	8004118 <__NVIC_SetPriority>
#endif
}
 800417a:	bf00      	nop
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004186:	f3ef 8305 	mrs	r3, IPSR
 800418a:	603b      	str	r3, [r7, #0]
  return(result);
 800418c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800418e:	2b00      	cmp	r3, #0
 8004190:	d003      	beq.n	800419a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004192:	f06f 0305 	mvn.w	r3, #5
 8004196:	607b      	str	r3, [r7, #4]
 8004198:	e00c      	b.n	80041b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800419a:	4b09      	ldr	r3, [pc, #36]	@ (80041c0 <osKernelInitialize+0x40>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d105      	bne.n	80041ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80041a2:	4b07      	ldr	r3, [pc, #28]	@ (80041c0 <osKernelInitialize+0x40>)
 80041a4:	2201      	movs	r2, #1
 80041a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80041a8:	2300      	movs	r3, #0
 80041aa:	607b      	str	r3, [r7, #4]
 80041ac:	e002      	b.n	80041b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80041ae:	f04f 33ff 	mov.w	r3, #4294967295
 80041b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80041b4:	687b      	ldr	r3, [r7, #4]
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr
 80041c0:	200002d0 	.word	0x200002d0

080041c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80041ca:	f3ef 8305 	mrs	r3, IPSR
 80041ce:	603b      	str	r3, [r7, #0]
  return(result);
 80041d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <osKernelStart+0x1a>
    stat = osErrorISR;
 80041d6:	f06f 0305 	mvn.w	r3, #5
 80041da:	607b      	str	r3, [r7, #4]
 80041dc:	e010      	b.n	8004200 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80041de:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <osKernelStart+0x48>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d109      	bne.n	80041fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80041e6:	f7ff ffc1 	bl	800416c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80041ea:	4b08      	ldr	r3, [pc, #32]	@ (800420c <osKernelStart+0x48>)
 80041ec:	2202      	movs	r2, #2
 80041ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80041f0:	f001 fc50 	bl	8005a94 <vTaskStartScheduler>
      stat = osOK;
 80041f4:	2300      	movs	r3, #0
 80041f6:	607b      	str	r3, [r7, #4]
 80041f8:	e002      	b.n	8004200 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80041fa:	f04f 33ff 	mov.w	r3, #4294967295
 80041fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004200:	687b      	ldr	r3, [r7, #4]
}
 8004202:	4618      	mov	r0, r3
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	200002d0 	.word	0x200002d0

08004210 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8004210:	b580      	push	{r7, lr}
 8004212:	b082      	sub	sp, #8
 8004214:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004216:	f3ef 8305 	mrs	r3, IPSR
 800421a:	603b      	str	r3, [r7, #0]
  return(result);
 800421c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8004222:	f001 fd59 	bl	8005cd8 <xTaskGetTickCountFromISR>
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	e002      	b.n	8004230 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800422a:	f001 fd47 	bl	8005cbc <xTaskGetTickCount>
 800422e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8004230:	687b      	ldr	r3, [r7, #4]
}
 8004232:	4618      	mov	r0, r3
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800423a:	b580      	push	{r7, lr}
 800423c:	b08e      	sub	sp, #56	@ 0x38
 800423e:	af04      	add	r7, sp, #16
 8004240:	60f8      	str	r0, [r7, #12]
 8004242:	60b9      	str	r1, [r7, #8]
 8004244:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004246:	2300      	movs	r3, #0
 8004248:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800424a:	f3ef 8305 	mrs	r3, IPSR
 800424e:	617b      	str	r3, [r7, #20]
  return(result);
 8004250:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004252:	2b00      	cmp	r3, #0
 8004254:	d17e      	bne.n	8004354 <osThreadNew+0x11a>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d07b      	beq.n	8004354 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800425c:	2380      	movs	r3, #128	@ 0x80
 800425e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004260:	2318      	movs	r3, #24
 8004262:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004264:	2300      	movs	r3, #0
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004268:	f04f 33ff 	mov.w	r3, #4294967295
 800426c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d045      	beq.n	8004300 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d002      	beq.n	8004282 <osThreadNew+0x48>
        name = attr->name;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d002      	beq.n	8004290 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d008      	beq.n	80042a8 <osThreadNew+0x6e>
 8004296:	69fb      	ldr	r3, [r7, #28]
 8004298:	2b38      	cmp	r3, #56	@ 0x38
 800429a:	d805      	bhi.n	80042a8 <osThreadNew+0x6e>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d001      	beq.n	80042ac <osThreadNew+0x72>
        return (NULL);
 80042a8:	2300      	movs	r3, #0
 80042aa:	e054      	b.n	8004356 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	695b      	ldr	r3, [r3, #20]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d003      	beq.n	80042bc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	089b      	lsrs	r3, r3, #2
 80042ba:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	689b      	ldr	r3, [r3, #8]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d00e      	beq.n	80042e2 <osThreadNew+0xa8>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	2b5b      	cmp	r3, #91	@ 0x5b
 80042ca:	d90a      	bls.n	80042e2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d006      	beq.n	80042e2 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d002      	beq.n	80042e2 <osThreadNew+0xa8>
        mem = 1;
 80042dc:	2301      	movs	r3, #1
 80042de:	61bb      	str	r3, [r7, #24]
 80042e0:	e010      	b.n	8004304 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d10c      	bne.n	8004304 <osThreadNew+0xca>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	68db      	ldr	r3, [r3, #12]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d108      	bne.n	8004304 <osThreadNew+0xca>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d104      	bne.n	8004304 <osThreadNew+0xca>
          mem = 0;
 80042fa:	2300      	movs	r3, #0
 80042fc:	61bb      	str	r3, [r7, #24]
 80042fe:	e001      	b.n	8004304 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004300:	2300      	movs	r3, #0
 8004302:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	2b01      	cmp	r3, #1
 8004308:	d110      	bne.n	800432c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004312:	9202      	str	r2, [sp, #8]
 8004314:	9301      	str	r3, [sp, #4]
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	9300      	str	r3, [sp, #0]
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	6a3a      	ldr	r2, [r7, #32]
 800431e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f001 f95b 	bl	80055dc <xTaskCreateStatic>
 8004326:	4603      	mov	r3, r0
 8004328:	613b      	str	r3, [r7, #16]
 800432a:	e013      	b.n	8004354 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d110      	bne.n	8004354 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004332:	6a3b      	ldr	r3, [r7, #32]
 8004334:	b29a      	uxth	r2, r3
 8004336:	f107 0310 	add.w	r3, r7, #16
 800433a:	9301      	str	r3, [sp, #4]
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	9300      	str	r3, [sp, #0]
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f001 f9a9 	bl	800569c <xTaskCreate>
 800434a:	4603      	mov	r3, r0
 800434c:	2b01      	cmp	r3, #1
 800434e:	d001      	beq.n	8004354 <osThreadNew+0x11a>
            hTask = NULL;
 8004350:	2300      	movs	r3, #0
 8004352:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004354:	693b      	ldr	r3, [r7, #16]
}
 8004356:	4618      	mov	r0, r3
 8004358:	3728      	adds	r7, #40	@ 0x28
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
	...

08004360 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8004360:	b580      	push	{r7, lr}
 8004362:	b088      	sub	sp, #32
 8004364:	af02      	add	r7, sp, #8
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d002      	beq.n	800437a <osThreadFlagsSet+0x1a>
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	2b00      	cmp	r3, #0
 8004378:	da03      	bge.n	8004382 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800437a:	f06f 0303 	mvn.w	r3, #3
 800437e:	60fb      	str	r3, [r7, #12]
 8004380:	e035      	b.n	80043ee <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8004382:	f04f 33ff 	mov.w	r3, #4294967295
 8004386:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004388:	f3ef 8305 	mrs	r3, IPSR
 800438c:	613b      	str	r3, [r7, #16]
  return(result);
 800438e:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8004390:	2b00      	cmp	r3, #0
 8004392:	d01f      	beq.n	80043d4 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8004394:	2300      	movs	r3, #0
 8004396:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8004398:	f107 0308 	add.w	r3, r7, #8
 800439c:	9300      	str	r3, [sp, #0]
 800439e:	2300      	movs	r3, #0
 80043a0:	2201      	movs	r2, #1
 80043a2:	6839      	ldr	r1, [r7, #0]
 80043a4:	6978      	ldr	r0, [r7, #20]
 80043a6:	f002 f975 	bl	8006694 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 80043aa:	f107 030c 	add.w	r3, r7, #12
 80043ae:	2200      	movs	r2, #0
 80043b0:	9200      	str	r2, [sp, #0]
 80043b2:	2200      	movs	r2, #0
 80043b4:	2100      	movs	r1, #0
 80043b6:	6978      	ldr	r0, [r7, #20]
 80043b8:	f002 f96c 	bl	8006694 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d015      	beq.n	80043ee <osThreadFlagsSet+0x8e>
 80043c2:	4b0d      	ldr	r3, [pc, #52]	@ (80043f8 <osThreadFlagsSet+0x98>)
 80043c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	f3bf 8f6f 	isb	sy
 80043d2:	e00c      	b.n	80043ee <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 80043d4:	2300      	movs	r3, #0
 80043d6:	2201      	movs	r2, #1
 80043d8:	6839      	ldr	r1, [r7, #0]
 80043da:	6978      	ldr	r0, [r7, #20]
 80043dc:	f002 f8a0 	bl	8006520 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 80043e0:	f107 030c 	add.w	r3, r7, #12
 80043e4:	2200      	movs	r2, #0
 80043e6:	2100      	movs	r1, #0
 80043e8:	6978      	ldr	r0, [r7, #20]
 80043ea:	f002 f899 	bl	8006520 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 80043ee:	68fb      	ldr	r3, [r7, #12]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3718      	adds	r7, #24
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	e000ed04 	.word	0xe000ed04

080043fc <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08c      	sub	sp, #48	@ 0x30
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004408:	f3ef 8305 	mrs	r3, IPSR
 800440c:	617b      	str	r3, [r7, #20]
  return(result);
 800440e:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8004410:	2b00      	cmp	r3, #0
 8004412:	d003      	beq.n	800441c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8004414:	f06f 0305 	mvn.w	r3, #5
 8004418:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800441a:	e06b      	b.n	80044f4 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	2b00      	cmp	r3, #0
 8004420:	da03      	bge.n	800442a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8004422:	f06f 0303 	mvn.w	r3, #3
 8004426:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004428:	e064      	b.n	80044f4 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	f003 0302 	and.w	r3, r3, #2
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8004434:	2300      	movs	r3, #0
 8004436:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004438:	e001      	b.n	800443e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 800443e:	2300      	movs	r3, #0
 8004440:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8004446:	f001 fc39 	bl	8005cbc <xTaskGetTickCount>
 800444a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800444c:	f107 0210 	add.w	r2, r7, #16
 8004450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004452:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004454:	2000      	movs	r0, #0
 8004456:	f002 f809 	bl	800646c <xTaskNotifyWait>
 800445a:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800445c:	69fb      	ldr	r3, [r7, #28]
 800445e:	2b01      	cmp	r3, #1
 8004460:	d137      	bne.n	80044d2 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8004462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	4013      	ands	r3, r2
 8004468:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800446e:	4313      	orrs	r3, r2
 8004470:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b00      	cmp	r3, #0
 800447a:	d00c      	beq.n	8004496 <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800447c:	68fa      	ldr	r2, [r7, #12]
 800447e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004480:	4013      	ands	r3, r2
 8004482:	68fa      	ldr	r2, [r7, #12]
 8004484:	429a      	cmp	r2, r3
 8004486:	d032      	beq.n	80044ee <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d10f      	bne.n	80044ae <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800448e:	f06f 0302 	mvn.w	r3, #2
 8004492:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8004494:	e02e      	b.n	80044f4 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800449a:	4013      	ands	r3, r2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d128      	bne.n	80044f2 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d103      	bne.n	80044ae <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80044a6:	f06f 0302 	mvn.w	r3, #2
 80044aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80044ac:	e022      	b.n	80044f4 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80044ae:	f001 fc05 	bl	8005cbc <xTaskGetTickCount>
 80044b2:	4602      	mov	r2, r0
 80044b4:	6a3b      	ldr	r3, [r7, #32]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 80044ba:	69ba      	ldr	r2, [r7, #24]
 80044bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044be:	429a      	cmp	r2, r3
 80044c0:	d902      	bls.n	80044c8 <osThreadFlagsWait+0xcc>
          tout  = 0;
 80044c2:	2300      	movs	r3, #0
 80044c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044c6:	e00e      	b.n	80044e6 <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 80044c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ca:	69bb      	ldr	r3, [r7, #24]
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d0:	e009      	b.n	80044e6 <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d103      	bne.n	80044e0 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80044d8:	f06f 0302 	mvn.w	r3, #2
 80044dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044de:	e002      	b.n	80044e6 <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 80044e0:	f06f 0301 	mvn.w	r3, #1
 80044e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 80044e6:	69fb      	ldr	r3, [r7, #28]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1af      	bne.n	800444c <osThreadFlagsWait+0x50>
 80044ec:	e002      	b.n	80044f4 <osThreadFlagsWait+0xf8>
            break;
 80044ee:	bf00      	nop
 80044f0:	e000      	b.n	80044f4 <osThreadFlagsWait+0xf8>
            break;
 80044f2:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 80044f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	3730      	adds	r7, #48	@ 0x30
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80044fe:	b580      	push	{r7, lr}
 8004500:	b084      	sub	sp, #16
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004506:	f3ef 8305 	mrs	r3, IPSR
 800450a:	60bb      	str	r3, [r7, #8]
  return(result);
 800450c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <osDelay+0x1c>
    stat = osErrorISR;
 8004512:	f06f 0305 	mvn.w	r3, #5
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	e007      	b.n	800452a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800451a:	2300      	movs	r3, #0
 800451c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	2b00      	cmp	r3, #0
 8004522:	d002      	beq.n	800452a <osDelay+0x2c>
      vTaskDelay(ticks);
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f001 fa7f 	bl	8005a28 <vTaskDelay>
    }
  }

  return (stat);
 800452a:	68fb      	ldr	r3, [r7, #12]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800453c:	f3ef 8305 	mrs	r3, IPSR
 8004540:	60fb      	str	r3, [r7, #12]
  return(result);
 8004542:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 8004544:	2b00      	cmp	r3, #0
 8004546:	d003      	beq.n	8004550 <osDelayUntil+0x1c>
    stat = osErrorISR;
 8004548:	f06f 0305 	mvn.w	r3, #5
 800454c:	617b      	str	r3, [r7, #20]
 800454e:	e019      	b.n	8004584 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 8004550:	2300      	movs	r3, #0
 8004552:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 8004554:	f001 fbb2 	bl	8005cbc <xTaskGetTickCount>
 8004558:	4603      	mov	r3, r0
 800455a:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	687a      	ldr	r2, [r7, #4]
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d009      	beq.n	800457e <osDelayUntil+0x4a>
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b00      	cmp	r3, #0
 800456e:	db06      	blt.n	800457e <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8004570:	f107 0308 	add.w	r3, r7, #8
 8004574:	6939      	ldr	r1, [r7, #16]
 8004576:	4618      	mov	r0, r3
 8004578:	f001 f9d6 	bl	8005928 <vTaskDelayUntil>
 800457c:	e002      	b.n	8004584 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 800457e:	f06f 0303 	mvn.w	r3, #3
 8004582:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8004584:	697b      	ldr	r3, [r7, #20]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3718      	adds	r7, #24
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}

0800458e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800458e:	b580      	push	{r7, lr}
 8004590:	b08a      	sub	sp, #40	@ 0x28
 8004592:	af02      	add	r7, sp, #8
 8004594:	60f8      	str	r0, [r7, #12]
 8004596:	60b9      	str	r1, [r7, #8]
 8004598:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800459a:	2300      	movs	r3, #0
 800459c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800459e:	f3ef 8305 	mrs	r3, IPSR
 80045a2:	613b      	str	r3, [r7, #16]
  return(result);
 80045a4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d15f      	bne.n	800466a <osMessageQueueNew+0xdc>
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d05c      	beq.n	800466a <osMessageQueueNew+0xdc>
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d059      	beq.n	800466a <osMessageQueueNew+0xdc>
    mem = -1;
 80045b6:	f04f 33ff 	mov.w	r3, #4294967295
 80045ba:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d029      	beq.n	8004616 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d012      	beq.n	80045f0 <osMessageQueueNew+0x62>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	2b4f      	cmp	r3, #79	@ 0x4f
 80045d0:	d90e      	bls.n	80045f0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00a      	beq.n	80045f0 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	695a      	ldr	r2, [r3, #20]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	68b9      	ldr	r1, [r7, #8]
 80045e2:	fb01 f303 	mul.w	r3, r1, r3
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d302      	bcc.n	80045f0 <osMessageQueueNew+0x62>
        mem = 1;
 80045ea:	2301      	movs	r3, #1
 80045ec:	61bb      	str	r3, [r7, #24]
 80045ee:	e014      	b.n	800461a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d110      	bne.n	800461a <osMessageQueueNew+0x8c>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d10c      	bne.n	800461a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004604:	2b00      	cmp	r3, #0
 8004606:	d108      	bne.n	800461a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	695b      	ldr	r3, [r3, #20]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d104      	bne.n	800461a <osMessageQueueNew+0x8c>
          mem = 0;
 8004610:	2300      	movs	r3, #0
 8004612:	61bb      	str	r3, [r7, #24]
 8004614:	e001      	b.n	800461a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004616:	2300      	movs	r3, #0
 8004618:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800461a:	69bb      	ldr	r3, [r7, #24]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d10b      	bne.n	8004638 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691a      	ldr	r2, [r3, #16]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	2100      	movs	r1, #0
 800462a:	9100      	str	r1, [sp, #0]
 800462c:	68b9      	ldr	r1, [r7, #8]
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 fa4a 	bl	8004ac8 <xQueueGenericCreateStatic>
 8004634:	61f8      	str	r0, [r7, #28]
 8004636:	e008      	b.n	800464a <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004638:	69bb      	ldr	r3, [r7, #24]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d105      	bne.n	800464a <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800463e:	2200      	movs	r2, #0
 8004640:	68b9      	ldr	r1, [r7, #8]
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 fabd 	bl	8004bc2 <xQueueGenericCreate>
 8004648:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00c      	beq.n	800466a <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d003      	beq.n	800465e <osMessageQueueNew+0xd0>
        name = attr->name;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	e001      	b.n	8004662 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800465e:	2300      	movs	r3, #0
 8004660:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004662:	6979      	ldr	r1, [r7, #20]
 8004664:	69f8      	ldr	r0, [r7, #28]
 8004666:	f000 ff5d 	bl	8005524 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800466a:	69fb      	ldr	r3, [r7, #28]
}
 800466c:	4618      	mov	r0, r3
 800466e:	3720      	adds	r7, #32
 8004670:	46bd      	mov	sp, r7
 8004672:	bd80      	pop	{r7, pc}

08004674 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004674:	b580      	push	{r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	603b      	str	r3, [r7, #0]
 8004680:	4613      	mov	r3, r2
 8004682:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004688:	2300      	movs	r3, #0
 800468a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800468c:	f3ef 8305 	mrs	r3, IPSR
 8004690:	617b      	str	r3, [r7, #20]
  return(result);
 8004692:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004694:	2b00      	cmp	r3, #0
 8004696:	d028      	beq.n	80046ea <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d005      	beq.n	80046aa <osMessageQueuePut+0x36>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <osMessageQueuePut+0x36>
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d003      	beq.n	80046b2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 80046aa:	f06f 0303 	mvn.w	r3, #3
 80046ae:	61fb      	str	r3, [r7, #28]
 80046b0:	e038      	b.n	8004724 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80046b6:	f107 0210 	add.w	r2, r7, #16
 80046ba:	2300      	movs	r3, #0
 80046bc:	68b9      	ldr	r1, [r7, #8]
 80046be:	69b8      	ldr	r0, [r7, #24]
 80046c0:	f000 fbe0 	bl	8004e84 <xQueueGenericSendFromISR>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	d003      	beq.n	80046d2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80046ca:	f06f 0302 	mvn.w	r3, #2
 80046ce:	61fb      	str	r3, [r7, #28]
 80046d0:	e028      	b.n	8004724 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d025      	beq.n	8004724 <osMessageQueuePut+0xb0>
 80046d8:	4b15      	ldr	r3, [pc, #84]	@ (8004730 <osMessageQueuePut+0xbc>)
 80046da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	e01c      	b.n	8004724 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d002      	beq.n	80046f6 <osMessageQueuePut+0x82>
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d103      	bne.n	80046fe <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80046f6:	f06f 0303 	mvn.w	r3, #3
 80046fa:	61fb      	str	r3, [r7, #28]
 80046fc:	e012      	b.n	8004724 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80046fe:	2300      	movs	r3, #0
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	68b9      	ldr	r1, [r7, #8]
 8004704:	69b8      	ldr	r0, [r7, #24]
 8004706:	f000 fabb 	bl	8004c80 <xQueueGenericSend>
 800470a:	4603      	mov	r3, r0
 800470c:	2b01      	cmp	r3, #1
 800470e:	d009      	beq.n	8004724 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004716:	f06f 0301 	mvn.w	r3, #1
 800471a:	61fb      	str	r3, [r7, #28]
 800471c:	e002      	b.n	8004724 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800471e:	f06f 0302 	mvn.w	r3, #2
 8004722:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004724:	69fb      	ldr	r3, [r7, #28]
}
 8004726:	4618      	mov	r0, r3
 8004728:	3720      	adds	r7, #32
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	e000ed04 	.word	0xe000ed04

08004734 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004734:	b580      	push	{r7, lr}
 8004736:	b088      	sub	sp, #32
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
 8004740:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004746:	2300      	movs	r3, #0
 8004748:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800474a:	f3ef 8305 	mrs	r3, IPSR
 800474e:	617b      	str	r3, [r7, #20]
  return(result);
 8004750:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004752:	2b00      	cmp	r3, #0
 8004754:	d028      	beq.n	80047a8 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004756:	69bb      	ldr	r3, [r7, #24]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d005      	beq.n	8004768 <osMessageQueueGet+0x34>
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <osMessageQueueGet+0x34>
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d003      	beq.n	8004770 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004768:	f06f 0303 	mvn.w	r3, #3
 800476c:	61fb      	str	r3, [r7, #28]
 800476e:	e037      	b.n	80047e0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004770:	2300      	movs	r3, #0
 8004772:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004774:	f107 0310 	add.w	r3, r7, #16
 8004778:	461a      	mov	r2, r3
 800477a:	68b9      	ldr	r1, [r7, #8]
 800477c:	69b8      	ldr	r0, [r7, #24]
 800477e:	f000 fd01 	bl	8005184 <xQueueReceiveFromISR>
 8004782:	4603      	mov	r3, r0
 8004784:	2b01      	cmp	r3, #1
 8004786:	d003      	beq.n	8004790 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004788:	f06f 0302 	mvn.w	r3, #2
 800478c:	61fb      	str	r3, [r7, #28]
 800478e:	e027      	b.n	80047e0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d024      	beq.n	80047e0 <osMessageQueueGet+0xac>
 8004796:	4b15      	ldr	r3, [pc, #84]	@ (80047ec <osMessageQueueGet+0xb8>)
 8004798:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800479c:	601a      	str	r2, [r3, #0]
 800479e:	f3bf 8f4f 	dsb	sy
 80047a2:	f3bf 8f6f 	isb	sy
 80047a6:	e01b      	b.n	80047e0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80047a8:	69bb      	ldr	r3, [r7, #24]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d002      	beq.n	80047b4 <osMessageQueueGet+0x80>
 80047ae:	68bb      	ldr	r3, [r7, #8]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d103      	bne.n	80047bc <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80047b4:	f06f 0303 	mvn.w	r3, #3
 80047b8:	61fb      	str	r3, [r7, #28]
 80047ba:	e011      	b.n	80047e0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80047bc:	683a      	ldr	r2, [r7, #0]
 80047be:	68b9      	ldr	r1, [r7, #8]
 80047c0:	69b8      	ldr	r0, [r7, #24]
 80047c2:	f000 fbfd 	bl	8004fc0 <xQueueReceive>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d009      	beq.n	80047e0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d003      	beq.n	80047da <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80047d2:	f06f 0301 	mvn.w	r3, #1
 80047d6:	61fb      	str	r3, [r7, #28]
 80047d8:	e002      	b.n	80047e0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80047da:	f06f 0302 	mvn.w	r3, #2
 80047de:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80047e0:	69fb      	ldr	r3, [r7, #28]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3720      	adds	r7, #32
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	e000ed04 	.word	0xe000ed04

080047f0 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	613b      	str	r3, [r7, #16]
  UBaseType_t count;

  if (hQueue == NULL) {
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d102      	bne.n	8004808 <osMessageQueueGetCount+0x18>
    count = 0U;
 8004802:	2300      	movs	r3, #0
 8004804:	617b      	str	r3, [r7, #20]
 8004806:	e00e      	b.n	8004826 <osMessageQueueGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004808:	f3ef 8305 	mrs	r3, IPSR
 800480c:	60fb      	str	r3, [r7, #12]
  return(result);
 800480e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8004810:	2b00      	cmp	r3, #0
 8004812:	d004      	beq.n	800481e <osMessageQueueGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 8004814:	6938      	ldr	r0, [r7, #16]
 8004816:	f000 fd56 	bl	80052c6 <uxQueueMessagesWaitingFromISR>
 800481a:	6178      	str	r0, [r7, #20]
 800481c:	e003      	b.n	8004826 <osMessageQueueGetCount+0x36>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 800481e:	6938      	ldr	r0, [r7, #16]
 8004820:	f000 fd32 	bl	8005288 <uxQueueMessagesWaiting>
 8004824:	6178      	str	r0, [r7, #20]
  }

  return ((uint32_t)count);
 8004826:	697b      	ldr	r3, [r7, #20]
}
 8004828:	4618      	mov	r0, r3
 800482a:	3718      	adds	r7, #24
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}

08004830 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004830:	b480      	push	{r7}
 8004832:	b085      	sub	sp, #20
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	60b9      	str	r1, [r7, #8]
 800483a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	4a06      	ldr	r2, [pc, #24]	@ (8004858 <vApplicationGetIdleTaskMemory+0x28>)
 8004840:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004842:	68bb      	ldr	r3, [r7, #8]
 8004844:	4a05      	ldr	r2, [pc, #20]	@ (800485c <vApplicationGetIdleTaskMemory+0x2c>)
 8004846:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2280      	movs	r2, #128	@ 0x80
 800484c:	601a      	str	r2, [r3, #0]
}
 800484e:	bf00      	nop
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	bc80      	pop	{r7}
 8004856:	4770      	bx	lr
 8004858:	200002d4 	.word	0x200002d4
 800485c:	20000330 	.word	0x20000330

08004860 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	4a07      	ldr	r2, [pc, #28]	@ (800488c <vApplicationGetTimerTaskMemory+0x2c>)
 8004870:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	4a06      	ldr	r2, [pc, #24]	@ (8004890 <vApplicationGetTimerTaskMemory+0x30>)
 8004876:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800487e:	601a      	str	r2, [r3, #0]
}
 8004880:	bf00      	nop
 8004882:	3714      	adds	r7, #20
 8004884:	46bd      	mov	sp, r7
 8004886:	bc80      	pop	{r7}
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	20000530 	.word	0x20000530
 8004890:	2000058c 	.word	0x2000058c

08004894 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004894:	b480      	push	{r7}
 8004896:	b083      	sub	sp, #12
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	f103 0208 	add.w	r2, r3, #8
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f04f 32ff 	mov.w	r2, #4294967295
 80048ac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f103 0208 	add.w	r2, r3, #8
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f103 0208 	add.w	r2, r3, #8
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80048c8:	bf00      	nop
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bc80      	pop	{r7}
 80048d0:	4770      	bx	lr

080048d2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr

080048ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80048ea:	b480      	push	{r7}
 80048ec:	b085      	sub	sp, #20
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
 80048f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	689a      	ldr	r2, [r3, #8]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	683a      	ldr	r2, [r7, #0]
 8004914:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	1c5a      	adds	r2, r3, #1
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	601a      	str	r2, [r3, #0]
}
 8004926:	bf00      	nop
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr

08004930 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004930:	b480      	push	{r7}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004946:	d103      	bne.n	8004950 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	60fb      	str	r3, [r7, #12]
 800494e:	e00c      	b.n	800496a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	3308      	adds	r3, #8
 8004954:	60fb      	str	r3, [r7, #12]
 8004956:	e002      	b.n	800495e <vListInsert+0x2e>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	60fb      	str	r3, [r7, #12]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	68ba      	ldr	r2, [r7, #8]
 8004966:	429a      	cmp	r2, r3
 8004968:	d2f6      	bcs.n	8004958 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	685a      	ldr	r2, [r3, #4]
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	683a      	ldr	r2, [r7, #0]
 8004978:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	68fa      	ldr	r2, [r7, #12]
 800497e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	683a      	ldr	r2, [r7, #0]
 8004984:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	1c5a      	adds	r2, r3, #1
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	601a      	str	r2, [r3, #0]
}
 8004996:	bf00      	nop
 8004998:	3714      	adds	r7, #20
 800499a:	46bd      	mov	sp, r7
 800499c:	bc80      	pop	{r7}
 800499e:	4770      	bx	lr

080049a0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	691b      	ldr	r3, [r3, #16]
 80049ac:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6892      	ldr	r2, [r2, #8]
 80049b6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	687a      	ldr	r2, [r7, #4]
 80049be:	6852      	ldr	r2, [r2, #4]
 80049c0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d103      	bne.n	80049d4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689a      	ldr	r2, [r3, #8]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	1e5a      	subs	r2, r3, #1
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3714      	adds	r7, #20
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr
	...

080049f4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d10b      	bne.n	8004a20 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004a08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a0c:	f383 8811 	msr	BASEPRI, r3
 8004a10:	f3bf 8f6f 	isb	sy
 8004a14:	f3bf 8f4f 	dsb	sy
 8004a18:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004a1a:	bf00      	nop
 8004a1c:	bf00      	nop
 8004a1e:	e7fd      	b.n	8004a1c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004a20:	f002 fbb4 	bl	800718c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a2c:	68f9      	ldr	r1, [r7, #12]
 8004a2e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a30:	fb01 f303 	mul.w	r3, r1, r3
 8004a34:	441a      	add	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a50:	3b01      	subs	r3, #1
 8004a52:	68f9      	ldr	r1, [r7, #12]
 8004a54:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a56:	fb01 f303 	mul.w	r3, r1, r3
 8004a5a:	441a      	add	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	22ff      	movs	r2, #255	@ 0xff
 8004a64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	22ff      	movs	r2, #255	@ 0xff
 8004a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d114      	bne.n	8004aa0 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	691b      	ldr	r3, [r3, #16]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d01a      	beq.n	8004ab4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	3310      	adds	r3, #16
 8004a82:	4618      	mov	r0, r3
 8004a84:	f001 faa4 	bl	8005fd0 <xTaskRemoveFromEventList>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d012      	beq.n	8004ab4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ac4 <xQueueGenericReset+0xd0>)
 8004a90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a94:	601a      	str	r2, [r3, #0]
 8004a96:	f3bf 8f4f 	dsb	sy
 8004a9a:	f3bf 8f6f 	isb	sy
 8004a9e:	e009      	b.n	8004ab4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	3310      	adds	r3, #16
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7ff fef5 	bl	8004894 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	3324      	adds	r3, #36	@ 0x24
 8004aae:	4618      	mov	r0, r3
 8004ab0:	f7ff fef0 	bl	8004894 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ab4:	f002 fb9a 	bl	80071ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ab8:	2301      	movs	r3, #1
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	e000ed04 	.word	0xe000ed04

08004ac8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b08e      	sub	sp, #56	@ 0x38
 8004acc:	af02      	add	r7, sp, #8
 8004ace:	60f8      	str	r0, [r7, #12]
 8004ad0:	60b9      	str	r1, [r7, #8]
 8004ad2:	607a      	str	r2, [r7, #4]
 8004ad4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d10b      	bne.n	8004af4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae0:	f383 8811 	msr	BASEPRI, r3
 8004ae4:	f3bf 8f6f 	isb	sy
 8004ae8:	f3bf 8f4f 	dsb	sy
 8004aec:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004aee:	bf00      	nop
 8004af0:	bf00      	nop
 8004af2:	e7fd      	b.n	8004af0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d10b      	bne.n	8004b12 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b0c:	bf00      	nop
 8004b0e:	bf00      	nop
 8004b10:	e7fd      	b.n	8004b0e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d002      	beq.n	8004b1e <xQueueGenericCreateStatic+0x56>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d001      	beq.n	8004b22 <xQueueGenericCreateStatic+0x5a>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e000      	b.n	8004b24 <xQueueGenericCreateStatic+0x5c>
 8004b22:	2300      	movs	r3, #0
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10b      	bne.n	8004b40 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2c:	f383 8811 	msr	BASEPRI, r3
 8004b30:	f3bf 8f6f 	isb	sy
 8004b34:	f3bf 8f4f 	dsb	sy
 8004b38:	623b      	str	r3, [r7, #32]
}
 8004b3a:	bf00      	nop
 8004b3c:	bf00      	nop
 8004b3e:	e7fd      	b.n	8004b3c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d102      	bne.n	8004b4c <xQueueGenericCreateStatic+0x84>
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d101      	bne.n	8004b50 <xQueueGenericCreateStatic+0x88>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e000      	b.n	8004b52 <xQueueGenericCreateStatic+0x8a>
 8004b50:	2300      	movs	r3, #0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10b      	bne.n	8004b6e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5a:	f383 8811 	msr	BASEPRI, r3
 8004b5e:	f3bf 8f6f 	isb	sy
 8004b62:	f3bf 8f4f 	dsb	sy
 8004b66:	61fb      	str	r3, [r7, #28]
}
 8004b68:	bf00      	nop
 8004b6a:	bf00      	nop
 8004b6c:	e7fd      	b.n	8004b6a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004b6e:	2350      	movs	r3, #80	@ 0x50
 8004b70:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004b72:	697b      	ldr	r3, [r7, #20]
 8004b74:	2b50      	cmp	r3, #80	@ 0x50
 8004b76:	d00b      	beq.n	8004b90 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004b78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b7c:	f383 8811 	msr	BASEPRI, r3
 8004b80:	f3bf 8f6f 	isb	sy
 8004b84:	f3bf 8f4f 	dsb	sy
 8004b88:	61bb      	str	r3, [r7, #24]
}
 8004b8a:	bf00      	nop
 8004b8c:	bf00      	nop
 8004b8e:	e7fd      	b.n	8004b8c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004b90:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d00d      	beq.n	8004bb8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004ba4:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004ba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004baa:	9300      	str	r3, [sp, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	68b9      	ldr	r1, [r7, #8]
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 f840 	bl	8004c38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3730      	adds	r7, #48	@ 0x30
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}

08004bc2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004bc2:	b580      	push	{r7, lr}
 8004bc4:	b08a      	sub	sp, #40	@ 0x28
 8004bc6:	af02      	add	r7, sp, #8
 8004bc8:	60f8      	str	r0, [r7, #12]
 8004bca:	60b9      	str	r1, [r7, #8]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d10b      	bne.n	8004bee <xQueueGenericCreate+0x2c>
	__asm volatile
 8004bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	613b      	str	r3, [r7, #16]
}
 8004be8:	bf00      	nop
 8004bea:	bf00      	nop
 8004bec:	e7fd      	b.n	8004bea <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	fb02 f303 	mul.w	r3, r2, r3
 8004bf6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004bf8:	69fb      	ldr	r3, [r7, #28]
 8004bfa:	3350      	adds	r3, #80	@ 0x50
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f002 fbc7 	bl	8007390 <pvPortMalloc>
 8004c02:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004c04:	69bb      	ldr	r3, [r7, #24]
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d011      	beq.n	8004c2e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004c0a:	69bb      	ldr	r3, [r7, #24]
 8004c0c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	3350      	adds	r3, #80	@ 0x50
 8004c12:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	2200      	movs	r2, #0
 8004c18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c1c:	79fa      	ldrb	r2, [r7, #7]
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	9300      	str	r3, [sp, #0]
 8004c22:	4613      	mov	r3, r2
 8004c24:	697a      	ldr	r2, [r7, #20]
 8004c26:	68b9      	ldr	r1, [r7, #8]
 8004c28:	68f8      	ldr	r0, [r7, #12]
 8004c2a:	f000 f805 	bl	8004c38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c2e:	69bb      	ldr	r3, [r7, #24]
	}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3720      	adds	r7, #32
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b084      	sub	sp, #16
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	60f8      	str	r0, [r7, #12]
 8004c40:	60b9      	str	r1, [r7, #8]
 8004c42:	607a      	str	r2, [r7, #4]
 8004c44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d103      	bne.n	8004c54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	601a      	str	r2, [r3, #0]
 8004c52:	e002      	b.n	8004c5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c60:	69bb      	ldr	r3, [r7, #24]
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c66:	2101      	movs	r1, #1
 8004c68:	69b8      	ldr	r0, [r7, #24]
 8004c6a:	f7ff fec3 	bl	80049f4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	78fa      	ldrb	r2, [r7, #3]
 8004c72:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004c76:	bf00      	nop
 8004c78:	3710      	adds	r7, #16
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bd80      	pop	{r7, pc}
	...

08004c80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b08e      	sub	sp, #56	@ 0x38
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	60b9      	str	r1, [r7, #8]
 8004c8a:	607a      	str	r2, [r7, #4]
 8004c8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004c96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10b      	bne.n	8004cb4 <xQueueGenericSend+0x34>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004cae:	bf00      	nop
 8004cb0:	bf00      	nop
 8004cb2:	e7fd      	b.n	8004cb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d103      	bne.n	8004cc2 <xQueueGenericSend+0x42>
 8004cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <xQueueGenericSend+0x46>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e000      	b.n	8004cc8 <xQueueGenericSend+0x48>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10b      	bne.n	8004ce4 <xQueueGenericSend+0x64>
	__asm volatile
 8004ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd0:	f383 8811 	msr	BASEPRI, r3
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	f3bf 8f4f 	dsb	sy
 8004cdc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004cde:	bf00      	nop
 8004ce0:	bf00      	nop
 8004ce2:	e7fd      	b.n	8004ce0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	2b02      	cmp	r3, #2
 8004ce8:	d103      	bne.n	8004cf2 <xQueueGenericSend+0x72>
 8004cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d101      	bne.n	8004cf6 <xQueueGenericSend+0x76>
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e000      	b.n	8004cf8 <xQueueGenericSend+0x78>
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d10b      	bne.n	8004d14 <xQueueGenericSend+0x94>
	__asm volatile
 8004cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d00:	f383 8811 	msr	BASEPRI, r3
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	f3bf 8f4f 	dsb	sy
 8004d0c:	623b      	str	r3, [r7, #32]
}
 8004d0e:	bf00      	nop
 8004d10:	bf00      	nop
 8004d12:	e7fd      	b.n	8004d10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d14:	f001 fb1c 	bl	8006350 <xTaskGetSchedulerState>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d102      	bne.n	8004d24 <xQueueGenericSend+0xa4>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <xQueueGenericSend+0xa8>
 8004d24:	2301      	movs	r3, #1
 8004d26:	e000      	b.n	8004d2a <xQueueGenericSend+0xaa>
 8004d28:	2300      	movs	r3, #0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10b      	bne.n	8004d46 <xQueueGenericSend+0xc6>
	__asm volatile
 8004d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d32:	f383 8811 	msr	BASEPRI, r3
 8004d36:	f3bf 8f6f 	isb	sy
 8004d3a:	f3bf 8f4f 	dsb	sy
 8004d3e:	61fb      	str	r3, [r7, #28]
}
 8004d40:	bf00      	nop
 8004d42:	bf00      	nop
 8004d44:	e7fd      	b.n	8004d42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d46:	f002 fa21 	bl	800718c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d302      	bcc.n	8004d5c <xQueueGenericSend+0xdc>
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	2b02      	cmp	r3, #2
 8004d5a:	d129      	bne.n	8004db0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	68b9      	ldr	r1, [r7, #8]
 8004d60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d62:	f000 face 	bl	8005302 <prvCopyDataToQueue>
 8004d66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d010      	beq.n	8004d92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d72:	3324      	adds	r3, #36	@ 0x24
 8004d74:	4618      	mov	r0, r3
 8004d76:	f001 f92b 	bl	8005fd0 <xTaskRemoveFromEventList>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d013      	beq.n	8004da8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004d80:	4b3f      	ldr	r3, [pc, #252]	@ (8004e80 <xQueueGenericSend+0x200>)
 8004d82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d86:	601a      	str	r2, [r3, #0]
 8004d88:	f3bf 8f4f 	dsb	sy
 8004d8c:	f3bf 8f6f 	isb	sy
 8004d90:	e00a      	b.n	8004da8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d007      	beq.n	8004da8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004d98:	4b39      	ldr	r3, [pc, #228]	@ (8004e80 <xQueueGenericSend+0x200>)
 8004d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	f3bf 8f4f 	dsb	sy
 8004da4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004da8:	f002 fa20 	bl	80071ec <vPortExitCritical>
				return pdPASS;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e063      	b.n	8004e78 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d103      	bne.n	8004dbe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004db6:	f002 fa19 	bl	80071ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	e05c      	b.n	8004e78 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004dbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d106      	bne.n	8004dd2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004dc4:	f107 0314 	add.w	r3, r7, #20
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f001 f965 	bl	8006098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004dd2:	f002 fa0b 	bl	80071ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004dd6:	f000 fec5 	bl	8005b64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004dda:	f002 f9d7 	bl	800718c <vPortEnterCritical>
 8004dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004de0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004de4:	b25b      	sxtb	r3, r3
 8004de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dea:	d103      	bne.n	8004df4 <xQueueGenericSend+0x174>
 8004dec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dee:	2200      	movs	r2, #0
 8004df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004df6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dfa:	b25b      	sxtb	r3, r3
 8004dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e00:	d103      	bne.n	8004e0a <xQueueGenericSend+0x18a>
 8004e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e0a:	f002 f9ef 	bl	80071ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e0e:	1d3a      	adds	r2, r7, #4
 8004e10:	f107 0314 	add.w	r3, r7, #20
 8004e14:	4611      	mov	r1, r2
 8004e16:	4618      	mov	r0, r3
 8004e18:	f001 f954 	bl	80060c4 <xTaskCheckForTimeOut>
 8004e1c:	4603      	mov	r3, r0
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d124      	bne.n	8004e6c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004e22:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e24:	f000 fb65 	bl	80054f2 <prvIsQueueFull>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d018      	beq.n	8004e60 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e30:	3310      	adds	r3, #16
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	4611      	mov	r1, r2
 8004e36:	4618      	mov	r0, r3
 8004e38:	f001 f878 	bl	8005f2c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004e3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e3e:	f000 faf0 	bl	8005422 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004e42:	f000 fe9d 	bl	8005b80 <xTaskResumeAll>
 8004e46:	4603      	mov	r3, r0
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	f47f af7c 	bne.w	8004d46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004e4e:	4b0c      	ldr	r3, [pc, #48]	@ (8004e80 <xQueueGenericSend+0x200>)
 8004e50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	f3bf 8f4f 	dsb	sy
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	e772      	b.n	8004d46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004e60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e62:	f000 fade 	bl	8005422 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e66:	f000 fe8b 	bl	8005b80 <xTaskResumeAll>
 8004e6a:	e76c      	b.n	8004d46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004e6c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e6e:	f000 fad8 	bl	8005422 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e72:	f000 fe85 	bl	8005b80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004e76:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3738      	adds	r7, #56	@ 0x38
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	bd80      	pop	{r7, pc}
 8004e80:	e000ed04 	.word	0xe000ed04

08004e84 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b090      	sub	sp, #64	@ 0x40
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
 8004e90:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004e96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10b      	bne.n	8004eb4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d103      	bne.n	8004ec2 <xQueueGenericSendFromISR+0x3e>
 8004eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <xQueueGenericSendFromISR+0x42>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <xQueueGenericSendFromISR+0x44>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10b      	bne.n	8004ee4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004ede:	bf00      	nop
 8004ee0:	bf00      	nop
 8004ee2:	e7fd      	b.n	8004ee0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d103      	bne.n	8004ef2 <xQueueGenericSendFromISR+0x6e>
 8004eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <xQueueGenericSendFromISR+0x72>
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	e000      	b.n	8004ef8 <xQueueGenericSendFromISR+0x74>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10b      	bne.n	8004f14 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004efc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f00:	f383 8811 	msr	BASEPRI, r3
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	f3bf 8f4f 	dsb	sy
 8004f0c:	623b      	str	r3, [r7, #32]
}
 8004f0e:	bf00      	nop
 8004f10:	bf00      	nop
 8004f12:	e7fd      	b.n	8004f10 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004f14:	f002 f9fc 	bl	8007310 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004f18:	f3ef 8211 	mrs	r2, BASEPRI
 8004f1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f20:	f383 8811 	msr	BASEPRI, r3
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	61fa      	str	r2, [r7, #28]
 8004f2e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004f30:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f32:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f36:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d302      	bcc.n	8004f46 <xQueueGenericSendFromISR+0xc2>
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	2b02      	cmp	r3, #2
 8004f44:	d12f      	bne.n	8004fa6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f4c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f56:	683a      	ldr	r2, [r7, #0]
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004f5c:	f000 f9d1 	bl	8005302 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f60:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f68:	d112      	bne.n	8004f90 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d016      	beq.n	8004fa0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f74:	3324      	adds	r3, #36	@ 0x24
 8004f76:	4618      	mov	r0, r3
 8004f78:	f001 f82a 	bl	8005fd0 <xTaskRemoveFromEventList>
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d00e      	beq.n	8004fa0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00b      	beq.n	8004fa0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]
 8004f8e:	e007      	b.n	8004fa0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004f94:	3301      	adds	r3, #1
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	b25a      	sxtb	r2, r3
 8004f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004fa4:	e001      	b.n	8004faa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004fb4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	3740      	adds	r7, #64	@ 0x40
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b08c      	sub	sp, #48	@ 0x30
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	60f8      	str	r0, [r7, #12]
 8004fc8:	60b9      	str	r1, [r7, #8]
 8004fca:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10b      	bne.n	8004ff2 <xQueueReceive+0x32>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	623b      	str	r3, [r7, #32]
}
 8004fec:	bf00      	nop
 8004fee:	bf00      	nop
 8004ff0:	e7fd      	b.n	8004fee <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d103      	bne.n	8005000 <xQueueReceive+0x40>
 8004ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d101      	bne.n	8005004 <xQueueReceive+0x44>
 8005000:	2301      	movs	r3, #1
 8005002:	e000      	b.n	8005006 <xQueueReceive+0x46>
 8005004:	2300      	movs	r3, #0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d10b      	bne.n	8005022 <xQueueReceive+0x62>
	__asm volatile
 800500a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500e:	f383 8811 	msr	BASEPRI, r3
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	f3bf 8f4f 	dsb	sy
 800501a:	61fb      	str	r3, [r7, #28]
}
 800501c:	bf00      	nop
 800501e:	bf00      	nop
 8005020:	e7fd      	b.n	800501e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005022:	f001 f995 	bl	8006350 <xTaskGetSchedulerState>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d102      	bne.n	8005032 <xQueueReceive+0x72>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d101      	bne.n	8005036 <xQueueReceive+0x76>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <xQueueReceive+0x78>
 8005036:	2300      	movs	r3, #0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10b      	bne.n	8005054 <xQueueReceive+0x94>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	61bb      	str	r3, [r7, #24]
}
 800504e:	bf00      	nop
 8005050:	bf00      	nop
 8005052:	e7fd      	b.n	8005050 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005054:	f002 f89a 	bl	800718c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800505a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800505e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005060:	2b00      	cmp	r3, #0
 8005062:	d01f      	beq.n	80050a4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005064:	68b9      	ldr	r1, [r7, #8]
 8005066:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005068:	f000 f9b5 	bl	80053d6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800506c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800506e:	1e5a      	subs	r2, r3, #1
 8005070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005072:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d00f      	beq.n	800509c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800507c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800507e:	3310      	adds	r3, #16
 8005080:	4618      	mov	r0, r3
 8005082:	f000 ffa5 	bl	8005fd0 <xTaskRemoveFromEventList>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d007      	beq.n	800509c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800508c:	4b3c      	ldr	r3, [pc, #240]	@ (8005180 <xQueueReceive+0x1c0>)
 800508e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005092:	601a      	str	r2, [r3, #0]
 8005094:	f3bf 8f4f 	dsb	sy
 8005098:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800509c:	f002 f8a6 	bl	80071ec <vPortExitCritical>
				return pdPASS;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e069      	b.n	8005178 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d103      	bne.n	80050b2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80050aa:	f002 f89f 	bl	80071ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80050ae:	2300      	movs	r3, #0
 80050b0:	e062      	b.n	8005178 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80050b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80050b8:	f107 0310 	add.w	r3, r7, #16
 80050bc:	4618      	mov	r0, r3
 80050be:	f000 ffeb 	bl	8006098 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80050c2:	2301      	movs	r3, #1
 80050c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80050c6:	f002 f891 	bl	80071ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80050ca:	f000 fd4b 	bl	8005b64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80050ce:	f002 f85d 	bl	800718c <vPortEnterCritical>
 80050d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050d8:	b25b      	sxtb	r3, r3
 80050da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050de:	d103      	bne.n	80050e8 <xQueueReceive+0x128>
 80050e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050e2:	2200      	movs	r2, #0
 80050e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050ee:	b25b      	sxtb	r3, r3
 80050f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050f4:	d103      	bne.n	80050fe <xQueueReceive+0x13e>
 80050f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f8:	2200      	movs	r2, #0
 80050fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050fe:	f002 f875 	bl	80071ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005102:	1d3a      	adds	r2, r7, #4
 8005104:	f107 0310 	add.w	r3, r7, #16
 8005108:	4611      	mov	r1, r2
 800510a:	4618      	mov	r0, r3
 800510c:	f000 ffda 	bl	80060c4 <xTaskCheckForTimeOut>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d123      	bne.n	800515e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005116:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005118:	f000 f9d5 	bl	80054c6 <prvIsQueueEmpty>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d017      	beq.n	8005152 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005124:	3324      	adds	r3, #36	@ 0x24
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	4611      	mov	r1, r2
 800512a:	4618      	mov	r0, r3
 800512c:	f000 fefe 	bl	8005f2c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005130:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005132:	f000 f976 	bl	8005422 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005136:	f000 fd23 	bl	8005b80 <xTaskResumeAll>
 800513a:	4603      	mov	r3, r0
 800513c:	2b00      	cmp	r3, #0
 800513e:	d189      	bne.n	8005054 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005140:	4b0f      	ldr	r3, [pc, #60]	@ (8005180 <xQueueReceive+0x1c0>)
 8005142:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005146:	601a      	str	r2, [r3, #0]
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	f3bf 8f6f 	isb	sy
 8005150:	e780      	b.n	8005054 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005152:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005154:	f000 f965 	bl	8005422 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005158:	f000 fd12 	bl	8005b80 <xTaskResumeAll>
 800515c:	e77a      	b.n	8005054 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800515e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005160:	f000 f95f 	bl	8005422 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005164:	f000 fd0c 	bl	8005b80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005168:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800516a:	f000 f9ac 	bl	80054c6 <prvIsQueueEmpty>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	f43f af6f 	beq.w	8005054 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005176:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005178:	4618      	mov	r0, r3
 800517a:	3730      	adds	r7, #48	@ 0x30
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	e000ed04 	.word	0xe000ed04

08005184 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08e      	sub	sp, #56	@ 0x38
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005194:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005196:	2b00      	cmp	r3, #0
 8005198:	d10b      	bne.n	80051b2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800519a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800519e:	f383 8811 	msr	BASEPRI, r3
 80051a2:	f3bf 8f6f 	isb	sy
 80051a6:	f3bf 8f4f 	dsb	sy
 80051aa:	623b      	str	r3, [r7, #32]
}
 80051ac:	bf00      	nop
 80051ae:	bf00      	nop
 80051b0:	e7fd      	b.n	80051ae <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d103      	bne.n	80051c0 <xQueueReceiveFromISR+0x3c>
 80051b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <xQueueReceiveFromISR+0x40>
 80051c0:	2301      	movs	r3, #1
 80051c2:	e000      	b.n	80051c6 <xQueueReceiveFromISR+0x42>
 80051c4:	2300      	movs	r3, #0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d10b      	bne.n	80051e2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80051ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ce:	f383 8811 	msr	BASEPRI, r3
 80051d2:	f3bf 8f6f 	isb	sy
 80051d6:	f3bf 8f4f 	dsb	sy
 80051da:	61fb      	str	r3, [r7, #28]
}
 80051dc:	bf00      	nop
 80051de:	bf00      	nop
 80051e0:	e7fd      	b.n	80051de <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80051e2:	f002 f895 	bl	8007310 <vPortValidateInterruptPriority>
	__asm volatile
 80051e6:	f3ef 8211 	mrs	r2, BASEPRI
 80051ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051ee:	f383 8811 	msr	BASEPRI, r3
 80051f2:	f3bf 8f6f 	isb	sy
 80051f6:	f3bf 8f4f 	dsb	sy
 80051fa:	61ba      	str	r2, [r7, #24]
 80051fc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80051fe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005200:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005206:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800520a:	2b00      	cmp	r3, #0
 800520c:	d02f      	beq.n	800526e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800520e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005210:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005214:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800521c:	f000 f8db 	bl	80053d6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005222:	1e5a      	subs	r2, r3, #1
 8005224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005226:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005228:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800522c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005230:	d112      	bne.n	8005258 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d016      	beq.n	8005268 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800523a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523c:	3310      	adds	r3, #16
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fec6 	bl	8005fd0 <xTaskRemoveFromEventList>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d00e      	beq.n	8005268 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00b      	beq.n	8005268 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	601a      	str	r2, [r3, #0]
 8005256:	e007      	b.n	8005268 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800525c:	3301      	adds	r3, #1
 800525e:	b2db      	uxtb	r3, r3
 8005260:	b25a      	sxtb	r2, r3
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005268:	2301      	movs	r3, #1
 800526a:	637b      	str	r3, [r7, #52]	@ 0x34
 800526c:	e001      	b.n	8005272 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800526e:	2300      	movs	r3, #0
 8005270:	637b      	str	r3, [r7, #52]	@ 0x34
 8005272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005274:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f383 8811 	msr	BASEPRI, r3
}
 800527c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800527e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005280:	4618      	mov	r0, r3
 8005282:	3738      	adds	r7, #56	@ 0x38
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b084      	sub	sp, #16
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d10b      	bne.n	80052ae <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8005296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800529a:	f383 8811 	msr	BASEPRI, r3
 800529e:	f3bf 8f6f 	isb	sy
 80052a2:	f3bf 8f4f 	dsb	sy
 80052a6:	60bb      	str	r3, [r7, #8]
}
 80052a8:	bf00      	nop
 80052aa:	bf00      	nop
 80052ac:	e7fd      	b.n	80052aa <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 80052ae:	f001 ff6d 	bl	800718c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052b6:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 80052b8:	f001 ff98 	bl	80071ec <vPortExitCritical>

	return uxReturn;
 80052bc:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}

080052c6 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 80052c6:	b480      	push	{r7}
 80052c8:	b087      	sub	sp, #28
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10b      	bne.n	80052f0 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 80052d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052dc:	f383 8811 	msr	BASEPRI, r3
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	60fb      	str	r3, [r7, #12]
}
 80052ea:	bf00      	nop
 80052ec:	bf00      	nop
 80052ee:	e7fd      	b.n	80052ec <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052f4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 80052f6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80052f8:	4618      	mov	r0, r3
 80052fa:	371c      	adds	r7, #28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bc80      	pop	{r7}
 8005300:	4770      	bx	lr

08005302 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b086      	sub	sp, #24
 8005306:	af00      	add	r7, sp, #0
 8005308:	60f8      	str	r0, [r7, #12]
 800530a:	60b9      	str	r1, [r7, #8]
 800530c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800530e:	2300      	movs	r3, #0
 8005310:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005316:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531c:	2b00      	cmp	r3, #0
 800531e:	d10d      	bne.n	800533c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d14d      	bne.n	80053c4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	4618      	mov	r0, r3
 800532e:	f001 f82d 	bl	800638c <xTaskPriorityDisinherit>
 8005332:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	609a      	str	r2, [r3, #8]
 800533a:	e043      	b.n	80053c4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d119      	bne.n	8005376 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6858      	ldr	r0, [r3, #4]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800534a:	461a      	mov	r2, r3
 800534c:	68b9      	ldr	r1, [r7, #8]
 800534e:	f002 fa37 	bl	80077c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800535a:	441a      	add	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	685a      	ldr	r2, [r3, #4]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	429a      	cmp	r2, r3
 800536a:	d32b      	bcc.n	80053c4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681a      	ldr	r2, [r3, #0]
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	605a      	str	r2, [r3, #4]
 8005374:	e026      	b.n	80053c4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	68d8      	ldr	r0, [r3, #12]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	461a      	mov	r2, r3
 8005380:	68b9      	ldr	r1, [r7, #8]
 8005382:	f002 fa1d 	bl	80077c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	68da      	ldr	r2, [r3, #12]
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800538e:	425b      	negs	r3, r3
 8005390:	441a      	add	r2, r3
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	68da      	ldr	r2, [r3, #12]
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d207      	bcs.n	80053b2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	689a      	ldr	r2, [r3, #8]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053aa:	425b      	negs	r3, r3
 80053ac:	441a      	add	r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	2b02      	cmp	r3, #2
 80053b6:	d105      	bne.n	80053c4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	3b01      	subs	r3, #1
 80053c2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1c5a      	adds	r2, r3, #1
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80053cc:	697b      	ldr	r3, [r7, #20]
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3718      	adds	r7, #24
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}

080053d6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80053d6:	b580      	push	{r7, lr}
 80053d8:	b082      	sub	sp, #8
 80053da:	af00      	add	r7, sp, #0
 80053dc:	6078      	str	r0, [r7, #4]
 80053de:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d018      	beq.n	800541a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68da      	ldr	r2, [r3, #12]
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f0:	441a      	add	r2, r3
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	68da      	ldr	r2, [r3, #12]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	429a      	cmp	r2, r3
 8005400:	d303      	bcc.n	800540a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681a      	ldr	r2, [r3, #0]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	68d9      	ldr	r1, [r3, #12]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005412:	461a      	mov	r2, r3
 8005414:	6838      	ldr	r0, [r7, #0]
 8005416:	f002 f9d3 	bl	80077c0 <memcpy>
	}
}
 800541a:	bf00      	nop
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}

08005422 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005422:	b580      	push	{r7, lr}
 8005424:	b084      	sub	sp, #16
 8005426:	af00      	add	r7, sp, #0
 8005428:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800542a:	f001 feaf 	bl	800718c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005434:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005436:	e011      	b.n	800545c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800543c:	2b00      	cmp	r3, #0
 800543e:	d012      	beq.n	8005466 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	3324      	adds	r3, #36	@ 0x24
 8005444:	4618      	mov	r0, r3
 8005446:	f000 fdc3 	bl	8005fd0 <xTaskRemoveFromEventList>
 800544a:	4603      	mov	r3, r0
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005450:	f000 fe9c 	bl	800618c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005454:	7bfb      	ldrb	r3, [r7, #15]
 8005456:	3b01      	subs	r3, #1
 8005458:	b2db      	uxtb	r3, r3
 800545a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800545c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005460:	2b00      	cmp	r3, #0
 8005462:	dce9      	bgt.n	8005438 <prvUnlockQueue+0x16>
 8005464:	e000      	b.n	8005468 <prvUnlockQueue+0x46>
					break;
 8005466:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	22ff      	movs	r2, #255	@ 0xff
 800546c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005470:	f001 febc 	bl	80071ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005474:	f001 fe8a 	bl	800718c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800547e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005480:	e011      	b.n	80054a6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d012      	beq.n	80054b0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	3310      	adds	r3, #16
 800548e:	4618      	mov	r0, r3
 8005490:	f000 fd9e 	bl	8005fd0 <xTaskRemoveFromEventList>
 8005494:	4603      	mov	r3, r0
 8005496:	2b00      	cmp	r3, #0
 8005498:	d001      	beq.n	800549e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800549a:	f000 fe77 	bl	800618c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800549e:	7bbb      	ldrb	r3, [r7, #14]
 80054a0:	3b01      	subs	r3, #1
 80054a2:	b2db      	uxtb	r3, r3
 80054a4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80054a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	dce9      	bgt.n	8005482 <prvUnlockQueue+0x60>
 80054ae:	e000      	b.n	80054b2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80054b0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	22ff      	movs	r2, #255	@ 0xff
 80054b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80054ba:	f001 fe97 	bl	80071ec <vPortExitCritical>
}
 80054be:	bf00      	nop
 80054c0:	3710      	adds	r7, #16
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}

080054c6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80054c6:	b580      	push	{r7, lr}
 80054c8:	b084      	sub	sp, #16
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054ce:	f001 fe5d 	bl	800718c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d102      	bne.n	80054e0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80054da:	2301      	movs	r3, #1
 80054dc:	60fb      	str	r3, [r7, #12]
 80054de:	e001      	b.n	80054e4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80054e0:	2300      	movs	r3, #0
 80054e2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80054e4:	f001 fe82 	bl	80071ec <vPortExitCritical>

	return xReturn;
 80054e8:	68fb      	ldr	r3, [r7, #12]
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3710      	adds	r7, #16
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}

080054f2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80054f2:	b580      	push	{r7, lr}
 80054f4:	b084      	sub	sp, #16
 80054f6:	af00      	add	r7, sp, #0
 80054f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80054fa:	f001 fe47 	bl	800718c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005506:	429a      	cmp	r2, r3
 8005508:	d102      	bne.n	8005510 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800550a:	2301      	movs	r3, #1
 800550c:	60fb      	str	r3, [r7, #12]
 800550e:	e001      	b.n	8005514 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005510:	2300      	movs	r3, #0
 8005512:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005514:	f001 fe6a 	bl	80071ec <vPortExitCritical>

	return xReturn;
 8005518:	68fb      	ldr	r3, [r7, #12]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
	...

08005524 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005524:	b480      	push	{r7}
 8005526:	b085      	sub	sp, #20
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
 800552c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800552e:	2300      	movs	r3, #0
 8005530:	60fb      	str	r3, [r7, #12]
 8005532:	e014      	b.n	800555e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005534:	4a0e      	ldr	r2, [pc, #56]	@ (8005570 <vQueueAddToRegistry+0x4c>)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d10b      	bne.n	8005558 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005540:	490b      	ldr	r1, [pc, #44]	@ (8005570 <vQueueAddToRegistry+0x4c>)
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	683a      	ldr	r2, [r7, #0]
 8005546:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800554a:	4a09      	ldr	r2, [pc, #36]	@ (8005570 <vQueueAddToRegistry+0x4c>)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	00db      	lsls	r3, r3, #3
 8005550:	4413      	add	r3, r2
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005556:	e006      	b.n	8005566 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	3301      	adds	r3, #1
 800555c:	60fb      	str	r3, [r7, #12]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2b07      	cmp	r3, #7
 8005562:	d9e7      	bls.n	8005534 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005564:	bf00      	nop
 8005566:	bf00      	nop
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr
 8005570:	2000098c 	.word	0x2000098c

08005574 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005574:	b580      	push	{r7, lr}
 8005576:	b086      	sub	sp, #24
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005584:	f001 fe02 	bl	800718c <vPortEnterCritical>
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800558e:	b25b      	sxtb	r3, r3
 8005590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005594:	d103      	bne.n	800559e <vQueueWaitForMessageRestricted+0x2a>
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055a4:	b25b      	sxtb	r3, r3
 80055a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055aa:	d103      	bne.n	80055b4 <vQueueWaitForMessageRestricted+0x40>
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055b4:	f001 fe1a 	bl	80071ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d106      	bne.n	80055ce <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	3324      	adds	r3, #36	@ 0x24
 80055c4:	687a      	ldr	r2, [r7, #4]
 80055c6:	68b9      	ldr	r1, [r7, #8]
 80055c8:	4618      	mov	r0, r3
 80055ca:	f000 fcd5 	bl	8005f78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80055ce:	6978      	ldr	r0, [r7, #20]
 80055d0:	f7ff ff27 	bl	8005422 <prvUnlockQueue>
	}
 80055d4:	bf00      	nop
 80055d6:	3718      	adds	r7, #24
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b08e      	sub	sp, #56	@ 0x38
 80055e0:	af04      	add	r7, sp, #16
 80055e2:	60f8      	str	r0, [r7, #12]
 80055e4:	60b9      	str	r1, [r7, #8]
 80055e6:	607a      	str	r2, [r7, #4]
 80055e8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80055ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10b      	bne.n	8005608 <xTaskCreateStatic+0x2c>
	__asm volatile
 80055f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055f4:	f383 8811 	msr	BASEPRI, r3
 80055f8:	f3bf 8f6f 	isb	sy
 80055fc:	f3bf 8f4f 	dsb	sy
 8005600:	623b      	str	r3, [r7, #32]
}
 8005602:	bf00      	nop
 8005604:	bf00      	nop
 8005606:	e7fd      	b.n	8005604 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800560a:	2b00      	cmp	r3, #0
 800560c:	d10b      	bne.n	8005626 <xTaskCreateStatic+0x4a>
	__asm volatile
 800560e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005612:	f383 8811 	msr	BASEPRI, r3
 8005616:	f3bf 8f6f 	isb	sy
 800561a:	f3bf 8f4f 	dsb	sy
 800561e:	61fb      	str	r3, [r7, #28]
}
 8005620:	bf00      	nop
 8005622:	bf00      	nop
 8005624:	e7fd      	b.n	8005622 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005626:	235c      	movs	r3, #92	@ 0x5c
 8005628:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	2b5c      	cmp	r3, #92	@ 0x5c
 800562e:	d00b      	beq.n	8005648 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005630:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005634:	f383 8811 	msr	BASEPRI, r3
 8005638:	f3bf 8f6f 	isb	sy
 800563c:	f3bf 8f4f 	dsb	sy
 8005640:	61bb      	str	r3, [r7, #24]
}
 8005642:	bf00      	nop
 8005644:	bf00      	nop
 8005646:	e7fd      	b.n	8005644 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005648:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800564a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800564c:	2b00      	cmp	r3, #0
 800564e:	d01e      	beq.n	800568e <xTaskCreateStatic+0xb2>
 8005650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005652:	2b00      	cmp	r3, #0
 8005654:	d01b      	beq.n	800568e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005658:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800565a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800565c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800565e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005662:	2202      	movs	r2, #2
 8005664:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005668:	2300      	movs	r3, #0
 800566a:	9303      	str	r3, [sp, #12]
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	9302      	str	r3, [sp, #8]
 8005670:	f107 0314 	add.w	r3, r7, #20
 8005674:	9301      	str	r3, [sp, #4]
 8005676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005678:	9300      	str	r3, [sp, #0]
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	68b9      	ldr	r1, [r7, #8]
 8005680:	68f8      	ldr	r0, [r7, #12]
 8005682:	f000 f850 	bl	8005726 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005686:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005688:	f000 f8de 	bl	8005848 <prvAddNewTaskToReadyList>
 800568c:	e001      	b.n	8005692 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800568e:	2300      	movs	r3, #0
 8005690:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005692:	697b      	ldr	r3, [r7, #20]
	}
 8005694:	4618      	mov	r0, r3
 8005696:	3728      	adds	r7, #40	@ 0x28
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08c      	sub	sp, #48	@ 0x30
 80056a0:	af04      	add	r7, sp, #16
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	603b      	str	r3, [r7, #0]
 80056a8:	4613      	mov	r3, r2
 80056aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80056ac:	88fb      	ldrh	r3, [r7, #6]
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4618      	mov	r0, r3
 80056b2:	f001 fe6d 	bl	8007390 <pvPortMalloc>
 80056b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d00e      	beq.n	80056dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80056be:	205c      	movs	r0, #92	@ 0x5c
 80056c0:	f001 fe66 	bl	8007390 <pvPortMalloc>
 80056c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d003      	beq.n	80056d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	631a      	str	r2, [r3, #48]	@ 0x30
 80056d2:	e005      	b.n	80056e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80056d4:	6978      	ldr	r0, [r7, #20]
 80056d6:	f001 ff29 	bl	800752c <vPortFree>
 80056da:	e001      	b.n	80056e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80056dc:	2300      	movs	r3, #0
 80056de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d017      	beq.n	8005716 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	2200      	movs	r2, #0
 80056ea:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80056ee:	88fa      	ldrh	r2, [r7, #6]
 80056f0:	2300      	movs	r3, #0
 80056f2:	9303      	str	r3, [sp, #12]
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	9302      	str	r3, [sp, #8]
 80056f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056fa:	9301      	str	r3, [sp, #4]
 80056fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056fe:	9300      	str	r3, [sp, #0]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	68b9      	ldr	r1, [r7, #8]
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f000 f80e 	bl	8005726 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800570a:	69f8      	ldr	r0, [r7, #28]
 800570c:	f000 f89c 	bl	8005848 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005710:	2301      	movs	r3, #1
 8005712:	61bb      	str	r3, [r7, #24]
 8005714:	e002      	b.n	800571c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005716:	f04f 33ff 	mov.w	r3, #4294967295
 800571a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800571c:	69bb      	ldr	r3, [r7, #24]
	}
 800571e:	4618      	mov	r0, r3
 8005720:	3720      	adds	r7, #32
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}

08005726 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005726:	b580      	push	{r7, lr}
 8005728:	b088      	sub	sp, #32
 800572a:	af00      	add	r7, sp, #0
 800572c:	60f8      	str	r0, [r7, #12]
 800572e:	60b9      	str	r1, [r7, #8]
 8005730:	607a      	str	r2, [r7, #4]
 8005732:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005736:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	461a      	mov	r2, r3
 800573e:	21a5      	movs	r1, #165	@ 0xa5
 8005740:	f002 f812 	bl	8007768 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005746:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800574e:	3b01      	subs	r3, #1
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4413      	add	r3, r2
 8005754:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	f023 0307 	bic.w	r3, r3, #7
 800575c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	f003 0307 	and.w	r3, r3, #7
 8005764:	2b00      	cmp	r3, #0
 8005766:	d00b      	beq.n	8005780 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005768:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576c:	f383 8811 	msr	BASEPRI, r3
 8005770:	f3bf 8f6f 	isb	sy
 8005774:	f3bf 8f4f 	dsb	sy
 8005778:	617b      	str	r3, [r7, #20]
}
 800577a:	bf00      	nop
 800577c:	bf00      	nop
 800577e:	e7fd      	b.n	800577c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d01f      	beq.n	80057c6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005786:	2300      	movs	r3, #0
 8005788:	61fb      	str	r3, [r7, #28]
 800578a:	e012      	b.n	80057b2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800578c:	68ba      	ldr	r2, [r7, #8]
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	4413      	add	r3, r2
 8005792:	7819      	ldrb	r1, [r3, #0]
 8005794:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	4413      	add	r3, r2
 800579a:	3334      	adds	r3, #52	@ 0x34
 800579c:	460a      	mov	r2, r1
 800579e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80057a0:	68ba      	ldr	r2, [r7, #8]
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	4413      	add	r3, r2
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d006      	beq.n	80057ba <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	3301      	adds	r3, #1
 80057b0:	61fb      	str	r3, [r7, #28]
 80057b2:	69fb      	ldr	r3, [r7, #28]
 80057b4:	2b0f      	cmp	r3, #15
 80057b6:	d9e9      	bls.n	800578c <prvInitialiseNewTask+0x66>
 80057b8:	e000      	b.n	80057bc <prvInitialiseNewTask+0x96>
			{
				break;
 80057ba:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80057bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80057c4:	e003      	b.n	80057ce <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80057c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80057ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057d0:	2b37      	cmp	r3, #55	@ 0x37
 80057d2:	d901      	bls.n	80057d8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80057d4:	2337      	movs	r3, #55	@ 0x37
 80057d6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80057d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057dc:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80057de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80057e2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80057e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057e6:	2200      	movs	r2, #0
 80057e8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80057ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057ec:	3304      	adds	r3, #4
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7ff f86f 	bl	80048d2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80057f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f6:	3318      	adds	r3, #24
 80057f8:	4618      	mov	r0, r3
 80057fa:	f7ff f86a 	bl	80048d2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80057fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005800:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005802:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005806:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800580e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005810:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005812:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005816:	2200      	movs	r2, #0
 8005818:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800581a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005822:	683a      	ldr	r2, [r7, #0]
 8005824:	68f9      	ldr	r1, [r7, #12]
 8005826:	69b8      	ldr	r0, [r7, #24]
 8005828:	f001 fbc0 	bl	8006fac <pxPortInitialiseStack>
 800582c:	4602      	mov	r2, r0
 800582e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005830:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005832:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005834:	2b00      	cmp	r3, #0
 8005836:	d002      	beq.n	800583e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005838:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800583a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800583c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800583e:	bf00      	nop
 8005840:	3720      	adds	r7, #32
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}
	...

08005848 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005850:	f001 fc9c 	bl	800718c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005854:	4b2d      	ldr	r3, [pc, #180]	@ (800590c <prvAddNewTaskToReadyList+0xc4>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	3301      	adds	r3, #1
 800585a:	4a2c      	ldr	r2, [pc, #176]	@ (800590c <prvAddNewTaskToReadyList+0xc4>)
 800585c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800585e:	4b2c      	ldr	r3, [pc, #176]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d109      	bne.n	800587a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005866:	4a2a      	ldr	r2, [pc, #168]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800586c:	4b27      	ldr	r3, [pc, #156]	@ (800590c <prvAddNewTaskToReadyList+0xc4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d110      	bne.n	8005896 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005874:	f000 fcae 	bl	80061d4 <prvInitialiseTaskLists>
 8005878:	e00d      	b.n	8005896 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800587a:	4b26      	ldr	r3, [pc, #152]	@ (8005914 <prvAddNewTaskToReadyList+0xcc>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d109      	bne.n	8005896 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005882:	4b23      	ldr	r3, [pc, #140]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800588c:	429a      	cmp	r2, r3
 800588e:	d802      	bhi.n	8005896 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005890:	4a1f      	ldr	r2, [pc, #124]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005896:	4b20      	ldr	r3, [pc, #128]	@ (8005918 <prvAddNewTaskToReadyList+0xd0>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	3301      	adds	r3, #1
 800589c:	4a1e      	ldr	r2, [pc, #120]	@ (8005918 <prvAddNewTaskToReadyList+0xd0>)
 800589e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80058a0:	4b1d      	ldr	r3, [pc, #116]	@ (8005918 <prvAddNewTaskToReadyList+0xd0>)
 80058a2:	681a      	ldr	r2, [r3, #0]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ac:	4b1b      	ldr	r3, [pc, #108]	@ (800591c <prvAddNewTaskToReadyList+0xd4>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d903      	bls.n	80058bc <prvAddNewTaskToReadyList+0x74>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b8:	4a18      	ldr	r2, [pc, #96]	@ (800591c <prvAddNewTaskToReadyList+0xd4>)
 80058ba:	6013      	str	r3, [r2, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	4a15      	ldr	r2, [pc, #84]	@ (8005920 <prvAddNewTaskToReadyList+0xd8>)
 80058ca:	441a      	add	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	3304      	adds	r3, #4
 80058d0:	4619      	mov	r1, r3
 80058d2:	4610      	mov	r0, r2
 80058d4:	f7ff f809 	bl	80048ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80058d8:	f001 fc88 	bl	80071ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80058dc:	4b0d      	ldr	r3, [pc, #52]	@ (8005914 <prvAddNewTaskToReadyList+0xcc>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00e      	beq.n	8005902 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80058e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005910 <prvAddNewTaskToReadyList+0xc8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	429a      	cmp	r2, r3
 80058f0:	d207      	bcs.n	8005902 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80058f2:	4b0c      	ldr	r3, [pc, #48]	@ (8005924 <prvAddNewTaskToReadyList+0xdc>)
 80058f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058f8:	601a      	str	r2, [r3, #0]
 80058fa:	f3bf 8f4f 	dsb	sy
 80058fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005902:	bf00      	nop
 8005904:	3708      	adds	r7, #8
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}
 800590a:	bf00      	nop
 800590c:	20000ea0 	.word	0x20000ea0
 8005910:	200009cc 	.word	0x200009cc
 8005914:	20000eac 	.word	0x20000eac
 8005918:	20000ebc 	.word	0x20000ebc
 800591c:	20000ea8 	.word	0x20000ea8
 8005920:	200009d0 	.word	0x200009d0
 8005924:	e000ed04 	.word	0xe000ed04

08005928 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8005928:	b580      	push	{r7, lr}
 800592a:	b08a      	sub	sp, #40	@ 0x28
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8005932:	2300      	movs	r3, #0
 8005934:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d10b      	bne.n	8005954 <vTaskDelayUntil+0x2c>
	__asm volatile
 800593c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005940:	f383 8811 	msr	BASEPRI, r3
 8005944:	f3bf 8f6f 	isb	sy
 8005948:	f3bf 8f4f 	dsb	sy
 800594c:	617b      	str	r3, [r7, #20]
}
 800594e:	bf00      	nop
 8005950:	bf00      	nop
 8005952:	e7fd      	b.n	8005950 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8005954:	683b      	ldr	r3, [r7, #0]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d10b      	bne.n	8005972 <vTaskDelayUntil+0x4a>
	__asm volatile
 800595a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595e:	f383 8811 	msr	BASEPRI, r3
 8005962:	f3bf 8f6f 	isb	sy
 8005966:	f3bf 8f4f 	dsb	sy
 800596a:	613b      	str	r3, [r7, #16]
}
 800596c:	bf00      	nop
 800596e:	bf00      	nop
 8005970:	e7fd      	b.n	800596e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 8005972:	4b2a      	ldr	r3, [pc, #168]	@ (8005a1c <vTaskDelayUntil+0xf4>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d00b      	beq.n	8005992 <vTaskDelayUntil+0x6a>
	__asm volatile
 800597a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800597e:	f383 8811 	msr	BASEPRI, r3
 8005982:	f3bf 8f6f 	isb	sy
 8005986:	f3bf 8f4f 	dsb	sy
 800598a:	60fb      	str	r3, [r7, #12]
}
 800598c:	bf00      	nop
 800598e:	bf00      	nop
 8005990:	e7fd      	b.n	800598e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8005992:	f000 f8e7 	bl	8005b64 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8005996:	4b22      	ldr	r3, [pc, #136]	@ (8005a20 <vTaskDelayUntil+0xf8>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	683a      	ldr	r2, [r7, #0]
 80059a2:	4413      	add	r3, r2
 80059a4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	6a3a      	ldr	r2, [r7, #32]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d20b      	bcs.n	80059c8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	69fa      	ldr	r2, [r7, #28]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d211      	bcs.n	80059de <vTaskDelayUntil+0xb6>
 80059ba:	69fa      	ldr	r2, [r7, #28]
 80059bc:	6a3b      	ldr	r3, [r7, #32]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d90d      	bls.n	80059de <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80059c2:	2301      	movs	r3, #1
 80059c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80059c6:	e00a      	b.n	80059de <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	69fa      	ldr	r2, [r7, #28]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d303      	bcc.n	80059da <vTaskDelayUntil+0xb2>
 80059d2:	69fa      	ldr	r2, [r7, #28]
 80059d4:	6a3b      	ldr	r3, [r7, #32]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d901      	bls.n	80059de <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80059da:	2301      	movs	r3, #1
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	69fa      	ldr	r2, [r7, #28]
 80059e2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80059e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d006      	beq.n	80059f8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80059ea:	69fa      	ldr	r2, [r7, #28]
 80059ec:	6a3b      	ldr	r3, [r7, #32]
 80059ee:	1ad3      	subs	r3, r2, r3
 80059f0:	2100      	movs	r1, #0
 80059f2:	4618      	mov	r0, r3
 80059f4:	f000 ff2e 	bl	8006854 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80059f8:	f000 f8c2 	bl	8005b80 <xTaskResumeAll>
 80059fc:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80059fe:	69bb      	ldr	r3, [r7, #24]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d107      	bne.n	8005a14 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8005a04:	4b07      	ldr	r3, [pc, #28]	@ (8005a24 <vTaskDelayUntil+0xfc>)
 8005a06:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a0a:	601a      	str	r2, [r3, #0]
 8005a0c:	f3bf 8f4f 	dsb	sy
 8005a10:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a14:	bf00      	nop
 8005a16:	3728      	adds	r7, #40	@ 0x28
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	20000ec8 	.word	0x20000ec8
 8005a20:	20000ea4 	.word	0x20000ea4
 8005a24:	e000ed04 	.word	0xe000ed04

08005a28 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	b084      	sub	sp, #16
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005a30:	2300      	movs	r3, #0
 8005a32:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d018      	beq.n	8005a6c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005a3a:	4b14      	ldr	r3, [pc, #80]	@ (8005a8c <vTaskDelay+0x64>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d00b      	beq.n	8005a5a <vTaskDelay+0x32>
	__asm volatile
 8005a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a46:	f383 8811 	msr	BASEPRI, r3
 8005a4a:	f3bf 8f6f 	isb	sy
 8005a4e:	f3bf 8f4f 	dsb	sy
 8005a52:	60bb      	str	r3, [r7, #8]
}
 8005a54:	bf00      	nop
 8005a56:	bf00      	nop
 8005a58:	e7fd      	b.n	8005a56 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005a5a:	f000 f883 	bl	8005b64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005a5e:	2100      	movs	r1, #0
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 fef7 	bl	8006854 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005a66:	f000 f88b 	bl	8005b80 <xTaskResumeAll>
 8005a6a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d107      	bne.n	8005a82 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005a72:	4b07      	ldr	r3, [pc, #28]	@ (8005a90 <vTaskDelay+0x68>)
 8005a74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a78:	601a      	str	r2, [r3, #0]
 8005a7a:	f3bf 8f4f 	dsb	sy
 8005a7e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a82:	bf00      	nop
 8005a84:	3710      	adds	r7, #16
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	bf00      	nop
 8005a8c:	20000ec8 	.word	0x20000ec8
 8005a90:	e000ed04 	.word	0xe000ed04

08005a94 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b08a      	sub	sp, #40	@ 0x28
 8005a98:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005aa2:	463a      	mov	r2, r7
 8005aa4:	1d39      	adds	r1, r7, #4
 8005aa6:	f107 0308 	add.w	r3, r7, #8
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f7fe fec0 	bl	8004830 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ab0:	6839      	ldr	r1, [r7, #0]
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	9202      	str	r2, [sp, #8]
 8005ab8:	9301      	str	r3, [sp, #4]
 8005aba:	2300      	movs	r3, #0
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	460a      	mov	r2, r1
 8005ac2:	4922      	ldr	r1, [pc, #136]	@ (8005b4c <vTaskStartScheduler+0xb8>)
 8005ac4:	4822      	ldr	r0, [pc, #136]	@ (8005b50 <vTaskStartScheduler+0xbc>)
 8005ac6:	f7ff fd89 	bl	80055dc <xTaskCreateStatic>
 8005aca:	4603      	mov	r3, r0
 8005acc:	4a21      	ldr	r2, [pc, #132]	@ (8005b54 <vTaskStartScheduler+0xc0>)
 8005ace:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ad0:	4b20      	ldr	r3, [pc, #128]	@ (8005b54 <vTaskStartScheduler+0xc0>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d002      	beq.n	8005ade <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	617b      	str	r3, [r7, #20]
 8005adc:	e001      	b.n	8005ae2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d102      	bne.n	8005aee <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ae8:	f000 ff08 	bl	80068fc <xTimerCreateTimerTask>
 8005aec:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d116      	bne.n	8005b22 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005af4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af8:	f383 8811 	msr	BASEPRI, r3
 8005afc:	f3bf 8f6f 	isb	sy
 8005b00:	f3bf 8f4f 	dsb	sy
 8005b04:	613b      	str	r3, [r7, #16]
}
 8005b06:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005b08:	4b13      	ldr	r3, [pc, #76]	@ (8005b58 <vTaskStartScheduler+0xc4>)
 8005b0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005b0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005b10:	4b12      	ldr	r3, [pc, #72]	@ (8005b5c <vTaskStartScheduler+0xc8>)
 8005b12:	2201      	movs	r2, #1
 8005b14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005b16:	4b12      	ldr	r3, [pc, #72]	@ (8005b60 <vTaskStartScheduler+0xcc>)
 8005b18:	2200      	movs	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005b1c:	f001 fac4 	bl	80070a8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005b20:	e00f      	b.n	8005b42 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b28:	d10b      	bne.n	8005b42 <vTaskStartScheduler+0xae>
	__asm volatile
 8005b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b2e:	f383 8811 	msr	BASEPRI, r3
 8005b32:	f3bf 8f6f 	isb	sy
 8005b36:	f3bf 8f4f 	dsb	sy
 8005b3a:	60fb      	str	r3, [r7, #12]
}
 8005b3c:	bf00      	nop
 8005b3e:	bf00      	nop
 8005b40:	e7fd      	b.n	8005b3e <vTaskStartScheduler+0xaa>
}
 8005b42:	bf00      	nop
 8005b44:	3718      	adds	r7, #24
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	08007828 	.word	0x08007828
 8005b50:	080061a5 	.word	0x080061a5
 8005b54:	20000ec4 	.word	0x20000ec4
 8005b58:	20000ec0 	.word	0x20000ec0
 8005b5c:	20000eac 	.word	0x20000eac
 8005b60:	20000ea4 	.word	0x20000ea4

08005b64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005b64:	b480      	push	{r7}
 8005b66:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005b68:	4b04      	ldr	r3, [pc, #16]	@ (8005b7c <vTaskSuspendAll+0x18>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	3301      	adds	r3, #1
 8005b6e:	4a03      	ldr	r2, [pc, #12]	@ (8005b7c <vTaskSuspendAll+0x18>)
 8005b70:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005b72:	bf00      	nop
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bc80      	pop	{r7}
 8005b78:	4770      	bx	lr
 8005b7a:	bf00      	nop
 8005b7c:	20000ec8 	.word	0x20000ec8

08005b80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005b86:	2300      	movs	r3, #0
 8005b88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005b8e:	4b42      	ldr	r3, [pc, #264]	@ (8005c98 <xTaskResumeAll+0x118>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10b      	bne.n	8005bae <xTaskResumeAll+0x2e>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	603b      	str	r3, [r7, #0]
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005bae:	f001 faed 	bl	800718c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005bb2:	4b39      	ldr	r3, [pc, #228]	@ (8005c98 <xTaskResumeAll+0x118>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	4a37      	ldr	r2, [pc, #220]	@ (8005c98 <xTaskResumeAll+0x118>)
 8005bba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bbc:	4b36      	ldr	r3, [pc, #216]	@ (8005c98 <xTaskResumeAll+0x118>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d162      	bne.n	8005c8a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005bc4:	4b35      	ldr	r3, [pc, #212]	@ (8005c9c <xTaskResumeAll+0x11c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d05e      	beq.n	8005c8a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005bcc:	e02f      	b.n	8005c2e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bce:	4b34      	ldr	r3, [pc, #208]	@ (8005ca0 <xTaskResumeAll+0x120>)
 8005bd0:	68db      	ldr	r3, [r3, #12]
 8005bd2:	68db      	ldr	r3, [r3, #12]
 8005bd4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	3318      	adds	r3, #24
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7fe fee0 	bl	80049a0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3304      	adds	r3, #4
 8005be4:	4618      	mov	r0, r3
 8005be6:	f7fe fedb 	bl	80049a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bee:	4b2d      	ldr	r3, [pc, #180]	@ (8005ca4 <xTaskResumeAll+0x124>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d903      	bls.n	8005bfe <xTaskResumeAll+0x7e>
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfa:	4a2a      	ldr	r2, [pc, #168]	@ (8005ca4 <xTaskResumeAll+0x124>)
 8005bfc:	6013      	str	r3, [r2, #0]
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4a27      	ldr	r2, [pc, #156]	@ (8005ca8 <xTaskResumeAll+0x128>)
 8005c0c:	441a      	add	r2, r3
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	3304      	adds	r3, #4
 8005c12:	4619      	mov	r1, r3
 8005c14:	4610      	mov	r0, r2
 8005c16:	f7fe fe68 	bl	80048ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c1e:	4b23      	ldr	r3, [pc, #140]	@ (8005cac <xTaskResumeAll+0x12c>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d302      	bcc.n	8005c2e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005c28:	4b21      	ldr	r3, [pc, #132]	@ (8005cb0 <xTaskResumeAll+0x130>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ca0 <xTaskResumeAll+0x120>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1cb      	bne.n	8005bce <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d001      	beq.n	8005c40 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005c3c:	f000 fb68 	bl	8006310 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005c40:	4b1c      	ldr	r3, [pc, #112]	@ (8005cb4 <xTaskResumeAll+0x134>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d010      	beq.n	8005c6e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005c4c:	f000 f856 	bl	8005cfc <xTaskIncrementTick>
 8005c50:	4603      	mov	r3, r0
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005c56:	4b16      	ldr	r3, [pc, #88]	@ (8005cb0 <xTaskResumeAll+0x130>)
 8005c58:	2201      	movs	r2, #1
 8005c5a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1f1      	bne.n	8005c4c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8005c68:	4b12      	ldr	r3, [pc, #72]	@ (8005cb4 <xTaskResumeAll+0x134>)
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005c6e:	4b10      	ldr	r3, [pc, #64]	@ (8005cb0 <xTaskResumeAll+0x130>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d009      	beq.n	8005c8a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005c76:	2301      	movs	r3, #1
 8005c78:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005c7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005cb8 <xTaskResumeAll+0x138>)
 8005c7c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c80:	601a      	str	r2, [r3, #0]
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005c8a:	f001 faaf 	bl	80071ec <vPortExitCritical>

	return xAlreadyYielded;
 8005c8e:	68bb      	ldr	r3, [r7, #8]
}
 8005c90:	4618      	mov	r0, r3
 8005c92:	3710      	adds	r7, #16
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	20000ec8 	.word	0x20000ec8
 8005c9c:	20000ea0 	.word	0x20000ea0
 8005ca0:	20000e60 	.word	0x20000e60
 8005ca4:	20000ea8 	.word	0x20000ea8
 8005ca8:	200009d0 	.word	0x200009d0
 8005cac:	200009cc 	.word	0x200009cc
 8005cb0:	20000eb4 	.word	0x20000eb4
 8005cb4:	20000eb0 	.word	0x20000eb0
 8005cb8:	e000ed04 	.word	0xe000ed04

08005cbc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005cc2:	4b04      	ldr	r3, [pc, #16]	@ (8005cd4 <xTaskGetTickCount+0x18>)
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005cc8:	687b      	ldr	r3, [r7, #4]
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr
 8005cd4:	20000ea4 	.word	0x20000ea4

08005cd8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005cd8:	b580      	push	{r7, lr}
 8005cda:	b082      	sub	sp, #8
 8005cdc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cde:	f001 fb17 	bl	8007310 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005ce6:	4b04      	ldr	r3, [pc, #16]	@ (8005cf8 <xTaskGetTickCountFromISR+0x20>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005cec:	683b      	ldr	r3, [r7, #0]
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3708      	adds	r7, #8
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20000ea4 	.word	0x20000ea4

08005cfc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d02:	2300      	movs	r3, #0
 8005d04:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d06:	4b4f      	ldr	r3, [pc, #316]	@ (8005e44 <xTaskIncrementTick+0x148>)
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	f040 8090 	bne.w	8005e30 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d10:	4b4d      	ldr	r3, [pc, #308]	@ (8005e48 <xTaskIncrementTick+0x14c>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3301      	adds	r3, #1
 8005d16:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d18:	4a4b      	ldr	r2, [pc, #300]	@ (8005e48 <xTaskIncrementTick+0x14c>)
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d121      	bne.n	8005d68 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005d24:	4b49      	ldr	r3, [pc, #292]	@ (8005e4c <xTaskIncrementTick+0x150>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00b      	beq.n	8005d46 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005d2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d32:	f383 8811 	msr	BASEPRI, r3
 8005d36:	f3bf 8f6f 	isb	sy
 8005d3a:	f3bf 8f4f 	dsb	sy
 8005d3e:	603b      	str	r3, [r7, #0]
}
 8005d40:	bf00      	nop
 8005d42:	bf00      	nop
 8005d44:	e7fd      	b.n	8005d42 <xTaskIncrementTick+0x46>
 8005d46:	4b41      	ldr	r3, [pc, #260]	@ (8005e4c <xTaskIncrementTick+0x150>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	60fb      	str	r3, [r7, #12]
 8005d4c:	4b40      	ldr	r3, [pc, #256]	@ (8005e50 <xTaskIncrementTick+0x154>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a3e      	ldr	r2, [pc, #248]	@ (8005e4c <xTaskIncrementTick+0x150>)
 8005d52:	6013      	str	r3, [r2, #0]
 8005d54:	4a3e      	ldr	r2, [pc, #248]	@ (8005e50 <xTaskIncrementTick+0x154>)
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	6013      	str	r3, [r2, #0]
 8005d5a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e54 <xTaskIncrementTick+0x158>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	3301      	adds	r3, #1
 8005d60:	4a3c      	ldr	r2, [pc, #240]	@ (8005e54 <xTaskIncrementTick+0x158>)
 8005d62:	6013      	str	r3, [r2, #0]
 8005d64:	f000 fad4 	bl	8006310 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005d68:	4b3b      	ldr	r3, [pc, #236]	@ (8005e58 <xTaskIncrementTick+0x15c>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	693a      	ldr	r2, [r7, #16]
 8005d6e:	429a      	cmp	r2, r3
 8005d70:	d349      	bcc.n	8005e06 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005d72:	4b36      	ldr	r3, [pc, #216]	@ (8005e4c <xTaskIncrementTick+0x150>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d104      	bne.n	8005d86 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005d7c:	4b36      	ldr	r3, [pc, #216]	@ (8005e58 <xTaskIncrementTick+0x15c>)
 8005d7e:	f04f 32ff 	mov.w	r2, #4294967295
 8005d82:	601a      	str	r2, [r3, #0]
					break;
 8005d84:	e03f      	b.n	8005e06 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d86:	4b31      	ldr	r3, [pc, #196]	@ (8005e4c <xTaskIncrementTick+0x150>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	68db      	ldr	r3, [r3, #12]
 8005d8e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d203      	bcs.n	8005da6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005d9e:	4a2e      	ldr	r2, [pc, #184]	@ (8005e58 <xTaskIncrementTick+0x15c>)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005da4:	e02f      	b.n	8005e06 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005da6:	68bb      	ldr	r3, [r7, #8]
 8005da8:	3304      	adds	r3, #4
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7fe fdf8 	bl	80049a0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d004      	beq.n	8005dc2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	3318      	adds	r3, #24
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	f7fe fdef 	bl	80049a0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dc6:	4b25      	ldr	r3, [pc, #148]	@ (8005e5c <xTaskIncrementTick+0x160>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	429a      	cmp	r2, r3
 8005dcc:	d903      	bls.n	8005dd6 <xTaskIncrementTick+0xda>
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dd2:	4a22      	ldr	r2, [pc, #136]	@ (8005e5c <xTaskIncrementTick+0x160>)
 8005dd4:	6013      	str	r3, [r2, #0]
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dda:	4613      	mov	r3, r2
 8005ddc:	009b      	lsls	r3, r3, #2
 8005dde:	4413      	add	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	4a1f      	ldr	r2, [pc, #124]	@ (8005e60 <xTaskIncrementTick+0x164>)
 8005de4:	441a      	add	r2, r3
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	3304      	adds	r3, #4
 8005dea:	4619      	mov	r1, r3
 8005dec:	4610      	mov	r0, r2
 8005dee:	f7fe fd7c 	bl	80048ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005df6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e64 <xTaskIncrementTick+0x168>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dfc:	429a      	cmp	r2, r3
 8005dfe:	d3b8      	bcc.n	8005d72 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005e00:	2301      	movs	r3, #1
 8005e02:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e04:	e7b5      	b.n	8005d72 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e06:	4b17      	ldr	r3, [pc, #92]	@ (8005e64 <xTaskIncrementTick+0x168>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e0c:	4914      	ldr	r1, [pc, #80]	@ (8005e60 <xTaskIncrementTick+0x164>)
 8005e0e:	4613      	mov	r3, r2
 8005e10:	009b      	lsls	r3, r3, #2
 8005e12:	4413      	add	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	440b      	add	r3, r1
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b01      	cmp	r3, #1
 8005e1c:	d901      	bls.n	8005e22 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005e1e:	2301      	movs	r3, #1
 8005e20:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005e22:	4b11      	ldr	r3, [pc, #68]	@ (8005e68 <xTaskIncrementTick+0x16c>)
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d007      	beq.n	8005e3a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	617b      	str	r3, [r7, #20]
 8005e2e:	e004      	b.n	8005e3a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005e30:	4b0e      	ldr	r3, [pc, #56]	@ (8005e6c <xTaskIncrementTick+0x170>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	3301      	adds	r3, #1
 8005e36:	4a0d      	ldr	r2, [pc, #52]	@ (8005e6c <xTaskIncrementTick+0x170>)
 8005e38:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005e3a:	697b      	ldr	r3, [r7, #20]
}
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	3718      	adds	r7, #24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	20000ec8 	.word	0x20000ec8
 8005e48:	20000ea4 	.word	0x20000ea4
 8005e4c:	20000e58 	.word	0x20000e58
 8005e50:	20000e5c 	.word	0x20000e5c
 8005e54:	20000eb8 	.word	0x20000eb8
 8005e58:	20000ec0 	.word	0x20000ec0
 8005e5c:	20000ea8 	.word	0x20000ea8
 8005e60:	200009d0 	.word	0x200009d0
 8005e64:	200009cc 	.word	0x200009cc
 8005e68:	20000eb4 	.word	0x20000eb4
 8005e6c:	20000eb0 	.word	0x20000eb0

08005e70 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005e70:	b480      	push	{r7}
 8005e72:	b085      	sub	sp, #20
 8005e74:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005e76:	4b28      	ldr	r3, [pc, #160]	@ (8005f18 <vTaskSwitchContext+0xa8>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005e7e:	4b27      	ldr	r3, [pc, #156]	@ (8005f1c <vTaskSwitchContext+0xac>)
 8005e80:	2201      	movs	r2, #1
 8005e82:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005e84:	e042      	b.n	8005f0c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005e86:	4b25      	ldr	r3, [pc, #148]	@ (8005f1c <vTaskSwitchContext+0xac>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e8c:	4b24      	ldr	r3, [pc, #144]	@ (8005f20 <vTaskSwitchContext+0xb0>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	60fb      	str	r3, [r7, #12]
 8005e92:	e011      	b.n	8005eb8 <vTaskSwitchContext+0x48>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10b      	bne.n	8005eb2 <vTaskSwitchContext+0x42>
	__asm volatile
 8005e9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9e:	f383 8811 	msr	BASEPRI, r3
 8005ea2:	f3bf 8f6f 	isb	sy
 8005ea6:	f3bf 8f4f 	dsb	sy
 8005eaa:	607b      	str	r3, [r7, #4]
}
 8005eac:	bf00      	nop
 8005eae:	bf00      	nop
 8005eb0:	e7fd      	b.n	8005eae <vTaskSwitchContext+0x3e>
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	60fb      	str	r3, [r7, #12]
 8005eb8:	491a      	ldr	r1, [pc, #104]	@ (8005f24 <vTaskSwitchContext+0xb4>)
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	440b      	add	r3, r1
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0e3      	beq.n	8005e94 <vTaskSwitchContext+0x24>
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	4413      	add	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	4a13      	ldr	r2, [pc, #76]	@ (8005f24 <vTaskSwitchContext+0xb4>)
 8005ed8:	4413      	add	r3, r2
 8005eda:	60bb      	str	r3, [r7, #8]
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	605a      	str	r2, [r3, #4]
 8005ee6:	68bb      	ldr	r3, [r7, #8]
 8005ee8:	685a      	ldr	r2, [r3, #4]
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	3308      	adds	r3, #8
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d104      	bne.n	8005efc <vTaskSwitchContext+0x8c>
 8005ef2:	68bb      	ldr	r3, [r7, #8]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	685a      	ldr	r2, [r3, #4]
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	605a      	str	r2, [r3, #4]
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	4a09      	ldr	r2, [pc, #36]	@ (8005f28 <vTaskSwitchContext+0xb8>)
 8005f04:	6013      	str	r3, [r2, #0]
 8005f06:	4a06      	ldr	r2, [pc, #24]	@ (8005f20 <vTaskSwitchContext+0xb0>)
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	6013      	str	r3, [r2, #0]
}
 8005f0c:	bf00      	nop
 8005f0e:	3714      	adds	r7, #20
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bc80      	pop	{r7}
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	20000ec8 	.word	0x20000ec8
 8005f1c:	20000eb4 	.word	0x20000eb4
 8005f20:	20000ea8 	.word	0x20000ea8
 8005f24:	200009d0 	.word	0x200009d0
 8005f28:	200009cc 	.word	0x200009cc

08005f2c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d10b      	bne.n	8005f54 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005f3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f40:	f383 8811 	msr	BASEPRI, r3
 8005f44:	f3bf 8f6f 	isb	sy
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	60fb      	str	r3, [r7, #12]
}
 8005f4e:	bf00      	nop
 8005f50:	bf00      	nop
 8005f52:	e7fd      	b.n	8005f50 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005f54:	4b07      	ldr	r3, [pc, #28]	@ (8005f74 <vTaskPlaceOnEventList+0x48>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	3318      	adds	r3, #24
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f7fe fce7 	bl	8004930 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005f62:	2101      	movs	r1, #1
 8005f64:	6838      	ldr	r0, [r7, #0]
 8005f66:	f000 fc75 	bl	8006854 <prvAddCurrentTaskToDelayedList>
}
 8005f6a:	bf00      	nop
 8005f6c:	3710      	adds	r7, #16
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	200009cc 	.word	0x200009cc

08005f78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b086      	sub	sp, #24
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	60b9      	str	r1, [r7, #8]
 8005f82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10b      	bne.n	8005fa2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f8e:	f383 8811 	msr	BASEPRI, r3
 8005f92:	f3bf 8f6f 	isb	sy
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	617b      	str	r3, [r7, #20]
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	e7fd      	b.n	8005f9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8005fcc <vTaskPlaceOnEventListRestricted+0x54>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	3318      	adds	r3, #24
 8005fa8:	4619      	mov	r1, r3
 8005faa:	68f8      	ldr	r0, [r7, #12]
 8005fac:	f7fe fc9d 	bl	80048ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d002      	beq.n	8005fbc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8005fba:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005fbc:	6879      	ldr	r1, [r7, #4]
 8005fbe:	68b8      	ldr	r0, [r7, #8]
 8005fc0:	f000 fc48 	bl	8006854 <prvAddCurrentTaskToDelayedList>
	}
 8005fc4:	bf00      	nop
 8005fc6:	3718      	adds	r7, #24
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	200009cc 	.word	0x200009cc

08005fd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	68db      	ldr	r3, [r3, #12]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10b      	bne.n	8005ffe <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005fe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fea:	f383 8811 	msr	BASEPRI, r3
 8005fee:	f3bf 8f6f 	isb	sy
 8005ff2:	f3bf 8f4f 	dsb	sy
 8005ff6:	60fb      	str	r3, [r7, #12]
}
 8005ff8:	bf00      	nop
 8005ffa:	bf00      	nop
 8005ffc:	e7fd      	b.n	8005ffa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005ffe:	693b      	ldr	r3, [r7, #16]
 8006000:	3318      	adds	r3, #24
 8006002:	4618      	mov	r0, r3
 8006004:	f7fe fccc 	bl	80049a0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006008:	4b1d      	ldr	r3, [pc, #116]	@ (8006080 <xTaskRemoveFromEventList+0xb0>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d11d      	bne.n	800604c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	3304      	adds	r3, #4
 8006014:	4618      	mov	r0, r3
 8006016:	f7fe fcc3 	bl	80049a0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800601e:	4b19      	ldr	r3, [pc, #100]	@ (8006084 <xTaskRemoveFromEventList+0xb4>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	429a      	cmp	r2, r3
 8006024:	d903      	bls.n	800602e <xTaskRemoveFromEventList+0x5e>
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602a:	4a16      	ldr	r2, [pc, #88]	@ (8006084 <xTaskRemoveFromEventList+0xb4>)
 800602c:	6013      	str	r3, [r2, #0]
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006032:	4613      	mov	r3, r2
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	4413      	add	r3, r2
 8006038:	009b      	lsls	r3, r3, #2
 800603a:	4a13      	ldr	r2, [pc, #76]	@ (8006088 <xTaskRemoveFromEventList+0xb8>)
 800603c:	441a      	add	r2, r3
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	3304      	adds	r3, #4
 8006042:	4619      	mov	r1, r3
 8006044:	4610      	mov	r0, r2
 8006046:	f7fe fc50 	bl	80048ea <vListInsertEnd>
 800604a:	e005      	b.n	8006058 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800604c:	693b      	ldr	r3, [r7, #16]
 800604e:	3318      	adds	r3, #24
 8006050:	4619      	mov	r1, r3
 8006052:	480e      	ldr	r0, [pc, #56]	@ (800608c <xTaskRemoveFromEventList+0xbc>)
 8006054:	f7fe fc49 	bl	80048ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800605c:	4b0c      	ldr	r3, [pc, #48]	@ (8006090 <xTaskRemoveFromEventList+0xc0>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006062:	429a      	cmp	r2, r3
 8006064:	d905      	bls.n	8006072 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006066:	2301      	movs	r3, #1
 8006068:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800606a:	4b0a      	ldr	r3, [pc, #40]	@ (8006094 <xTaskRemoveFromEventList+0xc4>)
 800606c:	2201      	movs	r2, #1
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	e001      	b.n	8006076 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006072:	2300      	movs	r3, #0
 8006074:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006076:	697b      	ldr	r3, [r7, #20]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3718      	adds	r7, #24
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}
 8006080:	20000ec8 	.word	0x20000ec8
 8006084:	20000ea8 	.word	0x20000ea8
 8006088:	200009d0 	.word	0x200009d0
 800608c:	20000e60 	.word	0x20000e60
 8006090:	200009cc 	.word	0x200009cc
 8006094:	20000eb4 	.word	0x20000eb4

08006098 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006098:	b480      	push	{r7}
 800609a:	b083      	sub	sp, #12
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060a0:	4b06      	ldr	r3, [pc, #24]	@ (80060bc <vTaskInternalSetTimeOutState+0x24>)
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060a8:	4b05      	ldr	r3, [pc, #20]	@ (80060c0 <vTaskInternalSetTimeOutState+0x28>)
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	605a      	str	r2, [r3, #4]
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bc80      	pop	{r7}
 80060b8:	4770      	bx	lr
 80060ba:	bf00      	nop
 80060bc:	20000eb8 	.word	0x20000eb8
 80060c0:	20000ea4 	.word	0x20000ea4

080060c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b088      	sub	sp, #32
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	6078      	str	r0, [r7, #4]
 80060cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d10b      	bne.n	80060ec <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80060d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d8:	f383 8811 	msr	BASEPRI, r3
 80060dc:	f3bf 8f6f 	isb	sy
 80060e0:	f3bf 8f4f 	dsb	sy
 80060e4:	613b      	str	r3, [r7, #16]
}
 80060e6:	bf00      	nop
 80060e8:	bf00      	nop
 80060ea:	e7fd      	b.n	80060e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d10b      	bne.n	800610a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	60fb      	str	r3, [r7, #12]
}
 8006104:	bf00      	nop
 8006106:	bf00      	nop
 8006108:	e7fd      	b.n	8006106 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800610a:	f001 f83f 	bl	800718c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800610e:	4b1d      	ldr	r3, [pc, #116]	@ (8006184 <xTaskCheckForTimeOut+0xc0>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006126:	d102      	bne.n	800612e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006128:	2300      	movs	r3, #0
 800612a:	61fb      	str	r3, [r7, #28]
 800612c:	e023      	b.n	8006176 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	4b15      	ldr	r3, [pc, #84]	@ (8006188 <xTaskCheckForTimeOut+0xc4>)
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	429a      	cmp	r2, r3
 8006138:	d007      	beq.n	800614a <xTaskCheckForTimeOut+0x86>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	69ba      	ldr	r2, [r7, #24]
 8006140:	429a      	cmp	r2, r3
 8006142:	d302      	bcc.n	800614a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006144:	2301      	movs	r3, #1
 8006146:	61fb      	str	r3, [r7, #28]
 8006148:	e015      	b.n	8006176 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	429a      	cmp	r2, r3
 8006152:	d20b      	bcs.n	800616c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	1ad2      	subs	r2, r2, r3
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f7ff ff99 	bl	8006098 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006166:	2300      	movs	r3, #0
 8006168:	61fb      	str	r3, [r7, #28]
 800616a:	e004      	b.n	8006176 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	2200      	movs	r2, #0
 8006170:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006172:	2301      	movs	r3, #1
 8006174:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006176:	f001 f839 	bl	80071ec <vPortExitCritical>

	return xReturn;
 800617a:	69fb      	ldr	r3, [r7, #28]
}
 800617c:	4618      	mov	r0, r3
 800617e:	3720      	adds	r7, #32
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	20000ea4 	.word	0x20000ea4
 8006188:	20000eb8 	.word	0x20000eb8

0800618c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800618c:	b480      	push	{r7}
 800618e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006190:	4b03      	ldr	r3, [pc, #12]	@ (80061a0 <vTaskMissedYield+0x14>)
 8006192:	2201      	movs	r2, #1
 8006194:	601a      	str	r2, [r3, #0]
}
 8006196:	bf00      	nop
 8006198:	46bd      	mov	sp, r7
 800619a:	bc80      	pop	{r7}
 800619c:	4770      	bx	lr
 800619e:	bf00      	nop
 80061a0:	20000eb4 	.word	0x20000eb4

080061a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061ac:	f000 f852 	bl	8006254 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061b0:	4b06      	ldr	r3, [pc, #24]	@ (80061cc <prvIdleTask+0x28>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d9f9      	bls.n	80061ac <prvIdleTask+0x8>
			{
				taskYIELD();
 80061b8:	4b05      	ldr	r3, [pc, #20]	@ (80061d0 <prvIdleTask+0x2c>)
 80061ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80061be:	601a      	str	r2, [r3, #0]
 80061c0:	f3bf 8f4f 	dsb	sy
 80061c4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80061c8:	e7f0      	b.n	80061ac <prvIdleTask+0x8>
 80061ca:	bf00      	nop
 80061cc:	200009d0 	.word	0x200009d0
 80061d0:	e000ed04 	.word	0xe000ed04

080061d4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b082      	sub	sp, #8
 80061d8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061da:	2300      	movs	r3, #0
 80061dc:	607b      	str	r3, [r7, #4]
 80061de:	e00c      	b.n	80061fa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80061e0:	687a      	ldr	r2, [r7, #4]
 80061e2:	4613      	mov	r3, r2
 80061e4:	009b      	lsls	r3, r3, #2
 80061e6:	4413      	add	r3, r2
 80061e8:	009b      	lsls	r3, r3, #2
 80061ea:	4a12      	ldr	r2, [pc, #72]	@ (8006234 <prvInitialiseTaskLists+0x60>)
 80061ec:	4413      	add	r3, r2
 80061ee:	4618      	mov	r0, r3
 80061f0:	f7fe fb50 	bl	8004894 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	3301      	adds	r3, #1
 80061f8:	607b      	str	r3, [r7, #4]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2b37      	cmp	r3, #55	@ 0x37
 80061fe:	d9ef      	bls.n	80061e0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006200:	480d      	ldr	r0, [pc, #52]	@ (8006238 <prvInitialiseTaskLists+0x64>)
 8006202:	f7fe fb47 	bl	8004894 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006206:	480d      	ldr	r0, [pc, #52]	@ (800623c <prvInitialiseTaskLists+0x68>)
 8006208:	f7fe fb44 	bl	8004894 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800620c:	480c      	ldr	r0, [pc, #48]	@ (8006240 <prvInitialiseTaskLists+0x6c>)
 800620e:	f7fe fb41 	bl	8004894 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006212:	480c      	ldr	r0, [pc, #48]	@ (8006244 <prvInitialiseTaskLists+0x70>)
 8006214:	f7fe fb3e 	bl	8004894 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006218:	480b      	ldr	r0, [pc, #44]	@ (8006248 <prvInitialiseTaskLists+0x74>)
 800621a:	f7fe fb3b 	bl	8004894 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800621e:	4b0b      	ldr	r3, [pc, #44]	@ (800624c <prvInitialiseTaskLists+0x78>)
 8006220:	4a05      	ldr	r2, [pc, #20]	@ (8006238 <prvInitialiseTaskLists+0x64>)
 8006222:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006224:	4b0a      	ldr	r3, [pc, #40]	@ (8006250 <prvInitialiseTaskLists+0x7c>)
 8006226:	4a05      	ldr	r2, [pc, #20]	@ (800623c <prvInitialiseTaskLists+0x68>)
 8006228:	601a      	str	r2, [r3, #0]
}
 800622a:	bf00      	nop
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}
 8006232:	bf00      	nop
 8006234:	200009d0 	.word	0x200009d0
 8006238:	20000e30 	.word	0x20000e30
 800623c:	20000e44 	.word	0x20000e44
 8006240:	20000e60 	.word	0x20000e60
 8006244:	20000e74 	.word	0x20000e74
 8006248:	20000e8c 	.word	0x20000e8c
 800624c:	20000e58 	.word	0x20000e58
 8006250:	20000e5c 	.word	0x20000e5c

08006254 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800625a:	e019      	b.n	8006290 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800625c:	f000 ff96 	bl	800718c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006260:	4b10      	ldr	r3, [pc, #64]	@ (80062a4 <prvCheckTasksWaitingTermination+0x50>)
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	68db      	ldr	r3, [r3, #12]
 8006266:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	3304      	adds	r3, #4
 800626c:	4618      	mov	r0, r3
 800626e:	f7fe fb97 	bl	80049a0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006272:	4b0d      	ldr	r3, [pc, #52]	@ (80062a8 <prvCheckTasksWaitingTermination+0x54>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	3b01      	subs	r3, #1
 8006278:	4a0b      	ldr	r2, [pc, #44]	@ (80062a8 <prvCheckTasksWaitingTermination+0x54>)
 800627a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800627c:	4b0b      	ldr	r3, [pc, #44]	@ (80062ac <prvCheckTasksWaitingTermination+0x58>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	3b01      	subs	r3, #1
 8006282:	4a0a      	ldr	r2, [pc, #40]	@ (80062ac <prvCheckTasksWaitingTermination+0x58>)
 8006284:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006286:	f000 ffb1 	bl	80071ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f810 	bl	80062b0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006290:	4b06      	ldr	r3, [pc, #24]	@ (80062ac <prvCheckTasksWaitingTermination+0x58>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d1e1      	bne.n	800625c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	20000e74 	.word	0x20000e74
 80062a8:	20000ea0 	.word	0x20000ea0
 80062ac:	20000e88 	.word	0x20000e88

080062b0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b084      	sub	sp, #16
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d108      	bne.n	80062d4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c6:	4618      	mov	r0, r3
 80062c8:	f001 f930 	bl	800752c <vPortFree>
				vPortFree( pxTCB );
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f001 f92d 	bl	800752c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80062d2:	e019      	b.n	8006308 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80062da:	2b01      	cmp	r3, #1
 80062dc:	d103      	bne.n	80062e6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f001 f924 	bl	800752c <vPortFree>
	}
 80062e4:	e010      	b.n	8006308 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80062ec:	2b02      	cmp	r3, #2
 80062ee:	d00b      	beq.n	8006308 <prvDeleteTCB+0x58>
	__asm volatile
 80062f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f4:	f383 8811 	msr	BASEPRI, r3
 80062f8:	f3bf 8f6f 	isb	sy
 80062fc:	f3bf 8f4f 	dsb	sy
 8006300:	60fb      	str	r3, [r7, #12]
}
 8006302:	bf00      	nop
 8006304:	bf00      	nop
 8006306:	e7fd      	b.n	8006304 <prvDeleteTCB+0x54>
	}
 8006308:	bf00      	nop
 800630a:	3710      	adds	r7, #16
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006310:	b480      	push	{r7}
 8006312:	b083      	sub	sp, #12
 8006314:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006316:	4b0c      	ldr	r3, [pc, #48]	@ (8006348 <prvResetNextTaskUnblockTime+0x38>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d104      	bne.n	800632a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006320:	4b0a      	ldr	r3, [pc, #40]	@ (800634c <prvResetNextTaskUnblockTime+0x3c>)
 8006322:	f04f 32ff 	mov.w	r2, #4294967295
 8006326:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006328:	e008      	b.n	800633c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800632a:	4b07      	ldr	r3, [pc, #28]	@ (8006348 <prvResetNextTaskUnblockTime+0x38>)
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	4a04      	ldr	r2, [pc, #16]	@ (800634c <prvResetNextTaskUnblockTime+0x3c>)
 800633a:	6013      	str	r3, [r2, #0]
}
 800633c:	bf00      	nop
 800633e:	370c      	adds	r7, #12
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	20000e58 	.word	0x20000e58
 800634c:	20000ec0 	.word	0x20000ec0

08006350 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006356:	4b0b      	ldr	r3, [pc, #44]	@ (8006384 <xTaskGetSchedulerState+0x34>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d102      	bne.n	8006364 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800635e:	2301      	movs	r3, #1
 8006360:	607b      	str	r3, [r7, #4]
 8006362:	e008      	b.n	8006376 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006364:	4b08      	ldr	r3, [pc, #32]	@ (8006388 <xTaskGetSchedulerState+0x38>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d102      	bne.n	8006372 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800636c:	2302      	movs	r3, #2
 800636e:	607b      	str	r3, [r7, #4]
 8006370:	e001      	b.n	8006376 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006372:	2300      	movs	r3, #0
 8006374:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006376:	687b      	ldr	r3, [r7, #4]
	}
 8006378:	4618      	mov	r0, r3
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	bc80      	pop	{r7}
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000eac 	.word	0x20000eac
 8006388:	20000ec8 	.word	0x20000ec8

0800638c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006398:	2300      	movs	r3, #0
 800639a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d058      	beq.n	8006454 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80063a2:	4b2f      	ldr	r3, [pc, #188]	@ (8006460 <xTaskPriorityDisinherit+0xd4>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	693a      	ldr	r2, [r7, #16]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d00b      	beq.n	80063c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80063ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063b0:	f383 8811 	msr	BASEPRI, r3
 80063b4:	f3bf 8f6f 	isb	sy
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	60fb      	str	r3, [r7, #12]
}
 80063be:	bf00      	nop
 80063c0:	bf00      	nop
 80063c2:	e7fd      	b.n	80063c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d10b      	bne.n	80063e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80063cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d0:	f383 8811 	msr	BASEPRI, r3
 80063d4:	f3bf 8f6f 	isb	sy
 80063d8:	f3bf 8f4f 	dsb	sy
 80063dc:	60bb      	str	r3, [r7, #8]
}
 80063de:	bf00      	nop
 80063e0:	bf00      	nop
 80063e2:	e7fd      	b.n	80063e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063e8:	1e5a      	subs	r2, r3, #1
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d02c      	beq.n	8006454 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d128      	bne.n	8006454 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	3304      	adds	r3, #4
 8006406:	4618      	mov	r0, r3
 8006408:	f7fe faca 	bl	80049a0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006410:	693b      	ldr	r3, [r7, #16]
 8006412:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006418:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006420:	693b      	ldr	r3, [r7, #16]
 8006422:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006424:	4b0f      	ldr	r3, [pc, #60]	@ (8006464 <xTaskPriorityDisinherit+0xd8>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	429a      	cmp	r2, r3
 800642a:	d903      	bls.n	8006434 <xTaskPriorityDisinherit+0xa8>
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006430:	4a0c      	ldr	r2, [pc, #48]	@ (8006464 <xTaskPriorityDisinherit+0xd8>)
 8006432:	6013      	str	r3, [r2, #0]
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006438:	4613      	mov	r3, r2
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	4413      	add	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4a09      	ldr	r2, [pc, #36]	@ (8006468 <xTaskPriorityDisinherit+0xdc>)
 8006442:	441a      	add	r2, r3
 8006444:	693b      	ldr	r3, [r7, #16]
 8006446:	3304      	adds	r3, #4
 8006448:	4619      	mov	r1, r3
 800644a:	4610      	mov	r0, r2
 800644c:	f7fe fa4d 	bl	80048ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006450:	2301      	movs	r3, #1
 8006452:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006454:	697b      	ldr	r3, [r7, #20]
	}
 8006456:	4618      	mov	r0, r3
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	200009cc 	.word	0x200009cc
 8006464:	20000ea8 	.word	0x20000ea8
 8006468:	200009d0 	.word	0x200009d0

0800646c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800646c:	b580      	push	{r7, lr}
 800646e:	b086      	sub	sp, #24
 8006470:	af00      	add	r7, sp, #0
 8006472:	60f8      	str	r0, [r7, #12]
 8006474:	60b9      	str	r1, [r7, #8]
 8006476:	607a      	str	r2, [r7, #4]
 8006478:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800647a:	f000 fe87 	bl	800718c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800647e:	4b26      	ldr	r3, [pc, #152]	@ (8006518 <xTaskNotifyWait+0xac>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2b02      	cmp	r3, #2
 800648a:	d01a      	beq.n	80064c2 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800648c:	4b22      	ldr	r3, [pc, #136]	@ (8006518 <xTaskNotifyWait+0xac>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	43d2      	mvns	r2, r2
 8006496:	400a      	ands	r2, r1
 8006498:	655a      	str	r2, [r3, #84]	@ 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800649a:	4b1f      	ldr	r3, [pc, #124]	@ (8006518 <xTaskNotifyWait+0xac>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	2201      	movs	r2, #1
 80064a0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00b      	beq.n	80064c2 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80064aa:	2101      	movs	r1, #1
 80064ac:	6838      	ldr	r0, [r7, #0]
 80064ae:	f000 f9d1 	bl	8006854 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80064b2:	4b1a      	ldr	r3, [pc, #104]	@ (800651c <xTaskNotifyWait+0xb0>)
 80064b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064b8:	601a      	str	r2, [r3, #0]
 80064ba:	f3bf 8f4f 	dsb	sy
 80064be:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80064c2:	f000 fe93 	bl	80071ec <vPortExitCritical>

		taskENTER_CRITICAL();
 80064c6:	f000 fe61 	bl	800718c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d004      	beq.n	80064da <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80064d0:	4b11      	ldr	r3, [pc, #68]	@ (8006518 <xTaskNotifyWait+0xac>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80064da:	4b0f      	ldr	r3, [pc, #60]	@ (8006518 <xTaskNotifyWait+0xac>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d002      	beq.n	80064ee <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80064e8:	2300      	movs	r3, #0
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	e008      	b.n	8006500 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80064ee:	4b0a      	ldr	r3, [pc, #40]	@ (8006518 <xTaskNotifyWait+0xac>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80064f4:	68ba      	ldr	r2, [r7, #8]
 80064f6:	43d2      	mvns	r2, r2
 80064f8:	400a      	ands	r2, r1
 80064fa:	655a      	str	r2, [r3, #84]	@ 0x54
				xReturn = pdTRUE;
 80064fc:	2301      	movs	r3, #1
 80064fe:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006500:	4b05      	ldr	r3, [pc, #20]	@ (8006518 <xTaskNotifyWait+0xac>)
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
		}
		taskEXIT_CRITICAL();
 800650a:	f000 fe6f 	bl	80071ec <vPortExitCritical>

		return xReturn;
 800650e:	697b      	ldr	r3, [r7, #20]
	}
 8006510:	4618      	mov	r0, r3
 8006512:	3718      	adds	r7, #24
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	200009cc 	.word	0x200009cc
 800651c:	e000ed04 	.word	0xe000ed04

08006520 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8006520:	b580      	push	{r7, lr}
 8006522:	b08a      	sub	sp, #40	@ 0x28
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	603b      	str	r3, [r7, #0]
 800652c:	4613      	mov	r3, r2
 800652e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8006530:	2301      	movs	r3, #1
 8006532:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d10b      	bne.n	8006552 <xTaskGenericNotify+0x32>
	__asm volatile
 800653a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800653e:	f383 8811 	msr	BASEPRI, r3
 8006542:	f3bf 8f6f 	isb	sy
 8006546:	f3bf 8f4f 	dsb	sy
 800654a:	61bb      	str	r3, [r7, #24]
}
 800654c:	bf00      	nop
 800654e:	bf00      	nop
 8006550:	e7fd      	b.n	800654e <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8006556:	f000 fe19 	bl	800718c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d003      	beq.n	8006568 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8006560:	6a3b      	ldr	r3, [r7, #32]
 8006562:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8006568:	6a3b      	ldr	r3, [r7, #32]
 800656a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800656e:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006570:	6a3b      	ldr	r3, [r7, #32]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 8006578:	79fb      	ldrb	r3, [r7, #7]
 800657a:	2b04      	cmp	r3, #4
 800657c:	d827      	bhi.n	80065ce <xTaskGenericNotify+0xae>
 800657e:	a201      	add	r2, pc, #4	@ (adr r2, 8006584 <xTaskGenericNotify+0x64>)
 8006580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006584:	080065f1 	.word	0x080065f1
 8006588:	08006599 	.word	0x08006599
 800658c:	080065a7 	.word	0x080065a7
 8006590:	080065b3 	.word	0x080065b3
 8006594:	080065bb 	.word	0x080065bb
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8006598:	6a3b      	ldr	r3, [r7, #32]
 800659a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	431a      	orrs	r2, r3
 80065a0:	6a3b      	ldr	r3, [r7, #32]
 80065a2:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80065a4:	e027      	b.n	80065f6 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80065a6:	6a3b      	ldr	r3, [r7, #32]
 80065a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	6a3b      	ldr	r3, [r7, #32]
 80065ae:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80065b0:	e021      	b.n	80065f6 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80065b2:	6a3b      	ldr	r3, [r7, #32]
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 80065b8:	e01d      	b.n	80065f6 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80065ba:	7ffb      	ldrb	r3, [r7, #31]
 80065bc:	2b02      	cmp	r3, #2
 80065be:	d003      	beq.n	80065c8 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80065c0:	6a3b      	ldr	r3, [r7, #32]
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80065c6:	e016      	b.n	80065f6 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 80065c8:	2300      	movs	r3, #0
 80065ca:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80065cc:	e013      	b.n	80065f6 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80065ce:	6a3b      	ldr	r3, [r7, #32]
 80065d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d6:	d00d      	beq.n	80065f4 <xTaskGenericNotify+0xd4>
	__asm volatile
 80065d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065dc:	f383 8811 	msr	BASEPRI, r3
 80065e0:	f3bf 8f6f 	isb	sy
 80065e4:	f3bf 8f4f 	dsb	sy
 80065e8:	617b      	str	r3, [r7, #20]
}
 80065ea:	bf00      	nop
 80065ec:	bf00      	nop
 80065ee:	e7fd      	b.n	80065ec <xTaskGenericNotify+0xcc>
					break;
 80065f0:	bf00      	nop
 80065f2:	e000      	b.n	80065f6 <xTaskGenericNotify+0xd6>

					break;
 80065f4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80065f6:	7ffb      	ldrb	r3, [r7, #31]
 80065f8:	2b01      	cmp	r3, #1
 80065fa:	d13b      	bne.n	8006674 <xTaskGenericNotify+0x154>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	3304      	adds	r3, #4
 8006600:	4618      	mov	r0, r3
 8006602:	f7fe f9cd 	bl	80049a0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800660a:	4b1e      	ldr	r3, [pc, #120]	@ (8006684 <xTaskGenericNotify+0x164>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d903      	bls.n	800661a <xTaskGenericNotify+0xfa>
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006616:	4a1b      	ldr	r2, [pc, #108]	@ (8006684 <xTaskGenericNotify+0x164>)
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800661e:	4613      	mov	r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	4413      	add	r3, r2
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4a18      	ldr	r2, [pc, #96]	@ (8006688 <xTaskGenericNotify+0x168>)
 8006628:	441a      	add	r2, r3
 800662a:	6a3b      	ldr	r3, [r7, #32]
 800662c:	3304      	adds	r3, #4
 800662e:	4619      	mov	r1, r3
 8006630:	4610      	mov	r0, r2
 8006632:	f7fe f95a 	bl	80048ea <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006636:	6a3b      	ldr	r3, [r7, #32]
 8006638:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00b      	beq.n	8006656 <xTaskGenericNotify+0x136>
	__asm volatile
 800663e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	613b      	str	r3, [r7, #16]
}
 8006650:	bf00      	nop
 8006652:	bf00      	nop
 8006654:	e7fd      	b.n	8006652 <xTaskGenericNotify+0x132>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800665a:	4b0c      	ldr	r3, [pc, #48]	@ (800668c <xTaskGenericNotify+0x16c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006660:	429a      	cmp	r2, r3
 8006662:	d907      	bls.n	8006674 <xTaskGenericNotify+0x154>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8006664:	4b0a      	ldr	r3, [pc, #40]	@ (8006690 <xTaskGenericNotify+0x170>)
 8006666:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8006674:	f000 fdba 	bl	80071ec <vPortExitCritical>

		return xReturn;
 8006678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800667a:	4618      	mov	r0, r3
 800667c:	3728      	adds	r7, #40	@ 0x28
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	20000ea8 	.word	0x20000ea8
 8006688:	200009d0 	.word	0x200009d0
 800668c:	200009cc 	.word	0x200009cc
 8006690:	e000ed04 	.word	0xe000ed04

08006694 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8006694:	b580      	push	{r7, lr}
 8006696:	b08e      	sub	sp, #56	@ 0x38
 8006698:	af00      	add	r7, sp, #0
 800669a:	60f8      	str	r0, [r7, #12]
 800669c:	60b9      	str	r1, [r7, #8]
 800669e:	603b      	str	r3, [r7, #0]
 80066a0:	4613      	mov	r3, r2
 80066a2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 80066a4:	2301      	movs	r3, #1
 80066a6:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10b      	bne.n	80066c6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 80066ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b2:	f383 8811 	msr	BASEPRI, r3
 80066b6:	f3bf 8f6f 	isb	sy
 80066ba:	f3bf 8f4f 	dsb	sy
 80066be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80066c0:	bf00      	nop
 80066c2:	bf00      	nop
 80066c4:	e7fd      	b.n	80066c2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80066c6:	f000 fe23 	bl	8007310 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 80066ce:	f3ef 8211 	mrs	r2, BASEPRI
 80066d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066d6:	f383 8811 	msr	BASEPRI, r3
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	f3bf 8f4f 	dsb	sy
 80066e2:	623a      	str	r2, [r7, #32]
 80066e4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 80066e6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80066e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d003      	beq.n	80066f8 <xTaskGenericNotifyFromISR+0x64>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80066f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80066f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066fa:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80066fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8006702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006704:	2202      	movs	r2, #2
 8006706:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

			switch( eAction )
 800670a:	79fb      	ldrb	r3, [r7, #7]
 800670c:	2b04      	cmp	r3, #4
 800670e:	d829      	bhi.n	8006764 <xTaskGenericNotifyFromISR+0xd0>
 8006710:	a201      	add	r2, pc, #4	@ (adr r2, 8006718 <xTaskGenericNotifyFromISR+0x84>)
 8006712:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006716:	bf00      	nop
 8006718:	08006787 	.word	0x08006787
 800671c:	0800672d 	.word	0x0800672d
 8006720:	0800673b 	.word	0x0800673b
 8006724:	08006747 	.word	0x08006747
 8006728:	0800674f 	.word	0x0800674f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800672c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800672e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	431a      	orrs	r2, r3
 8006734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006736:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006738:	e028      	b.n	800678c <xTaskGenericNotifyFromISR+0xf8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800673a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800673c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800673e:	1c5a      	adds	r2, r3, #1
 8006740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006742:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 8006744:	e022      	b.n	800678c <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8006746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006748:	68ba      	ldr	r2, [r7, #8]
 800674a:	655a      	str	r2, [r3, #84]	@ 0x54
					break;
 800674c:	e01e      	b.n	800678c <xTaskGenericNotifyFromISR+0xf8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800674e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006752:	2b02      	cmp	r3, #2
 8006754:	d003      	beq.n	800675e <xTaskGenericNotifyFromISR+0xca>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8006756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006758:	68ba      	ldr	r2, [r7, #8]
 800675a:	655a      	str	r2, [r3, #84]	@ 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800675c:	e016      	b.n	800678c <xTaskGenericNotifyFromISR+0xf8>
						xReturn = pdFAIL;
 800675e:	2300      	movs	r3, #0
 8006760:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8006762:	e013      	b.n	800678c <xTaskGenericNotifyFromISR+0xf8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8006764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006766:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006768:	f1b3 3fff 	cmp.w	r3, #4294967295
 800676c:	d00d      	beq.n	800678a <xTaskGenericNotifyFromISR+0xf6>
	__asm volatile
 800676e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	61bb      	str	r3, [r7, #24]
}
 8006780:	bf00      	nop
 8006782:	bf00      	nop
 8006784:	e7fd      	b.n	8006782 <xTaskGenericNotifyFromISR+0xee>
					break;
 8006786:	bf00      	nop
 8006788:	e000      	b.n	800678c <xTaskGenericNotifyFromISR+0xf8>
					break;
 800678a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800678c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006790:	2b01      	cmp	r3, #1
 8006792:	d147      	bne.n	8006824 <xTaskGenericNotifyFromISR+0x190>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006798:	2b00      	cmp	r3, #0
 800679a:	d00b      	beq.n	80067b4 <xTaskGenericNotifyFromISR+0x120>
	__asm volatile
 800679c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	617b      	str	r3, [r7, #20]
}
 80067ae:	bf00      	nop
 80067b0:	bf00      	nop
 80067b2:	e7fd      	b.n	80067b0 <xTaskGenericNotifyFromISR+0x11c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067b4:	4b21      	ldr	r3, [pc, #132]	@ (800683c <xTaskGenericNotifyFromISR+0x1a8>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d11d      	bne.n	80067f8 <xTaskGenericNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80067bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067be:	3304      	adds	r3, #4
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7fe f8ed 	bl	80049a0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80067c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067ca:	4b1d      	ldr	r3, [pc, #116]	@ (8006840 <xTaskGenericNotifyFromISR+0x1ac>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	d903      	bls.n	80067da <xTaskGenericNotifyFromISR+0x146>
 80067d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d6:	4a1a      	ldr	r2, [pc, #104]	@ (8006840 <xTaskGenericNotifyFromISR+0x1ac>)
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067de:	4613      	mov	r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	4413      	add	r3, r2
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4a17      	ldr	r2, [pc, #92]	@ (8006844 <xTaskGenericNotifyFromISR+0x1b0>)
 80067e8:	441a      	add	r2, r3
 80067ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ec:	3304      	adds	r3, #4
 80067ee:	4619      	mov	r1, r3
 80067f0:	4610      	mov	r0, r2
 80067f2:	f7fe f87a 	bl	80048ea <vListInsertEnd>
 80067f6:	e005      	b.n	8006804 <xTaskGenericNotifyFromISR+0x170>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80067f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067fa:	3318      	adds	r3, #24
 80067fc:	4619      	mov	r1, r3
 80067fe:	4812      	ldr	r0, [pc, #72]	@ (8006848 <xTaskGenericNotifyFromISR+0x1b4>)
 8006800:	f7fe f873 	bl	80048ea <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006808:	4b10      	ldr	r3, [pc, #64]	@ (800684c <xTaskGenericNotifyFromISR+0x1b8>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680e:	429a      	cmp	r2, r3
 8006810:	d908      	bls.n	8006824 <xTaskGenericNotifyFromISR+0x190>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8006812:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006814:	2b00      	cmp	r3, #0
 8006816:	d002      	beq.n	800681e <xTaskGenericNotifyFromISR+0x18a>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8006818:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800681a:	2201      	movs	r2, #1
 800681c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800681e:	4b0c      	ldr	r3, [pc, #48]	@ (8006850 <xTaskGenericNotifyFromISR+0x1bc>)
 8006820:	2201      	movs	r2, #1
 8006822:	601a      	str	r2, [r3, #0]
 8006824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006826:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f383 8811 	msr	BASEPRI, r3
}
 800682e:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8006830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8006832:	4618      	mov	r0, r3
 8006834:	3738      	adds	r7, #56	@ 0x38
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	20000ec8 	.word	0x20000ec8
 8006840:	20000ea8 	.word	0x20000ea8
 8006844:	200009d0 	.word	0x200009d0
 8006848:	20000e60 	.word	0x20000e60
 800684c:	200009cc 	.word	0x200009cc
 8006850:	20000eb4 	.word	0x20000eb4

08006854 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800685e:	4b21      	ldr	r3, [pc, #132]	@ (80068e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006864:	4b20      	ldr	r3, [pc, #128]	@ (80068e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	3304      	adds	r3, #4
 800686a:	4618      	mov	r0, r3
 800686c:	f7fe f898 	bl	80049a0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006876:	d10a      	bne.n	800688e <prvAddCurrentTaskToDelayedList+0x3a>
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d007      	beq.n	800688e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800687e:	4b1a      	ldr	r3, [pc, #104]	@ (80068e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3304      	adds	r3, #4
 8006884:	4619      	mov	r1, r3
 8006886:	4819      	ldr	r0, [pc, #100]	@ (80068ec <prvAddCurrentTaskToDelayedList+0x98>)
 8006888:	f7fe f82f 	bl	80048ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800688c:	e026      	b.n	80068dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800688e:	68fa      	ldr	r2, [r7, #12]
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	4413      	add	r3, r2
 8006894:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006896:	4b14      	ldr	r3, [pc, #80]	@ (80068e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	429a      	cmp	r2, r3
 80068a4:	d209      	bcs.n	80068ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068a6:	4b12      	ldr	r3, [pc, #72]	@ (80068f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	4b0f      	ldr	r3, [pc, #60]	@ (80068e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	3304      	adds	r3, #4
 80068b0:	4619      	mov	r1, r3
 80068b2:	4610      	mov	r0, r2
 80068b4:	f7fe f83c 	bl	8004930 <vListInsert>
}
 80068b8:	e010      	b.n	80068dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80068ba:	4b0e      	ldr	r3, [pc, #56]	@ (80068f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80068bc:	681a      	ldr	r2, [r3, #0]
 80068be:	4b0a      	ldr	r3, [pc, #40]	@ (80068e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	3304      	adds	r3, #4
 80068c4:	4619      	mov	r1, r3
 80068c6:	4610      	mov	r0, r2
 80068c8:	f7fe f832 	bl	8004930 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80068cc:	4b0a      	ldr	r3, [pc, #40]	@ (80068f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	429a      	cmp	r2, r3
 80068d4:	d202      	bcs.n	80068dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80068d6:	4a08      	ldr	r2, [pc, #32]	@ (80068f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	6013      	str	r3, [r2, #0]
}
 80068dc:	bf00      	nop
 80068de:	3710      	adds	r7, #16
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}
 80068e4:	20000ea4 	.word	0x20000ea4
 80068e8:	200009cc 	.word	0x200009cc
 80068ec:	20000e8c 	.word	0x20000e8c
 80068f0:	20000e5c 	.word	0x20000e5c
 80068f4:	20000e58 	.word	0x20000e58
 80068f8:	20000ec0 	.word	0x20000ec0

080068fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b08a      	sub	sp, #40	@ 0x28
 8006900:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006902:	2300      	movs	r3, #0
 8006904:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006906:	f000 fb11 	bl	8006f2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800690a:	4b1d      	ldr	r3, [pc, #116]	@ (8006980 <xTimerCreateTimerTask+0x84>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2b00      	cmp	r3, #0
 8006910:	d021      	beq.n	8006956 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006912:	2300      	movs	r3, #0
 8006914:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006916:	2300      	movs	r3, #0
 8006918:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800691a:	1d3a      	adds	r2, r7, #4
 800691c:	f107 0108 	add.w	r1, r7, #8
 8006920:	f107 030c 	add.w	r3, r7, #12
 8006924:	4618      	mov	r0, r3
 8006926:	f7fd ff9b 	bl	8004860 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800692a:	6879      	ldr	r1, [r7, #4]
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	9202      	str	r2, [sp, #8]
 8006932:	9301      	str	r3, [sp, #4]
 8006934:	2302      	movs	r3, #2
 8006936:	9300      	str	r3, [sp, #0]
 8006938:	2300      	movs	r3, #0
 800693a:	460a      	mov	r2, r1
 800693c:	4911      	ldr	r1, [pc, #68]	@ (8006984 <xTimerCreateTimerTask+0x88>)
 800693e:	4812      	ldr	r0, [pc, #72]	@ (8006988 <xTimerCreateTimerTask+0x8c>)
 8006940:	f7fe fe4c 	bl	80055dc <xTaskCreateStatic>
 8006944:	4603      	mov	r3, r0
 8006946:	4a11      	ldr	r2, [pc, #68]	@ (800698c <xTimerCreateTimerTask+0x90>)
 8006948:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800694a:	4b10      	ldr	r3, [pc, #64]	@ (800698c <xTimerCreateTimerTask+0x90>)
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d001      	beq.n	8006956 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006952:	2301      	movs	r3, #1
 8006954:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006956:	697b      	ldr	r3, [r7, #20]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d10b      	bne.n	8006974 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800695c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006960:	f383 8811 	msr	BASEPRI, r3
 8006964:	f3bf 8f6f 	isb	sy
 8006968:	f3bf 8f4f 	dsb	sy
 800696c:	613b      	str	r3, [r7, #16]
}
 800696e:	bf00      	nop
 8006970:	bf00      	nop
 8006972:	e7fd      	b.n	8006970 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006974:	697b      	ldr	r3, [r7, #20]
}
 8006976:	4618      	mov	r0, r3
 8006978:	3718      	adds	r7, #24
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20000efc 	.word	0x20000efc
 8006984:	08007830 	.word	0x08007830
 8006988:	08006ac9 	.word	0x08006ac9
 800698c:	20000f00 	.word	0x20000f00

08006990 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006990:	b580      	push	{r7, lr}
 8006992:	b08a      	sub	sp, #40	@ 0x28
 8006994:	af00      	add	r7, sp, #0
 8006996:	60f8      	str	r0, [r7, #12]
 8006998:	60b9      	str	r1, [r7, #8]
 800699a:	607a      	str	r2, [r7, #4]
 800699c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800699e:	2300      	movs	r3, #0
 80069a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d10b      	bne.n	80069c0 <xTimerGenericCommand+0x30>
	__asm volatile
 80069a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	623b      	str	r3, [r7, #32]
}
 80069ba:	bf00      	nop
 80069bc:	bf00      	nop
 80069be:	e7fd      	b.n	80069bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80069c0:	4b19      	ldr	r3, [pc, #100]	@ (8006a28 <xTimerGenericCommand+0x98>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d02a      	beq.n	8006a1e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2b05      	cmp	r3, #5
 80069d8:	dc18      	bgt.n	8006a0c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80069da:	f7ff fcb9 	bl	8006350 <xTaskGetSchedulerState>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b02      	cmp	r3, #2
 80069e2:	d109      	bne.n	80069f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80069e4:	4b10      	ldr	r3, [pc, #64]	@ (8006a28 <xTimerGenericCommand+0x98>)
 80069e6:	6818      	ldr	r0, [r3, #0]
 80069e8:	f107 0110 	add.w	r1, r7, #16
 80069ec:	2300      	movs	r3, #0
 80069ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069f0:	f7fe f946 	bl	8004c80 <xQueueGenericSend>
 80069f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80069f6:	e012      	b.n	8006a1e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80069f8:	4b0b      	ldr	r3, [pc, #44]	@ (8006a28 <xTimerGenericCommand+0x98>)
 80069fa:	6818      	ldr	r0, [r3, #0]
 80069fc:	f107 0110 	add.w	r1, r7, #16
 8006a00:	2300      	movs	r3, #0
 8006a02:	2200      	movs	r2, #0
 8006a04:	f7fe f93c 	bl	8004c80 <xQueueGenericSend>
 8006a08:	6278      	str	r0, [r7, #36]	@ 0x24
 8006a0a:	e008      	b.n	8006a1e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a0c:	4b06      	ldr	r3, [pc, #24]	@ (8006a28 <xTimerGenericCommand+0x98>)
 8006a0e:	6818      	ldr	r0, [r3, #0]
 8006a10:	f107 0110 	add.w	r1, r7, #16
 8006a14:	2300      	movs	r3, #0
 8006a16:	683a      	ldr	r2, [r7, #0]
 8006a18:	f7fe fa34 	bl	8004e84 <xQueueGenericSendFromISR>
 8006a1c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3728      	adds	r7, #40	@ 0x28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	20000efc 	.word	0x20000efc

08006a2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b088      	sub	sp, #32
 8006a30:	af02      	add	r7, sp, #8
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a36:	4b23      	ldr	r3, [pc, #140]	@ (8006ac4 <prvProcessExpiredTimer+0x98>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	68db      	ldr	r3, [r3, #12]
 8006a3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	3304      	adds	r3, #4
 8006a44:	4618      	mov	r0, r3
 8006a46:	f7fd ffab 	bl	80049a0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006a4a:	697b      	ldr	r3, [r7, #20]
 8006a4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006a50:	f003 0304 	and.w	r3, r3, #4
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d023      	beq.n	8006aa0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	699a      	ldr	r2, [r3, #24]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	18d1      	adds	r1, r2, r3
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	683a      	ldr	r2, [r7, #0]
 8006a64:	6978      	ldr	r0, [r7, #20]
 8006a66:	f000 f8d3 	bl	8006c10 <prvInsertTimerInActiveList>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d020      	beq.n	8006ab2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006a70:	2300      	movs	r3, #0
 8006a72:	9300      	str	r3, [sp, #0]
 8006a74:	2300      	movs	r3, #0
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	2100      	movs	r1, #0
 8006a7a:	6978      	ldr	r0, [r7, #20]
 8006a7c:	f7ff ff88 	bl	8006990 <xTimerGenericCommand>
 8006a80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d114      	bne.n	8006ab2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a8c:	f383 8811 	msr	BASEPRI, r3
 8006a90:	f3bf 8f6f 	isb	sy
 8006a94:	f3bf 8f4f 	dsb	sy
 8006a98:	60fb      	str	r3, [r7, #12]
}
 8006a9a:	bf00      	nop
 8006a9c:	bf00      	nop
 8006a9e:	e7fd      	b.n	8006a9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006aa6:	f023 0301 	bic.w	r3, r3, #1
 8006aaa:	b2da      	uxtb	r2, r3
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	6a1b      	ldr	r3, [r3, #32]
 8006ab6:	6978      	ldr	r0, [r7, #20]
 8006ab8:	4798      	blx	r3
}
 8006aba:	bf00      	nop
 8006abc:	3718      	adds	r7, #24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	bd80      	pop	{r7, pc}
 8006ac2:	bf00      	nop
 8006ac4:	20000ef4 	.word	0x20000ef4

08006ac8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b084      	sub	sp, #16
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006ad0:	f107 0308 	add.w	r3, r7, #8
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	f000 f859 	bl	8006b8c <prvGetNextExpireTime>
 8006ada:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	4619      	mov	r1, r3
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f000 f805 	bl	8006af0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006ae6:	f000 f8d5 	bl	8006c94 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006aea:	bf00      	nop
 8006aec:	e7f0      	b.n	8006ad0 <prvTimerTask+0x8>
	...

08006af0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006afa:	f7ff f833 	bl	8005b64 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006afe:	f107 0308 	add.w	r3, r7, #8
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 f864 	bl	8006bd0 <prvSampleTimeNow>
 8006b08:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d130      	bne.n	8006b72 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10a      	bne.n	8006b2c <prvProcessTimerOrBlockTask+0x3c>
 8006b16:	687a      	ldr	r2, [r7, #4]
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d806      	bhi.n	8006b2c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006b1e:	f7ff f82f 	bl	8005b80 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b22:	68f9      	ldr	r1, [r7, #12]
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f7ff ff81 	bl	8006a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006b2a:	e024      	b.n	8006b76 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d008      	beq.n	8006b44 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b32:	4b13      	ldr	r3, [pc, #76]	@ (8006b80 <prvProcessTimerOrBlockTask+0x90>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <prvProcessTimerOrBlockTask+0x50>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e000      	b.n	8006b42 <prvProcessTimerOrBlockTask+0x52>
 8006b40:	2300      	movs	r3, #0
 8006b42:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b44:	4b0f      	ldr	r3, [pc, #60]	@ (8006b84 <prvProcessTimerOrBlockTask+0x94>)
 8006b46:	6818      	ldr	r0, [r3, #0]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	1ad3      	subs	r3, r2, r3
 8006b4e:	683a      	ldr	r2, [r7, #0]
 8006b50:	4619      	mov	r1, r3
 8006b52:	f7fe fd0f 	bl	8005574 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006b56:	f7ff f813 	bl	8005b80 <xTaskResumeAll>
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d10a      	bne.n	8006b76 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006b60:	4b09      	ldr	r3, [pc, #36]	@ (8006b88 <prvProcessTimerOrBlockTask+0x98>)
 8006b62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b66:	601a      	str	r2, [r3, #0]
 8006b68:	f3bf 8f4f 	dsb	sy
 8006b6c:	f3bf 8f6f 	isb	sy
}
 8006b70:	e001      	b.n	8006b76 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006b72:	f7ff f805 	bl	8005b80 <xTaskResumeAll>
}
 8006b76:	bf00      	nop
 8006b78:	3710      	adds	r7, #16
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	bd80      	pop	{r7, pc}
 8006b7e:	bf00      	nop
 8006b80:	20000ef8 	.word	0x20000ef8
 8006b84:	20000efc 	.word	0x20000efc
 8006b88:	e000ed04 	.word	0xe000ed04

08006b8c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b085      	sub	sp, #20
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006b94:	4b0d      	ldr	r3, [pc, #52]	@ (8006bcc <prvGetNextExpireTime+0x40>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d101      	bne.n	8006ba2 <prvGetNextExpireTime+0x16>
 8006b9e:	2201      	movs	r2, #1
 8006ba0:	e000      	b.n	8006ba4 <prvGetNextExpireTime+0x18>
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d105      	bne.n	8006bbc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006bb0:	4b06      	ldr	r3, [pc, #24]	@ (8006bcc <prvGetNextExpireTime+0x40>)
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68db      	ldr	r3, [r3, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	60fb      	str	r3, [r7, #12]
 8006bba:	e001      	b.n	8006bc0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bc80      	pop	{r7}
 8006bca:	4770      	bx	lr
 8006bcc:	20000ef4 	.word	0x20000ef4

08006bd0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006bd8:	f7ff f870 	bl	8005cbc <xTaskGetTickCount>
 8006bdc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006bde:	4b0b      	ldr	r3, [pc, #44]	@ (8006c0c <prvSampleTimeNow+0x3c>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	68fa      	ldr	r2, [r7, #12]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d205      	bcs.n	8006bf4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006be8:	f000 f93a 	bl	8006e60 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	601a      	str	r2, [r3, #0]
 8006bf2:	e002      	b.n	8006bfa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006bfa:	4a04      	ldr	r2, [pc, #16]	@ (8006c0c <prvSampleTimeNow+0x3c>)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006c00:	68fb      	ldr	r3, [r7, #12]
}
 8006c02:	4618      	mov	r0, r3
 8006c04:	3710      	adds	r7, #16
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}
 8006c0a:	bf00      	nop
 8006c0c:	20000f04 	.word	0x20000f04

08006c10 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	68ba      	ldr	r2, [r7, #8]
 8006c26:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	68fa      	ldr	r2, [r7, #12]
 8006c2c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006c2e:	68ba      	ldr	r2, [r7, #8]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d812      	bhi.n	8006c5c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	1ad2      	subs	r2, r2, r3
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	429a      	cmp	r2, r3
 8006c42:	d302      	bcc.n	8006c4a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006c44:	2301      	movs	r3, #1
 8006c46:	617b      	str	r3, [r7, #20]
 8006c48:	e01b      	b.n	8006c82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c4a:	4b10      	ldr	r3, [pc, #64]	@ (8006c8c <prvInsertTimerInActiveList+0x7c>)
 8006c4c:	681a      	ldr	r2, [r3, #0]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	3304      	adds	r3, #4
 8006c52:	4619      	mov	r1, r3
 8006c54:	4610      	mov	r0, r2
 8006c56:	f7fd fe6b 	bl	8004930 <vListInsert>
 8006c5a:	e012      	b.n	8006c82 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	429a      	cmp	r2, r3
 8006c62:	d206      	bcs.n	8006c72 <prvInsertTimerInActiveList+0x62>
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	429a      	cmp	r2, r3
 8006c6a:	d302      	bcc.n	8006c72 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	617b      	str	r3, [r7, #20]
 8006c70:	e007      	b.n	8006c82 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006c72:	4b07      	ldr	r3, [pc, #28]	@ (8006c90 <prvInsertTimerInActiveList+0x80>)
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	4619      	mov	r1, r3
 8006c7c:	4610      	mov	r0, r2
 8006c7e:	f7fd fe57 	bl	8004930 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006c82:	697b      	ldr	r3, [r7, #20]
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3718      	adds	r7, #24
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	bd80      	pop	{r7, pc}
 8006c8c:	20000ef8 	.word	0x20000ef8
 8006c90:	20000ef4 	.word	0x20000ef4

08006c94 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b08e      	sub	sp, #56	@ 0x38
 8006c98:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c9a:	e0ce      	b.n	8006e3a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	da19      	bge.n	8006cd6 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006ca2:	1d3b      	adds	r3, r7, #4
 8006ca4:	3304      	adds	r3, #4
 8006ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006ca8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d10b      	bne.n	8006cc6 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb2:	f383 8811 	msr	BASEPRI, r3
 8006cb6:	f3bf 8f6f 	isb	sy
 8006cba:	f3bf 8f4f 	dsb	sy
 8006cbe:	61fb      	str	r3, [r7, #28]
}
 8006cc0:	bf00      	nop
 8006cc2:	bf00      	nop
 8006cc4:	e7fd      	b.n	8006cc2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ccc:	6850      	ldr	r0, [r2, #4]
 8006cce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cd0:	6892      	ldr	r2, [r2, #8]
 8006cd2:	4611      	mov	r1, r2
 8006cd4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	f2c0 80ae 	blt.w	8006e3a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006ce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce4:	695b      	ldr	r3, [r3, #20]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d004      	beq.n	8006cf4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cec:	3304      	adds	r3, #4
 8006cee:	4618      	mov	r0, r3
 8006cf0:	f7fd fe56 	bl	80049a0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cf4:	463b      	mov	r3, r7
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff ff6a 	bl	8006bd0 <prvSampleTimeNow>
 8006cfc:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2b09      	cmp	r3, #9
 8006d02:	f200 8097 	bhi.w	8006e34 <prvProcessReceivedCommands+0x1a0>
 8006d06:	a201      	add	r2, pc, #4	@ (adr r2, 8006d0c <prvProcessReceivedCommands+0x78>)
 8006d08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d0c:	08006d35 	.word	0x08006d35
 8006d10:	08006d35 	.word	0x08006d35
 8006d14:	08006d35 	.word	0x08006d35
 8006d18:	08006dab 	.word	0x08006dab
 8006d1c:	08006dbf 	.word	0x08006dbf
 8006d20:	08006e0b 	.word	0x08006e0b
 8006d24:	08006d35 	.word	0x08006d35
 8006d28:	08006d35 	.word	0x08006d35
 8006d2c:	08006dab 	.word	0x08006dab
 8006d30:	08006dbf 	.word	0x08006dbf
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d3a:	f043 0301 	orr.w	r3, r3, #1
 8006d3e:	b2da      	uxtb	r2, r3
 8006d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	18d1      	adds	r1, r2, r3
 8006d4e:	68bb      	ldr	r3, [r7, #8]
 8006d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d52:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d54:	f7ff ff5c 	bl	8006c10 <prvInsertTimerInActiveList>
 8006d58:	4603      	mov	r3, r0
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d06c      	beq.n	8006e38 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d64:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d68:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d6c:	f003 0304 	and.w	r3, r3, #4
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d061      	beq.n	8006e38 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006d74:	68ba      	ldr	r2, [r7, #8]
 8006d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	441a      	add	r2, r3
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	2300      	movs	r3, #0
 8006d82:	2100      	movs	r1, #0
 8006d84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006d86:	f7ff fe03 	bl	8006990 <xTimerGenericCommand>
 8006d8a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006d8c:	6a3b      	ldr	r3, [r7, #32]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d152      	bne.n	8006e38 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	61bb      	str	r3, [r7, #24]
}
 8006da4:	bf00      	nop
 8006da6:	bf00      	nop
 8006da8:	e7fd      	b.n	8006da6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006db0:	f023 0301 	bic.w	r3, r3, #1
 8006db4:	b2da      	uxtb	r2, r3
 8006db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006db8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006dbc:	e03d      	b.n	8006e3a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006dc4:	f043 0301 	orr.w	r3, r3, #1
 8006dc8:	b2da      	uxtb	r2, r3
 8006dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dcc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dd8:	699b      	ldr	r3, [r3, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d10b      	bne.n	8006df6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	617b      	str	r3, [r7, #20]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df8:	699a      	ldr	r2, [r3, #24]
 8006dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dfc:	18d1      	adds	r1, r2, r3
 8006dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e04:	f7ff ff04 	bl	8006c10 <prvInsertTimerInActiveList>
					break;
 8006e08:	e017      	b.n	8006e3a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e0c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e10:	f003 0302 	and.w	r3, r3, #2
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d103      	bne.n	8006e20 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006e18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e1a:	f000 fb87 	bl	800752c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006e1e:	e00c      	b.n	8006e3a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e26:	f023 0301 	bic.w	r3, r3, #1
 8006e2a:	b2da      	uxtb	r2, r3
 8006e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006e32:	e002      	b.n	8006e3a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006e34:	bf00      	nop
 8006e36:	e000      	b.n	8006e3a <prvProcessReceivedCommands+0x1a6>
					break;
 8006e38:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e3a:	4b08      	ldr	r3, [pc, #32]	@ (8006e5c <prvProcessReceivedCommands+0x1c8>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	1d39      	adds	r1, r7, #4
 8006e40:	2200      	movs	r2, #0
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7fe f8bc 	bl	8004fc0 <xQueueReceive>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	f47f af26 	bne.w	8006c9c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006e50:	bf00      	nop
 8006e52:	bf00      	nop
 8006e54:	3730      	adds	r7, #48	@ 0x30
 8006e56:	46bd      	mov	sp, r7
 8006e58:	bd80      	pop	{r7, pc}
 8006e5a:	bf00      	nop
 8006e5c:	20000efc 	.word	0x20000efc

08006e60 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b088      	sub	sp, #32
 8006e64:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e66:	e049      	b.n	8006efc <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e68:	4b2e      	ldr	r3, [pc, #184]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e72:	4b2c      	ldr	r3, [pc, #176]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	68db      	ldr	r3, [r3, #12]
 8006e7a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	3304      	adds	r3, #4
 8006e80:	4618      	mov	r0, r3
 8006e82:	f7fd fd8d 	bl	80049a0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	6a1b      	ldr	r3, [r3, #32]
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e94:	f003 0304 	and.w	r3, r3, #4
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d02f      	beq.n	8006efc <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	693b      	ldr	r3, [r7, #16]
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d90e      	bls.n	8006ecc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	68ba      	ldr	r2, [r7, #8]
 8006eb2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	68fa      	ldr	r2, [r7, #12]
 8006eb8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006eba:	4b1a      	ldr	r3, [pc, #104]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f7fd fd33 	bl	8004930 <vListInsert>
 8006eca:	e017      	b.n	8006efc <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006ecc:	2300      	movs	r3, #0
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	693a      	ldr	r2, [r7, #16]
 8006ed4:	2100      	movs	r1, #0
 8006ed6:	68f8      	ldr	r0, [r7, #12]
 8006ed8:	f7ff fd5a 	bl	8006990 <xTimerGenericCommand>
 8006edc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d10b      	bne.n	8006efc <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ee8:	f383 8811 	msr	BASEPRI, r3
 8006eec:	f3bf 8f6f 	isb	sy
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	603b      	str	r3, [r7, #0]
}
 8006ef6:	bf00      	nop
 8006ef8:	bf00      	nop
 8006efa:	e7fd      	b.n	8006ef8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006efc:	4b09      	ldr	r3, [pc, #36]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1b0      	bne.n	8006e68 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006f06:	4b07      	ldr	r3, [pc, #28]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006f0c:	4b06      	ldr	r3, [pc, #24]	@ (8006f28 <prvSwitchTimerLists+0xc8>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a04      	ldr	r2, [pc, #16]	@ (8006f24 <prvSwitchTimerLists+0xc4>)
 8006f12:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006f14:	4a04      	ldr	r2, [pc, #16]	@ (8006f28 <prvSwitchTimerLists+0xc8>)
 8006f16:	697b      	ldr	r3, [r7, #20]
 8006f18:	6013      	str	r3, [r2, #0]
}
 8006f1a:	bf00      	nop
 8006f1c:	3718      	adds	r7, #24
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
 8006f22:	bf00      	nop
 8006f24:	20000ef4 	.word	0x20000ef4
 8006f28:	20000ef8 	.word	0x20000ef8

08006f2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b082      	sub	sp, #8
 8006f30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006f32:	f000 f92b 	bl	800718c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006f36:	4b15      	ldr	r3, [pc, #84]	@ (8006f8c <prvCheckForValidListAndQueue+0x60>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d120      	bne.n	8006f80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006f3e:	4814      	ldr	r0, [pc, #80]	@ (8006f90 <prvCheckForValidListAndQueue+0x64>)
 8006f40:	f7fd fca8 	bl	8004894 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006f44:	4813      	ldr	r0, [pc, #76]	@ (8006f94 <prvCheckForValidListAndQueue+0x68>)
 8006f46:	f7fd fca5 	bl	8004894 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006f4a:	4b13      	ldr	r3, [pc, #76]	@ (8006f98 <prvCheckForValidListAndQueue+0x6c>)
 8006f4c:	4a10      	ldr	r2, [pc, #64]	@ (8006f90 <prvCheckForValidListAndQueue+0x64>)
 8006f4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006f50:	4b12      	ldr	r3, [pc, #72]	@ (8006f9c <prvCheckForValidListAndQueue+0x70>)
 8006f52:	4a10      	ldr	r2, [pc, #64]	@ (8006f94 <prvCheckForValidListAndQueue+0x68>)
 8006f54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006f56:	2300      	movs	r3, #0
 8006f58:	9300      	str	r3, [sp, #0]
 8006f5a:	4b11      	ldr	r3, [pc, #68]	@ (8006fa0 <prvCheckForValidListAndQueue+0x74>)
 8006f5c:	4a11      	ldr	r2, [pc, #68]	@ (8006fa4 <prvCheckForValidListAndQueue+0x78>)
 8006f5e:	2110      	movs	r1, #16
 8006f60:	200a      	movs	r0, #10
 8006f62:	f7fd fdb1 	bl	8004ac8 <xQueueGenericCreateStatic>
 8006f66:	4603      	mov	r3, r0
 8006f68:	4a08      	ldr	r2, [pc, #32]	@ (8006f8c <prvCheckForValidListAndQueue+0x60>)
 8006f6a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006f6c:	4b07      	ldr	r3, [pc, #28]	@ (8006f8c <prvCheckForValidListAndQueue+0x60>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d005      	beq.n	8006f80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006f74:	4b05      	ldr	r3, [pc, #20]	@ (8006f8c <prvCheckForValidListAndQueue+0x60>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	490b      	ldr	r1, [pc, #44]	@ (8006fa8 <prvCheckForValidListAndQueue+0x7c>)
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fe fad2 	bl	8005524 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006f80:	f000 f934 	bl	80071ec <vPortExitCritical>
}
 8006f84:	bf00      	nop
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}
 8006f8a:	bf00      	nop
 8006f8c:	20000efc 	.word	0x20000efc
 8006f90:	20000ecc 	.word	0x20000ecc
 8006f94:	20000ee0 	.word	0x20000ee0
 8006f98:	20000ef4 	.word	0x20000ef4
 8006f9c:	20000ef8 	.word	0x20000ef8
 8006fa0:	20000fa8 	.word	0x20000fa8
 8006fa4:	20000f08 	.word	0x20000f08
 8006fa8:	08007838 	.word	0x08007838

08006fac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006fac:	b480      	push	{r7}
 8006fae:	b085      	sub	sp, #20
 8006fb0:	af00      	add	r7, sp, #0
 8006fb2:	60f8      	str	r0, [r7, #12]
 8006fb4:	60b9      	str	r1, [r7, #8]
 8006fb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	3b04      	subs	r3, #4
 8006fbc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006fc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	3b04      	subs	r3, #4
 8006fca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	f023 0201 	bic.w	r2, r3, #1
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	3b04      	subs	r3, #4
 8006fda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006fdc:	4a08      	ldr	r2, [pc, #32]	@ (8007000 <pxPortInitialiseStack+0x54>)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	3b14      	subs	r3, #20
 8006fe6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006fe8:	687a      	ldr	r2, [r7, #4]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	3b20      	subs	r3, #32
 8006ff2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3714      	adds	r7, #20
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bc80      	pop	{r7}
 8006ffe:	4770      	bx	lr
 8007000:	08007005 	.word	0x08007005

08007004 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007004:	b480      	push	{r7}
 8007006:	b085      	sub	sp, #20
 8007008:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800700a:	2300      	movs	r3, #0
 800700c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800700e:	4b12      	ldr	r3, [pc, #72]	@ (8007058 <prvTaskExitError+0x54>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007016:	d00b      	beq.n	8007030 <prvTaskExitError+0x2c>
	__asm volatile
 8007018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701c:	f383 8811 	msr	BASEPRI, r3
 8007020:	f3bf 8f6f 	isb	sy
 8007024:	f3bf 8f4f 	dsb	sy
 8007028:	60fb      	str	r3, [r7, #12]
}
 800702a:	bf00      	nop
 800702c:	bf00      	nop
 800702e:	e7fd      	b.n	800702c <prvTaskExitError+0x28>
	__asm volatile
 8007030:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007034:	f383 8811 	msr	BASEPRI, r3
 8007038:	f3bf 8f6f 	isb	sy
 800703c:	f3bf 8f4f 	dsb	sy
 8007040:	60bb      	str	r3, [r7, #8]
}
 8007042:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007044:	bf00      	nop
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d0fc      	beq.n	8007046 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800704c:	bf00      	nop
 800704e:	bf00      	nop
 8007050:	3714      	adds	r7, #20
 8007052:	46bd      	mov	sp, r7
 8007054:	bc80      	pop	{r7}
 8007056:	4770      	bx	lr
 8007058:	20000010 	.word	0x20000010
 800705c:	00000000 	.word	0x00000000

08007060 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007060:	4b07      	ldr	r3, [pc, #28]	@ (8007080 <pxCurrentTCBConst2>)
 8007062:	6819      	ldr	r1, [r3, #0]
 8007064:	6808      	ldr	r0, [r1, #0]
 8007066:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800706a:	f380 8809 	msr	PSP, r0
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f04f 0000 	mov.w	r0, #0
 8007076:	f380 8811 	msr	BASEPRI, r0
 800707a:	f04e 0e0d 	orr.w	lr, lr, #13
 800707e:	4770      	bx	lr

08007080 <pxCurrentTCBConst2>:
 8007080:	200009cc 	.word	0x200009cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007084:	bf00      	nop
 8007086:	bf00      	nop

08007088 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8007088:	4806      	ldr	r0, [pc, #24]	@ (80070a4 <prvPortStartFirstTask+0x1c>)
 800708a:	6800      	ldr	r0, [r0, #0]
 800708c:	6800      	ldr	r0, [r0, #0]
 800708e:	f380 8808 	msr	MSP, r0
 8007092:	b662      	cpsie	i
 8007094:	b661      	cpsie	f
 8007096:	f3bf 8f4f 	dsb	sy
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	df00      	svc	0
 80070a0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80070a2:	bf00      	nop
 80070a4:	e000ed08 	.word	0xe000ed08

080070a8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b084      	sub	sp, #16
 80070ac:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80070ae:	4b32      	ldr	r3, [pc, #200]	@ (8007178 <xPortStartScheduler+0xd0>)
 80070b0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	22ff      	movs	r2, #255	@ 0xff
 80070be:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	781b      	ldrb	r3, [r3, #0]
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070c8:	78fb      	ldrb	r3, [r7, #3]
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	4b2a      	ldr	r3, [pc, #168]	@ (800717c <xPortStartScheduler+0xd4>)
 80070d4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80070d6:	4b2a      	ldr	r3, [pc, #168]	@ (8007180 <xPortStartScheduler+0xd8>)
 80070d8:	2207      	movs	r2, #7
 80070da:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070dc:	e009      	b.n	80070f2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80070de:	4b28      	ldr	r3, [pc, #160]	@ (8007180 <xPortStartScheduler+0xd8>)
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	3b01      	subs	r3, #1
 80070e4:	4a26      	ldr	r2, [pc, #152]	@ (8007180 <xPortStartScheduler+0xd8>)
 80070e6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80070e8:	78fb      	ldrb	r3, [r7, #3]
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	005b      	lsls	r3, r3, #1
 80070ee:	b2db      	uxtb	r3, r3
 80070f0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070f2:	78fb      	ldrb	r3, [r7, #3]
 80070f4:	b2db      	uxtb	r3, r3
 80070f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070fa:	2b80      	cmp	r3, #128	@ 0x80
 80070fc:	d0ef      	beq.n	80070de <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070fe:	4b20      	ldr	r3, [pc, #128]	@ (8007180 <xPortStartScheduler+0xd8>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f1c3 0307 	rsb	r3, r3, #7
 8007106:	2b04      	cmp	r3, #4
 8007108:	d00b      	beq.n	8007122 <xPortStartScheduler+0x7a>
	__asm volatile
 800710a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800710e:	f383 8811 	msr	BASEPRI, r3
 8007112:	f3bf 8f6f 	isb	sy
 8007116:	f3bf 8f4f 	dsb	sy
 800711a:	60bb      	str	r3, [r7, #8]
}
 800711c:	bf00      	nop
 800711e:	bf00      	nop
 8007120:	e7fd      	b.n	800711e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007122:	4b17      	ldr	r3, [pc, #92]	@ (8007180 <xPortStartScheduler+0xd8>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	021b      	lsls	r3, r3, #8
 8007128:	4a15      	ldr	r2, [pc, #84]	@ (8007180 <xPortStartScheduler+0xd8>)
 800712a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800712c:	4b14      	ldr	r3, [pc, #80]	@ (8007180 <xPortStartScheduler+0xd8>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007134:	4a12      	ldr	r2, [pc, #72]	@ (8007180 <xPortStartScheduler+0xd8>)
 8007136:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	b2da      	uxtb	r2, r3
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007140:	4b10      	ldr	r3, [pc, #64]	@ (8007184 <xPortStartScheduler+0xdc>)
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a0f      	ldr	r2, [pc, #60]	@ (8007184 <xPortStartScheduler+0xdc>)
 8007146:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800714a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800714c:	4b0d      	ldr	r3, [pc, #52]	@ (8007184 <xPortStartScheduler+0xdc>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a0c      	ldr	r2, [pc, #48]	@ (8007184 <xPortStartScheduler+0xdc>)
 8007152:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007156:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007158:	f000 f8b8 	bl	80072cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800715c:	4b0a      	ldr	r3, [pc, #40]	@ (8007188 <xPortStartScheduler+0xe0>)
 800715e:	2200      	movs	r2, #0
 8007160:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007162:	f7ff ff91 	bl	8007088 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007166:	f7fe fe83 	bl	8005e70 <vTaskSwitchContext>
	prvTaskExitError();
 800716a:	f7ff ff4b 	bl	8007004 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}
 8007178:	e000e400 	.word	0xe000e400
 800717c:	20000ff8 	.word	0x20000ff8
 8007180:	20000ffc 	.word	0x20000ffc
 8007184:	e000ed20 	.word	0xe000ed20
 8007188:	20000010 	.word	0x20000010

0800718c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
	__asm volatile
 8007192:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007196:	f383 8811 	msr	BASEPRI, r3
 800719a:	f3bf 8f6f 	isb	sy
 800719e:	f3bf 8f4f 	dsb	sy
 80071a2:	607b      	str	r3, [r7, #4]
}
 80071a4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80071a6:	4b0f      	ldr	r3, [pc, #60]	@ (80071e4 <vPortEnterCritical+0x58>)
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	3301      	adds	r3, #1
 80071ac:	4a0d      	ldr	r2, [pc, #52]	@ (80071e4 <vPortEnterCritical+0x58>)
 80071ae:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80071b0:	4b0c      	ldr	r3, [pc, #48]	@ (80071e4 <vPortEnterCritical+0x58>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2b01      	cmp	r3, #1
 80071b6:	d110      	bne.n	80071da <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071b8:	4b0b      	ldr	r3, [pc, #44]	@ (80071e8 <vPortEnterCritical+0x5c>)
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d00b      	beq.n	80071da <vPortEnterCritical+0x4e>
	__asm volatile
 80071c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071c6:	f383 8811 	msr	BASEPRI, r3
 80071ca:	f3bf 8f6f 	isb	sy
 80071ce:	f3bf 8f4f 	dsb	sy
 80071d2:	603b      	str	r3, [r7, #0]
}
 80071d4:	bf00      	nop
 80071d6:	bf00      	nop
 80071d8:	e7fd      	b.n	80071d6 <vPortEnterCritical+0x4a>
	}
}
 80071da:	bf00      	nop
 80071dc:	370c      	adds	r7, #12
 80071de:	46bd      	mov	sp, r7
 80071e0:	bc80      	pop	{r7}
 80071e2:	4770      	bx	lr
 80071e4:	20000010 	.word	0x20000010
 80071e8:	e000ed04 	.word	0xe000ed04

080071ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071ec:	b480      	push	{r7}
 80071ee:	b083      	sub	sp, #12
 80071f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80071f2:	4b12      	ldr	r3, [pc, #72]	@ (800723c <vPortExitCritical+0x50>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10b      	bne.n	8007212 <vPortExitCritical+0x26>
	__asm volatile
 80071fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071fe:	f383 8811 	msr	BASEPRI, r3
 8007202:	f3bf 8f6f 	isb	sy
 8007206:	f3bf 8f4f 	dsb	sy
 800720a:	607b      	str	r3, [r7, #4]
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	e7fd      	b.n	800720e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007212:	4b0a      	ldr	r3, [pc, #40]	@ (800723c <vPortExitCritical+0x50>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3b01      	subs	r3, #1
 8007218:	4a08      	ldr	r2, [pc, #32]	@ (800723c <vPortExitCritical+0x50>)
 800721a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800721c:	4b07      	ldr	r3, [pc, #28]	@ (800723c <vPortExitCritical+0x50>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d105      	bne.n	8007230 <vPortExitCritical+0x44>
 8007224:	2300      	movs	r3, #0
 8007226:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	f383 8811 	msr	BASEPRI, r3
}
 800722e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007230:	bf00      	nop
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr
 800723a:	bf00      	nop
 800723c:	20000010 	.word	0x20000010

08007240 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007240:	f3ef 8009 	mrs	r0, PSP
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	4b0d      	ldr	r3, [pc, #52]	@ (8007280 <pxCurrentTCBConst>)
 800724a:	681a      	ldr	r2, [r3, #0]
 800724c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007250:	6010      	str	r0, [r2, #0]
 8007252:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007256:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800725a:	f380 8811 	msr	BASEPRI, r0
 800725e:	f7fe fe07 	bl	8005e70 <vTaskSwitchContext>
 8007262:	f04f 0000 	mov.w	r0, #0
 8007266:	f380 8811 	msr	BASEPRI, r0
 800726a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800726e:	6819      	ldr	r1, [r3, #0]
 8007270:	6808      	ldr	r0, [r1, #0]
 8007272:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007276:	f380 8809 	msr	PSP, r0
 800727a:	f3bf 8f6f 	isb	sy
 800727e:	4770      	bx	lr

08007280 <pxCurrentTCBConst>:
 8007280:	200009cc 	.word	0x200009cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007284:	bf00      	nop
 8007286:	bf00      	nop

08007288 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
	__asm volatile
 800728e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007292:	f383 8811 	msr	BASEPRI, r3
 8007296:	f3bf 8f6f 	isb	sy
 800729a:	f3bf 8f4f 	dsb	sy
 800729e:	607b      	str	r3, [r7, #4]
}
 80072a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80072a2:	f7fe fd2b 	bl	8005cfc <xTaskIncrementTick>
 80072a6:	4603      	mov	r3, r0
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072ac:	4b06      	ldr	r3, [pc, #24]	@ (80072c8 <xPortSysTickHandler+0x40>)
 80072ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80072b2:	601a      	str	r2, [r3, #0]
 80072b4:	2300      	movs	r3, #0
 80072b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	f383 8811 	msr	BASEPRI, r3
}
 80072be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80072c0:	bf00      	nop
 80072c2:	3708      	adds	r7, #8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}
 80072c8:	e000ed04 	.word	0xe000ed04

080072cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80072cc:	b480      	push	{r7}
 80072ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80072d0:	4b0a      	ldr	r3, [pc, #40]	@ (80072fc <vPortSetupTimerInterrupt+0x30>)
 80072d2:	2200      	movs	r2, #0
 80072d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80072d6:	4b0a      	ldr	r3, [pc, #40]	@ (8007300 <vPortSetupTimerInterrupt+0x34>)
 80072d8:	2200      	movs	r2, #0
 80072da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80072dc:	4b09      	ldr	r3, [pc, #36]	@ (8007304 <vPortSetupTimerInterrupt+0x38>)
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a09      	ldr	r2, [pc, #36]	@ (8007308 <vPortSetupTimerInterrupt+0x3c>)
 80072e2:	fba2 2303 	umull	r2, r3, r2, r3
 80072e6:	099b      	lsrs	r3, r3, #6
 80072e8:	4a08      	ldr	r2, [pc, #32]	@ (800730c <vPortSetupTimerInterrupt+0x40>)
 80072ea:	3b01      	subs	r3, #1
 80072ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80072ee:	4b03      	ldr	r3, [pc, #12]	@ (80072fc <vPortSetupTimerInterrupt+0x30>)
 80072f0:	2207      	movs	r2, #7
 80072f2:	601a      	str	r2, [r3, #0]
}
 80072f4:	bf00      	nop
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bc80      	pop	{r7}
 80072fa:	4770      	bx	lr
 80072fc:	e000e010 	.word	0xe000e010
 8007300:	e000e018 	.word	0xe000e018
 8007304:	20000004 	.word	0x20000004
 8007308:	10624dd3 	.word	0x10624dd3
 800730c:	e000e014 	.word	0xe000e014

08007310 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007310:	b480      	push	{r7}
 8007312:	b085      	sub	sp, #20
 8007314:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007316:	f3ef 8305 	mrs	r3, IPSR
 800731a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2b0f      	cmp	r3, #15
 8007320:	d915      	bls.n	800734e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007322:	4a17      	ldr	r2, [pc, #92]	@ (8007380 <vPortValidateInterruptPriority+0x70>)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4413      	add	r3, r2
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800732c:	4b15      	ldr	r3, [pc, #84]	@ (8007384 <vPortValidateInterruptPriority+0x74>)
 800732e:	781b      	ldrb	r3, [r3, #0]
 8007330:	7afa      	ldrb	r2, [r7, #11]
 8007332:	429a      	cmp	r2, r3
 8007334:	d20b      	bcs.n	800734e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800733a:	f383 8811 	msr	BASEPRI, r3
 800733e:	f3bf 8f6f 	isb	sy
 8007342:	f3bf 8f4f 	dsb	sy
 8007346:	607b      	str	r3, [r7, #4]
}
 8007348:	bf00      	nop
 800734a:	bf00      	nop
 800734c:	e7fd      	b.n	800734a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800734e:	4b0e      	ldr	r3, [pc, #56]	@ (8007388 <vPortValidateInterruptPriority+0x78>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007356:	4b0d      	ldr	r3, [pc, #52]	@ (800738c <vPortValidateInterruptPriority+0x7c>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	429a      	cmp	r2, r3
 800735c:	d90b      	bls.n	8007376 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800735e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007362:	f383 8811 	msr	BASEPRI, r3
 8007366:	f3bf 8f6f 	isb	sy
 800736a:	f3bf 8f4f 	dsb	sy
 800736e:	603b      	str	r3, [r7, #0]
}
 8007370:	bf00      	nop
 8007372:	bf00      	nop
 8007374:	e7fd      	b.n	8007372 <vPortValidateInterruptPriority+0x62>
	}
 8007376:	bf00      	nop
 8007378:	3714      	adds	r7, #20
 800737a:	46bd      	mov	sp, r7
 800737c:	bc80      	pop	{r7}
 800737e:	4770      	bx	lr
 8007380:	e000e3f0 	.word	0xe000e3f0
 8007384:	20000ff8 	.word	0x20000ff8
 8007388:	e000ed0c 	.word	0xe000ed0c
 800738c:	20000ffc 	.word	0x20000ffc

08007390 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b08a      	sub	sp, #40	@ 0x28
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007398:	2300      	movs	r3, #0
 800739a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800739c:	f7fe fbe2 	bl	8005b64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80073a0:	4b5c      	ldr	r3, [pc, #368]	@ (8007514 <pvPortMalloc+0x184>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80073a8:	f000 f924 	bl	80075f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80073ac:	4b5a      	ldr	r3, [pc, #360]	@ (8007518 <pvPortMalloc+0x188>)
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4013      	ands	r3, r2
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f040 8095 	bne.w	80074e4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01e      	beq.n	80073fe <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80073c0:	2208      	movs	r2, #8
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	4413      	add	r3, r2
 80073c6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f003 0307 	and.w	r3, r3, #7
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d015      	beq.n	80073fe <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f023 0307 	bic.w	r3, r3, #7
 80073d8:	3308      	adds	r3, #8
 80073da:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f003 0307 	and.w	r3, r3, #7
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d00b      	beq.n	80073fe <pvPortMalloc+0x6e>
	__asm volatile
 80073e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ea:	f383 8811 	msr	BASEPRI, r3
 80073ee:	f3bf 8f6f 	isb	sy
 80073f2:	f3bf 8f4f 	dsb	sy
 80073f6:	617b      	str	r3, [r7, #20]
}
 80073f8:	bf00      	nop
 80073fa:	bf00      	nop
 80073fc:	e7fd      	b.n	80073fa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d06f      	beq.n	80074e4 <pvPortMalloc+0x154>
 8007404:	4b45      	ldr	r3, [pc, #276]	@ (800751c <pvPortMalloc+0x18c>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	687a      	ldr	r2, [r7, #4]
 800740a:	429a      	cmp	r2, r3
 800740c:	d86a      	bhi.n	80074e4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800740e:	4b44      	ldr	r3, [pc, #272]	@ (8007520 <pvPortMalloc+0x190>)
 8007410:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007412:	4b43      	ldr	r3, [pc, #268]	@ (8007520 <pvPortMalloc+0x190>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007418:	e004      	b.n	8007424 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800741a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800741e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007426:	685b      	ldr	r3, [r3, #4]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	429a      	cmp	r2, r3
 800742c:	d903      	bls.n	8007436 <pvPortMalloc+0xa6>
 800742e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d1f1      	bne.n	800741a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007436:	4b37      	ldr	r3, [pc, #220]	@ (8007514 <pvPortMalloc+0x184>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800743c:	429a      	cmp	r2, r3
 800743e:	d051      	beq.n	80074e4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007440:	6a3b      	ldr	r3, [r7, #32]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	2208      	movs	r2, #8
 8007446:	4413      	add	r3, r2
 8007448:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800744a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744c:	681a      	ldr	r2, [r3, #0]
 800744e:	6a3b      	ldr	r3, [r7, #32]
 8007450:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	1ad2      	subs	r2, r2, r3
 800745a:	2308      	movs	r3, #8
 800745c:	005b      	lsls	r3, r3, #1
 800745e:	429a      	cmp	r2, r3
 8007460:	d920      	bls.n	80074a4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007462:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	4413      	add	r3, r2
 8007468:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	f003 0307 	and.w	r3, r3, #7
 8007470:	2b00      	cmp	r3, #0
 8007472:	d00b      	beq.n	800748c <pvPortMalloc+0xfc>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	613b      	str	r3, [r7, #16]
}
 8007486:	bf00      	nop
 8007488:	bf00      	nop
 800748a:	e7fd      	b.n	8007488 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800748c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	1ad2      	subs	r2, r2, r3
 8007494:	69bb      	ldr	r3, [r7, #24]
 8007496:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800749a:	687a      	ldr	r2, [r7, #4]
 800749c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800749e:	69b8      	ldr	r0, [r7, #24]
 80074a0:	f000 f90a 	bl	80076b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074a4:	4b1d      	ldr	r3, [pc, #116]	@ (800751c <pvPortMalloc+0x18c>)
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074aa:	685b      	ldr	r3, [r3, #4]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	4a1b      	ldr	r2, [pc, #108]	@ (800751c <pvPortMalloc+0x18c>)
 80074b0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074b2:	4b1a      	ldr	r3, [pc, #104]	@ (800751c <pvPortMalloc+0x18c>)
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	4b1b      	ldr	r3, [pc, #108]	@ (8007524 <pvPortMalloc+0x194>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d203      	bcs.n	80074c6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074be:	4b17      	ldr	r3, [pc, #92]	@ (800751c <pvPortMalloc+0x18c>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	4a18      	ldr	r2, [pc, #96]	@ (8007524 <pvPortMalloc+0x194>)
 80074c4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80074c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c8:	685a      	ldr	r2, [r3, #4]
 80074ca:	4b13      	ldr	r3, [pc, #76]	@ (8007518 <pvPortMalloc+0x188>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	431a      	orrs	r2, r3
 80074d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80074d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074d6:	2200      	movs	r2, #0
 80074d8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80074da:	4b13      	ldr	r3, [pc, #76]	@ (8007528 <pvPortMalloc+0x198>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3301      	adds	r3, #1
 80074e0:	4a11      	ldr	r2, [pc, #68]	@ (8007528 <pvPortMalloc+0x198>)
 80074e2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80074e4:	f7fe fb4c 	bl	8005b80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80074e8:	69fb      	ldr	r3, [r7, #28]
 80074ea:	f003 0307 	and.w	r3, r3, #7
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00b      	beq.n	800750a <pvPortMalloc+0x17a>
	__asm volatile
 80074f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074f6:	f383 8811 	msr	BASEPRI, r3
 80074fa:	f3bf 8f6f 	isb	sy
 80074fe:	f3bf 8f4f 	dsb	sy
 8007502:	60fb      	str	r3, [r7, #12]
}
 8007504:	bf00      	nop
 8007506:	bf00      	nop
 8007508:	e7fd      	b.n	8007506 <pvPortMalloc+0x176>
	return pvReturn;
 800750a:	69fb      	ldr	r3, [r7, #28]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3728      	adds	r7, #40	@ 0x28
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}
 8007514:	20001c08 	.word	0x20001c08
 8007518:	20001c1c 	.word	0x20001c1c
 800751c:	20001c0c 	.word	0x20001c0c
 8007520:	20001c00 	.word	0x20001c00
 8007524:	20001c10 	.word	0x20001c10
 8007528:	20001c14 	.word	0x20001c14

0800752c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800752c:	b580      	push	{r7, lr}
 800752e:	b086      	sub	sp, #24
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d04f      	beq.n	80075de <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800753e:	2308      	movs	r3, #8
 8007540:	425b      	negs	r3, r3
 8007542:	697a      	ldr	r2, [r7, #20]
 8007544:	4413      	add	r3, r2
 8007546:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007548:	697b      	ldr	r3, [r7, #20]
 800754a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	685a      	ldr	r2, [r3, #4]
 8007550:	4b25      	ldr	r3, [pc, #148]	@ (80075e8 <vPortFree+0xbc>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	4013      	ands	r3, r2
 8007556:	2b00      	cmp	r3, #0
 8007558:	d10b      	bne.n	8007572 <vPortFree+0x46>
	__asm volatile
 800755a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755e:	f383 8811 	msr	BASEPRI, r3
 8007562:	f3bf 8f6f 	isb	sy
 8007566:	f3bf 8f4f 	dsb	sy
 800756a:	60fb      	str	r3, [r7, #12]
}
 800756c:	bf00      	nop
 800756e:	bf00      	nop
 8007570:	e7fd      	b.n	800756e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00b      	beq.n	8007592 <vPortFree+0x66>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	60bb      	str	r3, [r7, #8]
}
 800758c:	bf00      	nop
 800758e:	bf00      	nop
 8007590:	e7fd      	b.n	800758e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	685a      	ldr	r2, [r3, #4]
 8007596:	4b14      	ldr	r3, [pc, #80]	@ (80075e8 <vPortFree+0xbc>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4013      	ands	r3, r2
 800759c:	2b00      	cmp	r3, #0
 800759e:	d01e      	beq.n	80075de <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d11a      	bne.n	80075de <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80075a8:	693b      	ldr	r3, [r7, #16]
 80075aa:	685a      	ldr	r2, [r3, #4]
 80075ac:	4b0e      	ldr	r3, [pc, #56]	@ (80075e8 <vPortFree+0xbc>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	43db      	mvns	r3, r3
 80075b2:	401a      	ands	r2, r3
 80075b4:	693b      	ldr	r3, [r7, #16]
 80075b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80075b8:	f7fe fad4 	bl	8005b64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	685a      	ldr	r2, [r3, #4]
 80075c0:	4b0a      	ldr	r3, [pc, #40]	@ (80075ec <vPortFree+0xc0>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4413      	add	r3, r2
 80075c6:	4a09      	ldr	r2, [pc, #36]	@ (80075ec <vPortFree+0xc0>)
 80075c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80075ca:	6938      	ldr	r0, [r7, #16]
 80075cc:	f000 f874 	bl	80076b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80075d0:	4b07      	ldr	r3, [pc, #28]	@ (80075f0 <vPortFree+0xc4>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	3301      	adds	r3, #1
 80075d6:	4a06      	ldr	r2, [pc, #24]	@ (80075f0 <vPortFree+0xc4>)
 80075d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80075da:	f7fe fad1 	bl	8005b80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80075de:	bf00      	nop
 80075e0:	3718      	adds	r7, #24
 80075e2:	46bd      	mov	sp, r7
 80075e4:	bd80      	pop	{r7, pc}
 80075e6:	bf00      	nop
 80075e8:	20001c1c 	.word	0x20001c1c
 80075ec:	20001c0c 	.word	0x20001c0c
 80075f0:	20001c18 	.word	0x20001c18

080075f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80075f4:	b480      	push	{r7}
 80075f6:	b085      	sub	sp, #20
 80075f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80075fa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80075fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007600:	4b27      	ldr	r3, [pc, #156]	@ (80076a0 <prvHeapInit+0xac>)
 8007602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	f003 0307 	and.w	r3, r3, #7
 800760a:	2b00      	cmp	r3, #0
 800760c:	d00c      	beq.n	8007628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	3307      	adds	r3, #7
 8007612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f023 0307 	bic.w	r3, r3, #7
 800761a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800761c:	68ba      	ldr	r2, [r7, #8]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	4a1f      	ldr	r2, [pc, #124]	@ (80076a0 <prvHeapInit+0xac>)
 8007624:	4413      	add	r3, r2
 8007626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800762c:	4a1d      	ldr	r2, [pc, #116]	@ (80076a4 <prvHeapInit+0xb0>)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007632:	4b1c      	ldr	r3, [pc, #112]	@ (80076a4 <prvHeapInit+0xb0>)
 8007634:	2200      	movs	r2, #0
 8007636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	68ba      	ldr	r2, [r7, #8]
 800763c:	4413      	add	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007640:	2208      	movs	r2, #8
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	1a9b      	subs	r3, r3, r2
 8007646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	f023 0307 	bic.w	r3, r3, #7
 800764e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a15      	ldr	r2, [pc, #84]	@ (80076a8 <prvHeapInit+0xb4>)
 8007654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007656:	4b14      	ldr	r3, [pc, #80]	@ (80076a8 <prvHeapInit+0xb4>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	2200      	movs	r2, #0
 800765c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800765e:	4b12      	ldr	r3, [pc, #72]	@ (80076a8 <prvHeapInit+0xb4>)
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2200      	movs	r2, #0
 8007664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68fa      	ldr	r2, [r7, #12]
 800766e:	1ad2      	subs	r2, r2, r3
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007674:	4b0c      	ldr	r3, [pc, #48]	@ (80076a8 <prvHeapInit+0xb4>)
 8007676:	681a      	ldr	r2, [r3, #0]
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	4a0a      	ldr	r2, [pc, #40]	@ (80076ac <prvHeapInit+0xb8>)
 8007682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	4a09      	ldr	r2, [pc, #36]	@ (80076b0 <prvHeapInit+0xbc>)
 800768a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800768c:	4b09      	ldr	r3, [pc, #36]	@ (80076b4 <prvHeapInit+0xc0>)
 800768e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007692:	601a      	str	r2, [r3, #0]
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	20001000 	.word	0x20001000
 80076a4:	20001c00 	.word	0x20001c00
 80076a8:	20001c08 	.word	0x20001c08
 80076ac:	20001c10 	.word	0x20001c10
 80076b0:	20001c0c 	.word	0x20001c0c
 80076b4:	20001c1c 	.word	0x20001c1c

080076b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80076b8:	b480      	push	{r7}
 80076ba:	b085      	sub	sp, #20
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80076c0:	4b27      	ldr	r3, [pc, #156]	@ (8007760 <prvInsertBlockIntoFreeList+0xa8>)
 80076c2:	60fb      	str	r3, [r7, #12]
 80076c4:	e002      	b.n	80076cc <prvInsertBlockIntoFreeList+0x14>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d8f7      	bhi.n	80076c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	68ba      	ldr	r2, [r7, #8]
 80076e0:	4413      	add	r3, r2
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d108      	bne.n	80076fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	685a      	ldr	r2, [r3, #4]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	441a      	add	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	68ba      	ldr	r2, [r7, #8]
 8007704:	441a      	add	r2, r3
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	429a      	cmp	r2, r3
 800770c:	d118      	bne.n	8007740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681a      	ldr	r2, [r3, #0]
 8007712:	4b14      	ldr	r3, [pc, #80]	@ (8007764 <prvInsertBlockIntoFreeList+0xac>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	429a      	cmp	r2, r3
 8007718:	d00d      	beq.n	8007736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	685a      	ldr	r2, [r3, #4]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	441a      	add	r2, r3
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	601a      	str	r2, [r3, #0]
 8007734:	e008      	b.n	8007748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007736:	4b0b      	ldr	r3, [pc, #44]	@ (8007764 <prvInsertBlockIntoFreeList+0xac>)
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	601a      	str	r2, [r3, #0]
 800773e:	e003      	b.n	8007748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	429a      	cmp	r2, r3
 800774e:	d002      	beq.n	8007756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007756:	bf00      	nop
 8007758:	3714      	adds	r7, #20
 800775a:	46bd      	mov	sp, r7
 800775c:	bc80      	pop	{r7}
 800775e:	4770      	bx	lr
 8007760:	20001c00 	.word	0x20001c00
 8007764:	20001c08 	.word	0x20001c08

08007768 <memset>:
 8007768:	4603      	mov	r3, r0
 800776a:	4402      	add	r2, r0
 800776c:	4293      	cmp	r3, r2
 800776e:	d100      	bne.n	8007772 <memset+0xa>
 8007770:	4770      	bx	lr
 8007772:	f803 1b01 	strb.w	r1, [r3], #1
 8007776:	e7f9      	b.n	800776c <memset+0x4>

08007778 <__libc_init_array>:
 8007778:	b570      	push	{r4, r5, r6, lr}
 800777a:	2600      	movs	r6, #0
 800777c:	4d0c      	ldr	r5, [pc, #48]	@ (80077b0 <__libc_init_array+0x38>)
 800777e:	4c0d      	ldr	r4, [pc, #52]	@ (80077b4 <__libc_init_array+0x3c>)
 8007780:	1b64      	subs	r4, r4, r5
 8007782:	10a4      	asrs	r4, r4, #2
 8007784:	42a6      	cmp	r6, r4
 8007786:	d109      	bne.n	800779c <__libc_init_array+0x24>
 8007788:	f000 f828 	bl	80077dc <_init>
 800778c:	2600      	movs	r6, #0
 800778e:	4d0a      	ldr	r5, [pc, #40]	@ (80077b8 <__libc_init_array+0x40>)
 8007790:	4c0a      	ldr	r4, [pc, #40]	@ (80077bc <__libc_init_array+0x44>)
 8007792:	1b64      	subs	r4, r4, r5
 8007794:	10a4      	asrs	r4, r4, #2
 8007796:	42a6      	cmp	r6, r4
 8007798:	d105      	bne.n	80077a6 <__libc_init_array+0x2e>
 800779a:	bd70      	pop	{r4, r5, r6, pc}
 800779c:	f855 3b04 	ldr.w	r3, [r5], #4
 80077a0:	4798      	blx	r3
 80077a2:	3601      	adds	r6, #1
 80077a4:	e7ee      	b.n	8007784 <__libc_init_array+0xc>
 80077a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80077aa:	4798      	blx	r3
 80077ac:	3601      	adds	r6, #1
 80077ae:	e7f2      	b.n	8007796 <__libc_init_array+0x1e>
 80077b0:	08007908 	.word	0x08007908
 80077b4:	08007908 	.word	0x08007908
 80077b8:	08007908 	.word	0x08007908
 80077bc:	0800790c 	.word	0x0800790c

080077c0 <memcpy>:
 80077c0:	440a      	add	r2, r1
 80077c2:	4291      	cmp	r1, r2
 80077c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80077c8:	d100      	bne.n	80077cc <memcpy+0xc>
 80077ca:	4770      	bx	lr
 80077cc:	b510      	push	{r4, lr}
 80077ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077d2:	4291      	cmp	r1, r2
 80077d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077d8:	d1f9      	bne.n	80077ce <memcpy+0xe>
 80077da:	bd10      	pop	{r4, pc}

080077dc <_init>:
 80077dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077de:	bf00      	nop
 80077e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077e2:	bc08      	pop	{r3}
 80077e4:	469e      	mov	lr, r3
 80077e6:	4770      	bx	lr

080077e8 <_fini>:
 80077e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ea:	bf00      	nop
 80077ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ee:	bc08      	pop	{r3}
 80077f0:	469e      	mov	lr, r3
 80077f2:	4770      	bx	lr
