Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date              : Fri Feb 05 00:33:58 2016
| Host              : DESKTOP-3RI855O running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file part_2_top_clock_utilization_routed.rpt
| Design            : part_2_top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    2 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    1 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------------------+-------------------------------------------+--------------+-------+
|       |                                |                                           |   Num Loads  |       |
+-------+--------------------------------+-------------------------------------------+------+-------+-------+
| Index | BUFG Cell                      | Net Name                                  | BELs | Sites | Fixed |
+-------+--------------------------------+-------------------------------------------+------+-------+-------+
|     1 | instance_name/inst/clkf_buf    | instance_name/inst/clkfbout_buf_clk_wiz_0 |    1 |     1 |    no |
|     2 | instance_name/inst/clkout1_buf | instance_name/inst/clk_out1               |   48 |    14 |    no |
+-------+--------------------------------+-------------------------------------------+------+-------+-------+


+-------+----------------------------------+---------------------------------------+--------------+-------+
|       |                                  |                                       |   Num Loads  |       |
+-------+----------------------------------+---------------------------------------+------+-------+-------+
| Index | MMCM Cell                        | Net Name                              | BELs | Sites | Fixed |
+-------+----------------------------------+---------------------------------------+------+-------+-------+
|     1 | instance_name/inst/mmcm_adv_inst | instance_name/inst/clk_out1_clk_wiz_0 |    1 |     1 |    no |
|     2 | instance_name/inst/mmcm_adv_inst | instance_name/inst/clkfbout_clk_wiz_0 |    1 |     1 |    no |
+-------+----------------------------------+---------------------------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------------+----------------------------------+--------------+-------+
|       |                                 |                                  |   Num Loads  |       |
+-------+---------------------------------+----------------------------------+------+-------+-------+
| Index | Local Clk Src                   | Net Name                         | BELs | Sites | Fixed |
+-------+---------------------------------+----------------------------------+------+-------+-------+
|     1 | instance_name/inst/clkin1_ibufg | instance_name/inst/clk_clk_wiz_0 |    1 |     1 |   yes |
|     2 | mmcm/FSM_sequential_out[1]_i_2  | mmcm/clk_1KHz                    |    4 |     3 |    no |
|     3 | mmcm/count_1s[3]_i_2            | mmcm/clk_2Hz                     |    8 |     3 |    no |
|     4 | mmcm/SCLK_OBUF_inst_i_1         | mmcm/SCLK_OBUF                   |   24 |     9 |    no |
+-------+---------------------------------+----------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   80 | 12000 |    1 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |               Clock Net Name              |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------+
| BUFG        | BUFHCE_X1Y0 |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | instance_name/inst/clkfbout_buf_clk_wiz_0 |
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  48 |     0 |        0 | instance_name/inst/clk_out1               |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+-------------------------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells instance_name/inst/clkout1_buf]
set_property LOC BUFGCTRL_X0Y1 [get_cells instance_name/inst/clkf_buf]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y0 [get_cells instance_name/inst/mmcm_adv_inst]

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine
set_property LOC IOB_X0Y22 [get_cells SCLK_OBUF_inst]

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk]

# Clock net "instance_name/inst/clk_out1" driven by instance "instance_name/inst/clkout1_buf" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_instance_name/inst/clk_out1}
add_cells_to_pblock [get_pblocks  {CLKAG_instance_name/inst/clk_out1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="instance_name/inst/clk_out1"}]]]
resize_pblock [get_pblocks {CLKAG_instance_name/inst/clk_out1}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "mmcm/SCLK_OBUF" driven by instance "mmcm/SCLK_OBUF_inst_i_1" located at site "SLICE_X54Y22"
#startgroup
create_pblock {CLKAG_mmcm/SCLK_OBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_mmcm/SCLK_OBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=SCLK_OBUF_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm/SCLK_OBUF"}]]]
resize_pblock [get_pblocks {CLKAG_mmcm/SCLK_OBUF}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "mmcm/clk_1KHz" driven by instance "mmcm/FSM_sequential_out[1]_i_2" located at site "SLICE_X61Y24"
#startgroup
create_pblock {CLKAG_mmcm/clk_1KHz}
add_cells_to_pblock [get_pblocks  {CLKAG_mmcm/clk_1KHz}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm/clk_1KHz"}]]]
resize_pblock [get_pblocks {CLKAG_mmcm/clk_1KHz}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "mmcm/clk_2Hz" driven by instance "mmcm/count_1s[3]_i_2" located at site "SLICE_X64Y27"
#startgroup
create_pblock {CLKAG_mmcm/clk_2Hz}
add_cells_to_pblock [get_pblocks  {CLKAG_mmcm/clk_2Hz}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="mmcm/clk_2Hz"}]]]
resize_pblock [get_pblocks {CLKAG_mmcm/clk_2Hz}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
