INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.srcs/sources_1/new/fulladd1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.srcs/sim_1/new/fulladd1_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladd1_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex2/fulladd1_27/fulladd1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
