

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_readA'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    278|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     72|    -|
|Register         |        -|    -|     173|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     173|    350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_395_p2         |         +|   0|  0|  38|          31|           1|
    |add_ln50_fu_423_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln52_fu_465_p2         |         +|   0|  0|  15|           8|           8|
    |j_6_fu_481_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_238           |       and|   0|  0|   2|           1|           1|
    |icmp_ln46_fu_389_p2        |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln48_fu_418_p2        |      icmp|   0|  0|  39|          32|          32|
    |i_2_fu_445_p3              |    select|   0|  0|  32|           1|          32|
    |j_5_fu_429_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 278|         171|         111|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_itr_2   |   9|          2|   31|         62|
    |ap_sig_allocacmp_j_load  |   9|          2|   32|         64|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_fu_128                 |   9|          2|   32|         64|
    |itr_fu_132               |   9|          2|   31|         62|
    |j_fu_124                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  161|        322|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |gmem_addr_read_reg_554                     |  32|   0|   32|          0|
    |i_fu_128                                   |  32|   0|   32|          0|
    |itr_fu_132                                 |  31|   0|   31|          0|
    |j_6_reg_579                                |  32|   0|   32|          0|
    |j_fu_124                                   |  32|   0|   32|          0|
    |lshr_ln_reg_574                            |   4|   0|    4|          0|
    |trunc_ln48_reg_550                         |   4|   0|    4|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 173|   0|  173|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readA|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readA|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readA|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readA|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readA|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  matmul_partition_Pipeline_readA|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                             gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                             gmem|       pointer|
|empty                  |   in|   31|     ap_none|                            empty|        scalar|
|sext_ln46              |   in|   62|     ap_none|                        sext_ln46|        scalar|
|A_15_address0          |  out|    4|   ap_memory|                             A_15|         array|
|A_15_ce0               |  out|    1|   ap_memory|                             A_15|         array|
|A_15_we0               |  out|    1|   ap_memory|                             A_15|         array|
|A_15_d0                |  out|   32|   ap_memory|                             A_15|         array|
|A_14_address0          |  out|    4|   ap_memory|                             A_14|         array|
|A_14_ce0               |  out|    1|   ap_memory|                             A_14|         array|
|A_14_we0               |  out|    1|   ap_memory|                             A_14|         array|
|A_14_d0                |  out|   32|   ap_memory|                             A_14|         array|
|A_13_address0          |  out|    4|   ap_memory|                             A_13|         array|
|A_13_ce0               |  out|    1|   ap_memory|                             A_13|         array|
|A_13_we0               |  out|    1|   ap_memory|                             A_13|         array|
|A_13_d0                |  out|   32|   ap_memory|                             A_13|         array|
|A_12_address0          |  out|    4|   ap_memory|                             A_12|         array|
|A_12_ce0               |  out|    1|   ap_memory|                             A_12|         array|
|A_12_we0               |  out|    1|   ap_memory|                             A_12|         array|
|A_12_d0                |  out|   32|   ap_memory|                             A_12|         array|
|A_11_address0          |  out|    4|   ap_memory|                             A_11|         array|
|A_11_ce0               |  out|    1|   ap_memory|                             A_11|         array|
|A_11_we0               |  out|    1|   ap_memory|                             A_11|         array|
|A_11_d0                |  out|   32|   ap_memory|                             A_11|         array|
|A_10_address0          |  out|    4|   ap_memory|                             A_10|         array|
|A_10_ce0               |  out|    1|   ap_memory|                             A_10|         array|
|A_10_we0               |  out|    1|   ap_memory|                             A_10|         array|
|A_10_d0                |  out|   32|   ap_memory|                             A_10|         array|
|A_9_address0           |  out|    4|   ap_memory|                              A_9|         array|
|A_9_ce0                |  out|    1|   ap_memory|                              A_9|         array|
|A_9_we0                |  out|    1|   ap_memory|                              A_9|         array|
|A_9_d0                 |  out|   32|   ap_memory|                              A_9|         array|
|A_8_address0           |  out|    4|   ap_memory|                              A_8|         array|
|A_8_ce0                |  out|    1|   ap_memory|                              A_8|         array|
|A_8_we0                |  out|    1|   ap_memory|                              A_8|         array|
|A_8_d0                 |  out|   32|   ap_memory|                              A_8|         array|
|A_7_address0           |  out|    4|   ap_memory|                              A_7|         array|
|A_7_ce0                |  out|    1|   ap_memory|                              A_7|         array|
|A_7_we0                |  out|    1|   ap_memory|                              A_7|         array|
|A_7_d0                 |  out|   32|   ap_memory|                              A_7|         array|
|A_6_address0           |  out|    4|   ap_memory|                              A_6|         array|
|A_6_ce0                |  out|    1|   ap_memory|                              A_6|         array|
|A_6_we0                |  out|    1|   ap_memory|                              A_6|         array|
|A_6_d0                 |  out|   32|   ap_memory|                              A_6|         array|
|A_5_address0           |  out|    4|   ap_memory|                              A_5|         array|
|A_5_ce0                |  out|    1|   ap_memory|                              A_5|         array|
|A_5_we0                |  out|    1|   ap_memory|                              A_5|         array|
|A_5_d0                 |  out|   32|   ap_memory|                              A_5|         array|
|A_4_address0           |  out|    4|   ap_memory|                              A_4|         array|
|A_4_ce0                |  out|    1|   ap_memory|                              A_4|         array|
|A_4_we0                |  out|    1|   ap_memory|                              A_4|         array|
|A_4_d0                 |  out|   32|   ap_memory|                              A_4|         array|
|A_3_address0           |  out|    4|   ap_memory|                              A_3|         array|
|A_3_ce0                |  out|    1|   ap_memory|                              A_3|         array|
|A_3_we0                |  out|    1|   ap_memory|                              A_3|         array|
|A_3_d0                 |  out|   32|   ap_memory|                              A_3|         array|
|A_2_address0           |  out|    4|   ap_memory|                              A_2|         array|
|A_2_ce0                |  out|    1|   ap_memory|                              A_2|         array|
|A_2_we0                |  out|    1|   ap_memory|                              A_2|         array|
|A_2_d0                 |  out|   32|   ap_memory|                              A_2|         array|
|A_1_address0           |  out|    4|   ap_memory|                              A_1|         array|
|A_1_ce0                |  out|    1|   ap_memory|                              A_1|         array|
|A_1_we0                |  out|    1|   ap_memory|                              A_1|         array|
|A_1_d0                 |  out|   32|   ap_memory|                              A_1|         array|
|A_address0             |  out|    4|   ap_memory|                                A|         array|
|A_ce0                  |  out|    1|   ap_memory|                                A|         array|
|A_we0                  |  out|    1|   ap_memory|                                A|         array|
|A_d0                   |  out|   32|   ap_memory|                                A|         array|
|dim                    |   in|   32|     ap_none|                              dim|        scalar|
+-----------------------+-----+-----+------------+---------------------------------+--------------+

