

================================================================
== Vivado HLS Report for 'conv2d'
================================================================
* Date:           Thu Dec 12 15:57:17 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        conv2d
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.13|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   12|   12|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   10|   10|         3|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      0|       0|     571|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     498|
|Register         |        -|      -|     248|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     248|    1069|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2d_mac_muladdbkb_U1  |conv2d_mac_muladdbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_800_p2                  |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_1_fu_638_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_0_2_fu_651_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_1_fu_677_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_2_fu_690_p2           |     *    |      0|  0|  41|           8|           8|
    |tmp_13_1_fu_664_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_13_2_fu_703_p2             |     *    |      0|  0|  41|           8|           8|
    |tmp_4_fu_625_p2                |     *    |      0|  0|  41|           8|           8|
    |i_1_fu_584_p2                  |     +    |      0|  0|  10|           2|           1|
    |indvar_flatten_next_fu_578_p2  |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_612_p2                  |     +    |      0|  0|  10|           2|           1|
    |res_d0                         |     +    |      0|  0|  16|          16|          16|
    |tmp1_fu_780_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_729_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp3_fu_735_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp4_fu_788_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_784_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_741_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp_6_fu_769_p2                |     +    |      0|  0|  16|           5|           5|
    |tmp_2_fu_760_p2                |     -    |      0|  0|  16|           5|           5|
    |ap_condition_154               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_173               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_186               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_203               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_212               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_262               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_266               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_268               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_271               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_274               |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_572_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_590_p2             |   icmp   |      0|  0|   8|           2|           2|
    |j_mid2_fu_596_p3               |  select  |      0|  0|   2|           1|           1|
    |tmp_mid2_v_fu_604_p3           |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 571|         215|         211|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                      |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_347_p4                   |   9|          2|    2|          4|
    |ap_phi_reg_pp0_iter1_a_load_0_0_phi_reg_365  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_0_1_phi_reg_388  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_0_2_phi_reg_411  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_1_0_phi_reg_434  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_1_1_phi_reg_457  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_1_2_phi_reg_480  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_2_0_phi_reg_503  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_526  |  47|         10|    8|         80|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_549  |  47|         10|    8|         80|
    |i_reg_343                                    |   9|          2|    2|          4|
    |indvar_flatten_reg_332                       |   9|          2|    4|          8|
    |j_reg_354                                    |   9|          2|    2|          4|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 498|        106|   85|        748|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_a_load_0_0_phi_reg_365  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_0_1_phi_reg_388  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_0_2_phi_reg_411  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_1_0_phi_reg_434  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_1_1_phi_reg_457  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_1_2_phi_reg_480  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_0_phi_reg_503  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_1_phi_reg_526  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_a_load_2_2_phi_reg_549  |   8|   0|    8|          0|
    |b_0_0_read_reg_996                           |   8|   0|    8|          0|
    |b_0_1_read_reg_1001                          |   8|   0|    8|          0|
    |b_0_2_read_reg_1011                          |   8|   0|    8|          0|
    |b_1_0_read_reg_1016                          |   8|   0|    8|          0|
    |b_1_1_read_reg_1021                          |   8|   0|    8|          0|
    |b_1_2_read_reg_1026                          |   8|   0|    8|          0|
    |b_2_0_read_reg_1036                          |   8|   0|    8|          0|
    |b_2_1_read_reg_1041                          |   8|   0|    8|          0|
    |b_2_2_read_reg_1051                          |   8|   0|    8|          0|
    |exitcond_flatten_reg_970                     |   1|   0|    1|          0|
    |exitcond_flatten_reg_970_pp0_iter1_reg       |   1|   0|    1|          0|
    |i_reg_343                                    |   2|   0|    2|          0|
    |indvar_flatten_reg_332                       |   4|   0|    4|          0|
    |j_mid2_reg_979                               |   2|   0|    2|          0|
    |j_mid2_reg_979_pp0_iter1_reg                 |   2|   0|    2|          0|
    |j_reg_354                                    |   2|   0|    2|          0|
    |tmp2_reg_1071                                |  16|   0|   16|          0|
    |tmp3_reg_1076                                |  16|   0|   16|          0|
    |tmp6_reg_1081                                |  16|   0|   16|          0|
    |tmp_13_1_1_reg_1061                          |  16|   0|   16|          0|
    |tmp_13_1_2_reg_1066                          |  16|   0|   16|          0|
    |tmp_mid2_v_reg_984                           |   2|   0|    2|          0|
    |tmp_mid2_v_reg_984_pp0_iter1_reg             |   2|   0|    2|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 248|   0|  248|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    conv2d    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    conv2d    | return value |
|a_0_0         |  in |    8|   ap_none  |     a_0_0    |    pointer   |
|a_0_1         |  in |    8|   ap_none  |     a_0_1    |    pointer   |
|a_0_2         |  in |    8|   ap_none  |     a_0_2    |    pointer   |
|a_0_3         |  in |    8|   ap_none  |     a_0_3    |    pointer   |
|a_0_4         |  in |    8|   ap_none  |     a_0_4    |    pointer   |
|a_1_0         |  in |    8|   ap_none  |     a_1_0    |    pointer   |
|a_1_1         |  in |    8|   ap_none  |     a_1_1    |    pointer   |
|a_1_2         |  in |    8|   ap_none  |     a_1_2    |    pointer   |
|a_1_3         |  in |    8|   ap_none  |     a_1_3    |    pointer   |
|a_1_4         |  in |    8|   ap_none  |     a_1_4    |    pointer   |
|a_2_0         |  in |    8|   ap_none  |     a_2_0    |    pointer   |
|a_2_1         |  in |    8|   ap_none  |     a_2_1    |    pointer   |
|a_2_2         |  in |    8|   ap_none  |     a_2_2    |    pointer   |
|a_2_3         |  in |    8|   ap_none  |     a_2_3    |    pointer   |
|a_2_4         |  in |    8|   ap_none  |     a_2_4    |    pointer   |
|a_3_0         |  in |    8|   ap_none  |     a_3_0    |    pointer   |
|a_3_1         |  in |    8|   ap_none  |     a_3_1    |    pointer   |
|a_3_2         |  in |    8|   ap_none  |     a_3_2    |    pointer   |
|a_3_3         |  in |    8|   ap_none  |     a_3_3    |    pointer   |
|a_3_4         |  in |    8|   ap_none  |     a_3_4    |    pointer   |
|a_4_0         |  in |    8|   ap_none  |     a_4_0    |    pointer   |
|a_4_1         |  in |    8|   ap_none  |     a_4_1    |    pointer   |
|a_4_2         |  in |    8|   ap_none  |     a_4_2    |    pointer   |
|a_4_3         |  in |    8|   ap_none  |     a_4_3    |    pointer   |
|a_4_4         |  in |    8|   ap_none  |     a_4_4    |    pointer   |
|b_0_0         |  in |    8|   ap_none  |     b_0_0    |    pointer   |
|b_0_1         |  in |    8|   ap_none  |     b_0_1    |    pointer   |
|b_0_2         |  in |    8|   ap_none  |     b_0_2    |    pointer   |
|b_1_0         |  in |    8|   ap_none  |     b_1_0    |    pointer   |
|b_1_1         |  in |    8|   ap_none  |     b_1_1    |    pointer   |
|b_1_2         |  in |    8|   ap_none  |     b_1_2    |    pointer   |
|b_2_0         |  in |    8|   ap_none  |     b_2_0    |    pointer   |
|b_2_1         |  in |    8|   ap_none  |     b_2_1    |    pointer   |
|b_2_2         |  in |    8|   ap_none  |     b_2_2    |    pointer   |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_4), !map !7"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_3), !map !13"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_2), !map !19"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_1), !map !25"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_4_0), !map !31"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_4), !map !37"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_3), !map !42"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_2), !map !47"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_1), !map !52"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_3_0), !map !57"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_4), !map !62"
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_3), !map !67"
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_2), !map !72"
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_1), !map !77"
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_2_0), !map !82"
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_4), !map !87"
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_3), !map !92"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_2), !map !97"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_1), !map !102"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_1_0), !map !107"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_4), !map !112"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_3), !map !117"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_2), !map !122"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_1), !map !127"
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %a_0_0), !map !132"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_2_2), !map !137"
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_2_1), !map !141"
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_2_0), !map !145"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_1_2), !map !149"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_1_1), !map !153"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_1_0), !map !157"
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_0_2), !map !161"
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_0_1), !map !165"
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %b_0_0), !map !169"
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !173"
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv2d_str) nounwind"
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%a_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_1)" [conv2d.cpp:16]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%a_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_2)" [conv2d.cpp:16]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%a_0_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_3)" [conv2d.cpp:16]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%a_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_2)" [conv2d.cpp:16]
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%a_1_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_3)" [conv2d.cpp:16]
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%a_1_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_4)" [conv2d.cpp:16]
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%a_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_1)" [conv2d.cpp:16]
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_1_0)" [conv2d.cpp:16]
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%a_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_0)" [conv2d.cpp:16]
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%a_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_1)" [conv2d.cpp:16]
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%a_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_2)" [conv2d.cpp:16]
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%a_2_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_3)" [conv2d.cpp:16]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%a_2_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_2_4)" [conv2d.cpp:16]
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%a_3_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_2)" [conv2d.cpp:16]
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%a_3_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_3)" [conv2d.cpp:16]
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%a_3_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_4)" [conv2d.cpp:16]
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%a_3_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_1)" [conv2d.cpp:16]
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%a_3_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_3_0)" [conv2d.cpp:16]
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%a_4_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_1)" [conv2d.cpp:16]
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%a_4_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_2)" [conv2d.cpp:16]
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%a_4_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_3)" [conv2d.cpp:16]
ST_1 : Operation 63 [1/1] (1.30ns)   --->   "br label %1" [conv2d.cpp:9]

 <State 2> : 3.48ns
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %branch42228 ]"
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %tmp_mid2_v, %branch42228 ]" [conv2d.cpp:13]
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %0 ], [ %j_1, %branch42228 ]"
ST_2 : Operation 67 [1/1] (1.09ns)   --->   "%exitcond_flatten = icmp eq i4 %indvar_flatten, -7"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"
ST_2 : Operation 69 [1/1] (1.52ns)   --->   "%indvar_flatten_next = add i4 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 71 [1/1] (1.27ns)   --->   "%i_1 = add i2 %i, 1" [conv2d.cpp:9]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.89ns)   --->   "%exitcond = icmp eq i2 %j, -1" [conv2d.cpp:11]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.81ns)   --->   "%j_mid2 = select i1 %exitcond, i2 0, i2 %j" [conv2d.cpp:11]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.81ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i2 %i_1, i2 %i" [conv2d.cpp:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch42227 [
    i2 0, label %branch012
    i2 1, label %branch41225
  ]" [conv2d.cpp:16]
ST_2 : Operation 76 [1/1] (1.77ns)   --->   "br label %branch012" [conv2d.cpp:16]
ST_2 : Operation 77 [1/1] (1.77ns)   --->   "br label %branch012" [conv2d.cpp:16]
ST_2 : Operation 78 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch217 [
    i2 0, label %branch013
    i2 1, label %branch012
  ]" [conv2d.cpp:16]
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%a_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_0)" [conv2d.cpp:16]
ST_2 : Operation 80 [1/1] (1.77ns)   --->   "br label %branch012" [conv2d.cpp:16]
ST_2 : Operation 81 [1/1] (1.77ns)   --->   "br label %branch012" [conv2d.cpp:16]
ST_2 : Operation 82 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch275 [
    i2 0, label %branch012
    i2 1, label %branch173
  ]" [conv2d.cpp:16]
ST_2 : Operation 83 [1/1] (1.77ns)   --->   "br label %branch012" [conv2d.cpp:16]
ST_2 : Operation 84 [1/1] (1.77ns)   --->   "br label %branch012" [conv2d.cpp:16]
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%b_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_0_0)" [conv2d.cpp:16]
ST_2 : Operation 86 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch38212 [
    i2 0, label %branch537
    i2 1, label %branch37210
  ]" [conv2d.cpp:16]
ST_2 : Operation 87 [1/1] (1.77ns)   --->   "br label %branch537" [conv2d.cpp:16]
ST_2 : Operation 88 [1/1] (1.77ns)   --->   "br label %branch537" [conv2d.cpp:16]
ST_2 : Operation 89 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch844 [
    i2 0, label %branch537
    i2 1, label %branch742
  ]" [conv2d.cpp:16]
ST_2 : Operation 90 [1/1] (1.77ns)   --->   "br label %branch537" [conv2d.cpp:16]
ST_2 : Operation 91 [1/1] (1.77ns)   --->   "br label %branch537" [conv2d.cpp:16]
ST_2 : Operation 92 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch8109 [
    i2 0, label %branch537
    i2 1, label %branch7107
  ]" [conv2d.cpp:16]
ST_2 : Operation 93 [1/1] (1.77ns)   --->   "br label %branch537" [conv2d.cpp:16]
ST_2 : Operation 94 [1/1] (1.77ns)   --->   "br label %branch537" [conv2d.cpp:16]
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%b_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_0_1)" [conv2d.cpp:16]
ST_2 : Operation 96 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch34197 [
    i2 0, label %branch1067
    i2 1, label %branch33195
  ]" [conv2d.cpp:16]
ST_2 : Operation 97 [1/1] (1.77ns)   --->   "br label %branch1067" [conv2d.cpp:16]
ST_2 : Operation 98 [1/1] (1.77ns)   --->   "br label %branch1067" [conv2d.cpp:16]
ST_2 : Operation 99 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch1476 [
    i2 0, label %branch1067
    i2 1, label %branch1374
  ]" [conv2d.cpp:16]
ST_2 : Operation 100 [1/1] (1.77ns)   --->   "br label %branch1067" [conv2d.cpp:16]
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%a_0_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_0_4)" [conv2d.cpp:16]
ST_2 : Operation 102 [1/1] (1.77ns)   --->   "br label %branch1067" [conv2d.cpp:16]
ST_2 : Operation 103 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch14133 [
    i2 0, label %branch1067
    i2 1, label %branch13131
  ]" [conv2d.cpp:16]
ST_2 : Operation 104 [1/1] (1.77ns)   --->   "br label %branch1067" [conv2d.cpp:16]
ST_2 : Operation 105 [1/1] (1.77ns)   --->   "br label %branch1067" [conv2d.cpp:16]
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%b_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_0_2)" [conv2d.cpp:16]
ST_2 : Operation 107 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch17148 [
    i2 0, label %branch16171
    i2 1, label %branch16146
  ]" [conv2d.cpp:16]
ST_2 : Operation 108 [1/1] (1.77ns)   --->   "br label %branch16171" [conv2d.cpp:16]
ST_2 : Operation 109 [1/1] (1.77ns)   --->   "br label %branch16171" [conv2d.cpp:16]
ST_2 : Operation 110 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch27176 [
    i2 0, label %branch16171
    i2 1, label %branch26174
  ]" [conv2d.cpp:16]
ST_2 : Operation 111 [1/1] (1.77ns)   --->   "br label %branch16171" [conv2d.cpp:16]
ST_2 : Operation 112 [1/1] (1.77ns)   --->   "br label %branch16171" [conv2d.cpp:16]
ST_2 : Operation 113 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch27238 [
    i2 0, label %branch16171
    i2 1, label %branch26236
  ]" [conv2d.cpp:16]
ST_2 : Operation 114 [1/1] (1.77ns)   --->   "br label %branch16171" [conv2d.cpp:16]
ST_2 : Operation 115 [1/1] (1.77ns)   --->   "br label %branch16171" [conv2d.cpp:16]
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%b_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_1_0)" [conv2d.cpp:16]
ST_2 : Operation 117 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch23167 [
    i2 0, label %branch21154
    i2 1, label %branch22165
  ]" [conv2d.cpp:16]
ST_2 : Operation 118 [1/1] (1.77ns)   --->   "br label %branch21154" [conv2d.cpp:16]
ST_2 : Operation 119 [1/1] (1.77ns)   --->   "br label %branch21154" [conv2d.cpp:16]
ST_2 : Operation 120 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch23161 [
    i2 0, label %branch21154
    i2 1, label %branch22159
  ]" [conv2d.cpp:16]
ST_2 : Operation 121 [1/1] (1.77ns)   --->   "br label %branch21154" [conv2d.cpp:16]
ST_2 : Operation 122 [1/1] (1.77ns)   --->   "br label %branch21154" [conv2d.cpp:16]
ST_2 : Operation 123 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch23223 [
    i2 0, label %branch21154
    i2 1, label %branch22221
  ]" [conv2d.cpp:16]
ST_2 : Operation 124 [1/1] (1.77ns)   --->   "br label %branch21154" [conv2d.cpp:16]
ST_2 : Operation 125 [1/1] (1.77ns)   --->   "br label %branch21154" [conv2d.cpp:16]
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%b_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_1_1)" [conv2d.cpp:16]
ST_2 : Operation 127 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch29186 [
    i2 0, label %branch26137
    i2 1, label %branch28184
  ]" [conv2d.cpp:16]
ST_2 : Operation 128 [1/1] (1.77ns)   --->   "br label %branch26137" [conv2d.cpp:16]
ST_2 : Operation 129 [1/1] (1.77ns)   --->   "br label %branch26137" [conv2d.cpp:16]
ST_2 : Operation 130 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch19146 [
    i2 0, label %branch26137
    i2 1, label %branch18144
  ]" [conv2d.cpp:16]
ST_2 : Operation 131 [1/1] (1.77ns)   --->   "br label %branch26137" [conv2d.cpp:16]
ST_2 : Operation 132 [1/1] (1.77ns)   --->   "br label %branch26137" [conv2d.cpp:16]
ST_2 : Operation 133 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch19207 [
    i2 0, label %branch26137
    i2 1, label %branch18205
  ]" [conv2d.cpp:16]
ST_2 : Operation 134 [1/1] (1.77ns)   --->   "br label %branch26137" [conv2d.cpp:16]
ST_2 : Operation 135 [1/1] (1.77ns)   --->   "br label %branch26137" [conv2d.cpp:16]
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%b_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_1_2)" [conv2d.cpp:16]
ST_2 : Operation 137 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch12177 [
    i2 0, label %branch32194
    i2 1, label %branch11175
  ]" [conv2d.cpp:16]
ST_2 : Operation 138 [1/1] (1.77ns)   --->   "br label %branch32194" [conv2d.cpp:16]
ST_2 : Operation 139 [1/1] (1.77ns)   --->   "br label %branch32194" [conv2d.cpp:16]
ST_2 : Operation 140 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch32199 [
    i2 0, label %branch32194
    i2 1, label %branch31197
  ]" [conv2d.cpp:16]
ST_2 : Operation 141 [1/1] (1.77ns)   --->   "br label %branch32194" [conv2d.cpp:16]
ST_2 : Operation 142 [1/1] (1.77ns)   --->   "br label %branch32194" [conv2d.cpp:16]
ST_2 : Operation 143 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch32296 [
    i2 0, label %branch30292
    i2 1, label %branch32194
  ]" [conv2d.cpp:16]
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%a_4_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_0)" [conv2d.cpp:16]
ST_2 : Operation 145 [1/1] (1.77ns)   --->   "br label %branch32194" [conv2d.cpp:16]
ST_2 : Operation 146 [1/1] (1.77ns)   --->   "br label %branch32194" [conv2d.cpp:16]
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%b_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_2_0)" [conv2d.cpp:16]
ST_2 : Operation 148 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch8132 [
    i2 0, label %branch37211
    i2 1, label %branch7130
  ]" [conv2d.cpp:16]
ST_2 : Operation 149 [1/1] (1.77ns)   --->   "br label %branch37211" [conv2d.cpp:16]
ST_2 : Operation 150 [1/1] (1.77ns)   --->   "br label %branch37211" [conv2d.cpp:16]
ST_2 : Operation 151 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch38218 [
    i2 0, label %branch37211
    i2 1, label %branch37216
  ]" [conv2d.cpp:16]
ST_2 : Operation 152 [1/1] (1.77ns)   --->   "br label %branch37211" [conv2d.cpp:16]
ST_2 : Operation 153 [1/1] (1.77ns)   --->   "br label %branch37211" [conv2d.cpp:16]
ST_2 : Operation 154 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch38315 [
    i2 0, label %branch37211
    i2 1, label %branch37313
  ]" [conv2d.cpp:16]
ST_2 : Operation 155 [1/1] (1.77ns)   --->   "br label %branch37211" [conv2d.cpp:16]
ST_2 : Operation 156 [1/1] (1.77ns)   --->   "br label %branch37211" [conv2d.cpp:16]
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%b_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_2_1)" [conv2d.cpp:16]
ST_2 : Operation 158 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch483 [
    i2 0, label %branch42228
    i2 1, label %branch381
  ]" [conv2d.cpp:16]
ST_2 : Operation 159 [1/1] (1.77ns)   --->   "br label %branch42228" [conv2d.cpp:16]
ST_2 : Operation 160 [1/1] (1.77ns)   --->   "br label %branch42228" [conv2d.cpp:16]
ST_2 : Operation 161 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch44237 [
    i2 0, label %branch42228
    i2 1, label %branch43235
  ]" [conv2d.cpp:16]
ST_2 : Operation 162 [1/1] (1.77ns)   --->   "br label %branch42228" [conv2d.cpp:16]
ST_2 : Operation 163 [1/1] (1.77ns)   --->   "br label %branch42228" [conv2d.cpp:16]
ST_2 : Operation 164 [1/1] (1.77ns)   --->   "switch i2 %j_mid2, label %branch44334 [
    i2 0, label %branch42228
    i2 1, label %branch43332
  ]" [conv2d.cpp:16]
ST_2 : Operation 165 [1/1] (1.77ns)   --->   "br label %branch42228" [conv2d.cpp:16]
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%a_4_4_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %a_4_4)" [conv2d.cpp:16]
ST_2 : Operation 167 [1/1] (1.77ns)   --->   "br label %branch42228" [conv2d.cpp:16]
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%b_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %b_2_2)" [conv2d.cpp:16]
ST_2 : Operation 169 [1/1] (1.27ns)   --->   "%j_1 = add i2 %j_mid2, 1" [conv2d.cpp:11]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 8.06ns
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%a_load_0_0_phi = phi i8 [ %a_0_0_read, %branch013 ], [ %a_0_2_read, %branch217 ], [ %a_1_1_read, %branch41225 ], [ %a_1_2_read, %branch42227 ], [ %a_2_1_read, %branch173 ], [ %a_2_2_read, %branch275 ], [ %a_0_1_read, %branch0 ], [ %a_1_0_read, %branch1 ], [ %a_2_0_read, %branch2 ]" [conv2d.cpp:16]
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_s = sext i8 %a_load_0_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = sext i8 %b_0_0_read to i16" [conv2d.cpp:16]
ST_3 : Operation 173 [1/1] (3.61ns)   --->   "%tmp_4 = mul i16 %tmp_1, %tmp_s" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch7 [
    i2 0, label %branch5
    i2 1, label %branch6
  ]" [conv2d.cpp:16]
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%a_load_0_1_phi = phi i8 [ %a_0_2_read, %branch742 ], [ %a_0_3_read, %branch844 ], [ %a_1_2_read, %branch37210 ], [ %a_1_3_read, %branch38212 ], [ %a_2_2_read, %branch7107 ], [ %a_2_3_read, %branch8109 ], [ %a_0_1_read, %branch5 ], [ %a_1_1_read, %branch6 ], [ %a_2_1_read, %branch7 ]" [conv2d.cpp:16]
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_10_0_1 = sext i8 %a_load_0_1_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_12_0_1 = sext i8 %b_0_1_read to i16" [conv2d.cpp:16]
ST_3 : Operation 178 [1/1] (3.61ns)   --->   "%tmp_13_0_1 = mul i16 %tmp_12_0_1, %tmp_10_0_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch12 [
    i2 0, label %branch10
    i2 1, label %branch11
  ]" [conv2d.cpp:16]
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%a_load_0_2_phi = phi i8 [ %a_0_3_read, %branch1374 ], [ %a_0_4_read, %branch1476 ], [ %a_1_3_read, %branch33195 ], [ %a_1_4_read, %branch34197 ], [ %a_2_3_read, %branch13131 ], [ %a_2_4_read, %branch14133 ], [ %a_0_2_read, %branch10 ], [ %a_1_2_read, %branch11 ], [ %a_2_2_read, %branch12 ]" [conv2d.cpp:16]
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_10_0_2 = sext i8 %a_load_0_2_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_12_0_2 = sext i8 %b_0_2_read to i16" [conv2d.cpp:16]
ST_3 : Operation 183 [1/1] (3.61ns)   --->   "%tmp_13_0_2 = mul i16 %tmp_12_0_2, %tmp_10_0_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch18 [
    i2 0, label %branch16
    i2 1, label %branch17
  ]" [conv2d.cpp:16]
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%a_load_1_0_phi = phi i8 [ %a_1_1_read, %branch26174 ], [ %a_1_2_read, %branch27176 ], [ %a_2_1_read, %branch16146 ], [ %a_2_2_read, %branch17148 ], [ %a_3_1_read, %branch26236 ], [ %a_3_2_read, %branch27238 ], [ %a_1_0_read, %branch16 ], [ %a_2_0_read, %branch17 ], [ %a_3_0_read, %branch18 ]" [conv2d.cpp:16]
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_10_1 = sext i8 %a_load_1_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_12_1 = sext i8 %b_1_0_read to i16" [conv2d.cpp:16]
ST_3 : Operation 188 [1/1] (3.61ns)   --->   "%tmp_13_1 = mul i16 %tmp_10_1, %tmp_12_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch23 [
    i2 0, label %branch21
    i2 1, label %branch22
  ]" [conv2d.cpp:16]
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%a_load_1_1_phi = phi i8 [ %a_1_2_read, %branch22159 ], [ %a_1_3_read, %branch23161 ], [ %a_2_2_read, %branch22165 ], [ %a_2_3_read, %branch23167 ], [ %a_3_2_read, %branch22221 ], [ %a_3_3_read, %branch23223 ], [ %a_1_1_read, %branch21 ], [ %a_2_1_read, %branch22 ], [ %a_3_1_read, %branch23 ]" [conv2d.cpp:16]
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_10_1_1 = sext i8 %a_load_1_1_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_12_1_1 = sext i8 %b_1_1_read to i16" [conv2d.cpp:16]
ST_3 : Operation 193 [1/1] (3.61ns)   --->   "%tmp_13_1_1 = mul i16 %tmp_10_1_1, %tmp_12_1_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch28 [
    i2 0, label %branch26
    i2 1, label %branch27
  ]" [conv2d.cpp:16]
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%a_load_1_2_phi = phi i8 [ %a_1_3_read, %branch18144 ], [ %a_1_4_read, %branch19146 ], [ %a_2_3_read, %branch28184 ], [ %a_2_4_read, %branch29186 ], [ %a_3_3_read, %branch18205 ], [ %a_3_4_read, %branch19207 ], [ %a_1_2_read, %branch26 ], [ %a_2_2_read, %branch27 ], [ %a_3_2_read, %branch28 ]" [conv2d.cpp:16]
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_10_1_2 = sext i8 %a_load_1_2_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_12_1_2 = sext i8 %b_1_2_read to i16" [conv2d.cpp:16]
ST_3 : Operation 198 [1/1] (3.61ns)   --->   "%tmp_13_1_2 = mul i16 %tmp_12_1_2, %tmp_10_1_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch34 [
    i2 0, label %branch32
    i2 1, label %branch33
  ]" [conv2d.cpp:16]
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%a_load_2_0_phi = phi i8 [ %a_2_1_read, %branch31197 ], [ %a_2_2_read, %branch32199 ], [ %a_3_1_read, %branch11175 ], [ %a_3_2_read, %branch12177 ], [ %a_4_0_read, %branch30292 ], [ %a_4_2_read, %branch32296 ], [ %a_2_0_read, %branch32 ], [ %a_3_0_read, %branch33 ], [ %a_4_1_read, %branch34 ]" [conv2d.cpp:16]
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_10_2 = sext i8 %a_load_2_0_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_12_2 = sext i8 %b_2_0_read to i16" [conv2d.cpp:16]
ST_3 : Operation 203 [1/1] (3.61ns)   --->   "%tmp_13_2 = mul i16 %tmp_10_2, %tmp_12_2" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch39 [
    i2 0, label %branch37
    i2 1, label %branch38
  ]" [conv2d.cpp:16]
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%a_load_2_1_phi = phi i8 [ %a_2_2_read, %branch37216 ], [ %a_2_3_read, %branch38218 ], [ %a_3_2_read, %branch7130 ], [ %a_3_3_read, %branch8132 ], [ %a_4_2_read, %branch37313 ], [ %a_4_3_read, %branch38315 ], [ %a_2_1_read, %branch37 ], [ %a_3_1_read, %branch38 ], [ %a_4_1_read, %branch39 ]" [conv2d.cpp:16]
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_10_2_1 = sext i8 %a_load_2_1_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_12_2_1 = sext i8 %b_2_1_read to i16" [conv2d.cpp:16]
ST_3 : Operation 208 [1/1] (3.61ns)   --->   "%tmp_13_2_1 = mul i16 %tmp_10_2_1, %tmp_12_2_1" [conv2d.cpp:16]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch44 [
    i2 0, label %branch42
    i2 1, label %branch43
  ]" [conv2d.cpp:16]
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%a_load_2_2_phi = phi i8 [ %a_2_3_read, %branch43235 ], [ %a_2_4_read, %branch44237 ], [ %a_3_3_read, %branch381 ], [ %a_3_4_read, %branch483 ], [ %a_4_3_read, %branch43332 ], [ %a_4_4_read, %branch44334 ], [ %a_2_2_read, %branch42 ], [ %a_3_2_read, %branch43 ], [ %a_4_2_read, %branch44 ]" [conv2d.cpp:16]
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_10_2_2 = sext i8 %a_load_2_2_phi to i16" [conv2d.cpp:16]
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_12_2_2 = sext i8 %b_2_2_read to i16" [conv2d.cpp:16]
ST_3 : Operation 213 [1/1] (2.82ns)   --->   "%tmp_13_2_2 = mul i16 %tmp_10_2_2, %tmp_12_2_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 214 [1/1] (1.72ns)   --->   "%tmp2 = add i16 %tmp_4, %tmp_13_0_1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (1.72ns)   --->   "%tmp3 = add i16 %tmp_13_0_2, %tmp_13_1" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (2.73ns)   --->   "%tmp7 = add i16 %tmp_13_2_1, %tmp_13_2_2" [conv2d.cpp:16]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 217 [1/1] (1.72ns)   --->   "%tmp6 = add i16 %tmp7, %tmp_13_2" [conv2d.cpp:16]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 8.13ns
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)"
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i2 %tmp_mid2_v to i5" [conv2d.cpp:13]
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_mid2_v, i2 0)" [conv2d.cpp:13]
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp to i5" [conv2d.cpp:13]
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_2 = sub i5 %p_shl_cast, %tmp_mid2_cast" [conv2d.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind" [conv2d.cpp:11]
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2d.cpp:12]
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i2 %j_mid2 to i5" [conv2d.cpp:13]
ST_4 : Operation 227 [1/1] (2.79ns) (root node of TernaryAdder)   --->   "%tmp_6 = add i5 %tmp_2, %tmp_3_cast" [conv2d.cpp:13]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_6_cast = sext i5 %tmp_6 to i64" [conv2d.cpp:13]
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_6_cast" [conv2d.cpp:13]
ST_4 : Operation 230 [1/1] (0.99ns)   --->   "switch i2 %tmp_mid2_v, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [conv2d.cpp:16]
ST_4 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %tmp3, %tmp2" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp_13_1_1, %tmp_13_1_2" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 233 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp6, %tmp5" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (3.18ns) (root node of TernaryAdder)   --->   "%tmp_14_2_2 = add i16 %tmp4, %tmp1" [conv2d.cpp:16]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.59> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 235 [1/1] (1.75ns)   --->   "store i16 %tmp_14_2_2, i16* %res_addr, align 2" [conv2d.cpp:16]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv2d.cpp:19]
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "br label %1"

 <State 5> : 0.00ns
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "ret void" [conv2d.cpp:21]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_2_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_3_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_4_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6          (specbitsmap      ) [ 000000]
StgValue_7          (specbitsmap      ) [ 000000]
StgValue_8          (specbitsmap      ) [ 000000]
StgValue_9          (specbitsmap      ) [ 000000]
StgValue_10         (specbitsmap      ) [ 000000]
StgValue_11         (specbitsmap      ) [ 000000]
StgValue_12         (specbitsmap      ) [ 000000]
StgValue_13         (specbitsmap      ) [ 000000]
StgValue_14         (specbitsmap      ) [ 000000]
StgValue_15         (specbitsmap      ) [ 000000]
StgValue_16         (specbitsmap      ) [ 000000]
StgValue_17         (specbitsmap      ) [ 000000]
StgValue_18         (specbitsmap      ) [ 000000]
StgValue_19         (specbitsmap      ) [ 000000]
StgValue_20         (specbitsmap      ) [ 000000]
StgValue_21         (specbitsmap      ) [ 000000]
StgValue_22         (specbitsmap      ) [ 000000]
StgValue_23         (specbitsmap      ) [ 000000]
StgValue_24         (specbitsmap      ) [ 000000]
StgValue_25         (specbitsmap      ) [ 000000]
StgValue_26         (specbitsmap      ) [ 000000]
StgValue_27         (specbitsmap      ) [ 000000]
StgValue_28         (specbitsmap      ) [ 000000]
StgValue_29         (specbitsmap      ) [ 000000]
StgValue_30         (specbitsmap      ) [ 000000]
StgValue_31         (specbitsmap      ) [ 000000]
StgValue_32         (specbitsmap      ) [ 000000]
StgValue_33         (specbitsmap      ) [ 000000]
StgValue_34         (specbitsmap      ) [ 000000]
StgValue_35         (specbitsmap      ) [ 000000]
StgValue_36         (specbitsmap      ) [ 000000]
StgValue_37         (specbitsmap      ) [ 000000]
StgValue_38         (specbitsmap      ) [ 000000]
StgValue_39         (specbitsmap      ) [ 000000]
StgValue_40         (specbitsmap      ) [ 000000]
StgValue_41         (spectopmodule    ) [ 000000]
a_0_1_read          (read             ) [ 001110]
a_0_2_read          (read             ) [ 001110]
a_0_3_read          (read             ) [ 001110]
a_1_2_read          (read             ) [ 001110]
a_1_3_read          (read             ) [ 001110]
a_1_4_read          (read             ) [ 001110]
a_1_1_read          (read             ) [ 001110]
a_1_0_read          (read             ) [ 001110]
a_2_0_read          (read             ) [ 001110]
a_2_1_read          (read             ) [ 001110]
a_2_2_read          (read             ) [ 001110]
a_2_3_read          (read             ) [ 001110]
a_2_4_read          (read             ) [ 001110]
a_3_2_read          (read             ) [ 001110]
a_3_3_read          (read             ) [ 001110]
a_3_4_read          (read             ) [ 001110]
a_3_1_read          (read             ) [ 001110]
a_3_0_read          (read             ) [ 001110]
a_4_1_read          (read             ) [ 001110]
a_4_2_read          (read             ) [ 001110]
a_4_3_read          (read             ) [ 001110]
StgValue_63         (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
i                   (phi              ) [ 001000]
j                   (phi              ) [ 001000]
exitcond_flatten    (icmp             ) [ 001110]
empty               (speclooptripcount) [ 000000]
indvar_flatten_next (add              ) [ 011110]
StgValue_70         (br               ) [ 000000]
i_1                 (add              ) [ 000000]
exitcond            (icmp             ) [ 000000]
j_mid2              (select           ) [ 001110]
tmp_mid2_v          (select           ) [ 011110]
StgValue_75         (switch           ) [ 001110]
StgValue_76         (br               ) [ 001110]
StgValue_77         (br               ) [ 001110]
StgValue_78         (switch           ) [ 001110]
a_0_0_read          (read             ) [ 001110]
StgValue_80         (br               ) [ 001110]
StgValue_81         (br               ) [ 001110]
StgValue_82         (switch           ) [ 001110]
StgValue_83         (br               ) [ 001110]
StgValue_84         (br               ) [ 001110]
b_0_0_read          (read             ) [ 001100]
StgValue_86         (switch           ) [ 001110]
StgValue_87         (br               ) [ 001110]
StgValue_88         (br               ) [ 001110]
StgValue_89         (switch           ) [ 001110]
StgValue_90         (br               ) [ 001110]
StgValue_91         (br               ) [ 001110]
StgValue_92         (switch           ) [ 001110]
StgValue_93         (br               ) [ 001110]
StgValue_94         (br               ) [ 001110]
b_0_1_read          (read             ) [ 001100]
StgValue_96         (switch           ) [ 001110]
StgValue_97         (br               ) [ 001110]
StgValue_98         (br               ) [ 001110]
StgValue_99         (switch           ) [ 001110]
StgValue_100        (br               ) [ 001110]
a_0_4_read          (read             ) [ 001110]
StgValue_102        (br               ) [ 001110]
StgValue_103        (switch           ) [ 001110]
StgValue_104        (br               ) [ 001110]
StgValue_105        (br               ) [ 001110]
b_0_2_read          (read             ) [ 001100]
StgValue_107        (switch           ) [ 001110]
StgValue_108        (br               ) [ 001110]
StgValue_109        (br               ) [ 001110]
StgValue_110        (switch           ) [ 001110]
StgValue_111        (br               ) [ 001110]
StgValue_112        (br               ) [ 001110]
StgValue_113        (switch           ) [ 001110]
StgValue_114        (br               ) [ 001110]
StgValue_115        (br               ) [ 001110]
b_1_0_read          (read             ) [ 001100]
StgValue_117        (switch           ) [ 001110]
StgValue_118        (br               ) [ 001110]
StgValue_119        (br               ) [ 001110]
StgValue_120        (switch           ) [ 001110]
StgValue_121        (br               ) [ 001110]
StgValue_122        (br               ) [ 001110]
StgValue_123        (switch           ) [ 001110]
StgValue_124        (br               ) [ 001110]
StgValue_125        (br               ) [ 001110]
b_1_1_read          (read             ) [ 001100]
StgValue_127        (switch           ) [ 001110]
StgValue_128        (br               ) [ 001110]
StgValue_129        (br               ) [ 001110]
StgValue_130        (switch           ) [ 001110]
StgValue_131        (br               ) [ 001110]
StgValue_132        (br               ) [ 001110]
StgValue_133        (switch           ) [ 001110]
StgValue_134        (br               ) [ 001110]
StgValue_135        (br               ) [ 001110]
b_1_2_read          (read             ) [ 001100]
StgValue_137        (switch           ) [ 001110]
StgValue_138        (br               ) [ 001110]
StgValue_139        (br               ) [ 001110]
StgValue_140        (switch           ) [ 001110]
StgValue_141        (br               ) [ 001110]
StgValue_142        (br               ) [ 001110]
StgValue_143        (switch           ) [ 001110]
a_4_0_read          (read             ) [ 001110]
StgValue_145        (br               ) [ 001110]
StgValue_146        (br               ) [ 001110]
b_2_0_read          (read             ) [ 001100]
StgValue_148        (switch           ) [ 001110]
StgValue_149        (br               ) [ 001110]
StgValue_150        (br               ) [ 001110]
StgValue_151        (switch           ) [ 001110]
StgValue_152        (br               ) [ 001110]
StgValue_153        (br               ) [ 001110]
StgValue_154        (switch           ) [ 001110]
StgValue_155        (br               ) [ 001110]
StgValue_156        (br               ) [ 001110]
b_2_1_read          (read             ) [ 001100]
StgValue_158        (switch           ) [ 001110]
StgValue_159        (br               ) [ 001110]
StgValue_160        (br               ) [ 001110]
StgValue_161        (switch           ) [ 001110]
StgValue_162        (br               ) [ 001110]
StgValue_163        (br               ) [ 001110]
StgValue_164        (switch           ) [ 001110]
StgValue_165        (br               ) [ 001110]
a_4_4_read          (read             ) [ 001110]
StgValue_167        (br               ) [ 001110]
b_2_2_read          (read             ) [ 001100]
j_1                 (add              ) [ 011110]
a_load_0_0_phi      (phi              ) [ 001100]
tmp_s               (sext             ) [ 000000]
tmp_1               (sext             ) [ 000000]
tmp_4               (mul              ) [ 000000]
StgValue_174        (switch           ) [ 000000]
a_load_0_1_phi      (phi              ) [ 001100]
tmp_10_0_1          (sext             ) [ 000000]
tmp_12_0_1          (sext             ) [ 000000]
tmp_13_0_1          (mul              ) [ 000000]
StgValue_179        (switch           ) [ 000000]
a_load_0_2_phi      (phi              ) [ 001100]
tmp_10_0_2          (sext             ) [ 000000]
tmp_12_0_2          (sext             ) [ 000000]
tmp_13_0_2          (mul              ) [ 000000]
StgValue_184        (switch           ) [ 000000]
a_load_1_0_phi      (phi              ) [ 001100]
tmp_10_1            (sext             ) [ 000000]
tmp_12_1            (sext             ) [ 000000]
tmp_13_1            (mul              ) [ 000000]
StgValue_189        (switch           ) [ 000000]
a_load_1_1_phi      (phi              ) [ 001100]
tmp_10_1_1          (sext             ) [ 000000]
tmp_12_1_1          (sext             ) [ 000000]
tmp_13_1_1          (mul              ) [ 001010]
StgValue_194        (switch           ) [ 000000]
a_load_1_2_phi      (phi              ) [ 001100]
tmp_10_1_2          (sext             ) [ 000000]
tmp_12_1_2          (sext             ) [ 000000]
tmp_13_1_2          (mul              ) [ 001010]
StgValue_199        (switch           ) [ 000000]
a_load_2_0_phi      (phi              ) [ 001100]
tmp_10_2            (sext             ) [ 000000]
tmp_12_2            (sext             ) [ 000000]
tmp_13_2            (mul              ) [ 000000]
StgValue_204        (switch           ) [ 000000]
a_load_2_1_phi      (phi              ) [ 001100]
tmp_10_2_1          (sext             ) [ 000000]
tmp_12_2_1          (sext             ) [ 000000]
tmp_13_2_1          (mul              ) [ 000000]
StgValue_209        (switch           ) [ 000000]
a_load_2_2_phi      (phi              ) [ 001100]
tmp_10_2_2          (sext             ) [ 000000]
tmp_12_2_2          (sext             ) [ 000000]
tmp_13_2_2          (mul              ) [ 000000]
tmp2                (add              ) [ 001010]
tmp3                (add              ) [ 001010]
tmp7                (add              ) [ 000000]
tmp6                (add              ) [ 001010]
StgValue_218        (specloopname     ) [ 000000]
tmp_mid2_cast       (zext             ) [ 000000]
tmp                 (bitconcatenate   ) [ 000000]
p_shl_cast          (zext             ) [ 000000]
tmp_2               (sub              ) [ 000000]
StgValue_223        (specloopname     ) [ 000000]
tmp_5               (specregionbegin  ) [ 000000]
StgValue_225        (specpipeline     ) [ 000000]
tmp_3_cast          (zext             ) [ 000000]
tmp_6               (add              ) [ 000000]
tmp_6_cast          (sext             ) [ 000000]
res_addr            (getelementptr    ) [ 000000]
StgValue_230        (switch           ) [ 000000]
tmp1                (add              ) [ 000000]
tmp5                (add              ) [ 000000]
tmp4                (add              ) [ 000000]
tmp_14_2_2          (add              ) [ 000000]
StgValue_235        (store            ) [ 000000]
empty_2             (specregionend    ) [ 000000]
StgValue_237        (br               ) [ 011110]
StgValue_238        (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_0_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_0_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_0_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_0_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="a_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="a_1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="a_1_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="a_2_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="a_2_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="a_2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_2_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="a_2_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="a_3_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="a_3_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="a_3_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="a_3_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="a_3_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_3_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="a_4_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="a_4_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="a_4_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="a_4_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="a_4_4">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_4_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="b_0_0">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="b_0_1">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="b_0_2">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="b_1_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="b_1_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="b_1_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="b_2_0">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="b_2_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="b_2_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="res">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="a_0_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_0_2_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_2_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="a_0_3_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_3_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="a_1_2_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_2_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_1_3_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_3_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="a_1_4_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_4_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="a_1_1_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_1_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="a_1_0_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_0_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="a_2_0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="a_2_1_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_1_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="a_2_2_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="0"/>
<pin id="179" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_2_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="a_2_3_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_3_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="a_2_4_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="8" slack="0"/>
<pin id="191" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_4_read/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="a_3_2_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_2_read/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="a_3_3_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_3_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="a_3_4_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_4_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="a_3_1_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_1_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="a_3_0_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_3_0_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="a_4_1_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_1_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="a_4_2_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="8" slack="0"/>
<pin id="233" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_2_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="a_4_3_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_3_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="a_0_0_read_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_0_read/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_0_0_read_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_0_read/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="b_0_1_read_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_1_read/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="a_0_4_read_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_4_read/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="b_0_2_read_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_2_read/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="b_1_0_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_0_read/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="b_1_1_read_read_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_1_read/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="b_1_2_read_read_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_2_read/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="a_4_0_read_read_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_0_read/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="b_2_0_read_read_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_0_read/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="b_2_1_read_read_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_1_read/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="a_4_4_read_read_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_4_4_read/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="b_2_2_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_2_read/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="res_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="StgValue_235_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="0"/>
<pin id="330" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_235/4 "/>
</bind>
</comp>

<comp id="332" class="1005" name="indvar_flatten_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="4" slack="1"/>
<pin id="334" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvar_flatten_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="4" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="1"/>
<pin id="345" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="i_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="2" slack="0"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="j_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="1"/>
<pin id="356" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="j_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="2" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="365" class="1005" name="a_load_0_0_phi_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="367" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_0_phi (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="a_load_0_0_phi_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="8" slack="2"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="4" bw="8" slack="2"/>
<pin id="374" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="6" bw="8" slack="2"/>
<pin id="376" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="8" bw="8" slack="2"/>
<pin id="378" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="10" bw="8" slack="2"/>
<pin id="380" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="12" bw="8" slack="2"/>
<pin id="382" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="14" bw="8" slack="2"/>
<pin id="384" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="16" bw="8" slack="2"/>
<pin id="386" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_0_phi/3 "/>
</bind>
</comp>

<comp id="388" class="1005" name="a_load_0_1_phi_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="390" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_1_phi (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="a_load_0_1_phi_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="8" slack="2"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="0" index="4" bw="8" slack="2"/>
<pin id="397" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="6" bw="8" slack="2"/>
<pin id="399" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="8" bw="8" slack="2"/>
<pin id="401" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="10" bw="8" slack="2"/>
<pin id="403" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="12" bw="8" slack="2"/>
<pin id="405" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="14" bw="8" slack="2"/>
<pin id="407" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="16" bw="8" slack="2"/>
<pin id="409" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_1_phi/3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="a_load_0_2_phi_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="413" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_0_2_phi (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="a_load_0_2_phi_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="2"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="8" slack="1"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="4" bw="8" slack="2"/>
<pin id="420" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="6" bw="8" slack="2"/>
<pin id="422" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="8" bw="8" slack="2"/>
<pin id="424" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="425" dir="0" index="10" bw="8" slack="2"/>
<pin id="426" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="427" dir="0" index="12" bw="8" slack="2"/>
<pin id="428" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="14" bw="8" slack="2"/>
<pin id="430" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="16" bw="8" slack="2"/>
<pin id="432" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_0_2_phi/3 "/>
</bind>
</comp>

<comp id="434" class="1005" name="a_load_1_0_phi_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="436" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_1_0_phi (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="a_load_1_0_phi_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="2"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="8" slack="2"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="4" bw="8" slack="2"/>
<pin id="443" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="6" bw="8" slack="2"/>
<pin id="445" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="8" bw="8" slack="2"/>
<pin id="447" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="10" bw="8" slack="2"/>
<pin id="449" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="12" bw="8" slack="2"/>
<pin id="451" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="14" bw="8" slack="2"/>
<pin id="453" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="16" bw="8" slack="2"/>
<pin id="455" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_0_phi/3 "/>
</bind>
</comp>

<comp id="457" class="1005" name="a_load_1_1_phi_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="459" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_1_1_phi (phireg) "/>
</bind>
</comp>

<comp id="460" class="1004" name="a_load_1_1_phi_phi_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="2"/>
<pin id="462" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="2" bw="8" slack="2"/>
<pin id="464" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="4" bw="8" slack="2"/>
<pin id="466" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="6" bw="8" slack="2"/>
<pin id="468" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="8" bw="8" slack="2"/>
<pin id="470" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="10" bw="8" slack="2"/>
<pin id="472" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="12" bw="8" slack="2"/>
<pin id="474" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="14" bw="8" slack="2"/>
<pin id="476" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="477" dir="0" index="16" bw="8" slack="2"/>
<pin id="478" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="479" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_1_phi/3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="a_load_1_2_phi_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="482" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_1_2_phi (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="a_load_1_2_phi_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="2"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="8" slack="2"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="4" bw="8" slack="2"/>
<pin id="489" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="6" bw="8" slack="2"/>
<pin id="491" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="8" bw="8" slack="2"/>
<pin id="493" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="10" bw="8" slack="2"/>
<pin id="495" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="12" bw="8" slack="2"/>
<pin id="497" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="14" bw="8" slack="2"/>
<pin id="499" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="500" dir="0" index="16" bw="8" slack="2"/>
<pin id="501" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_1_2_phi/3 "/>
</bind>
</comp>

<comp id="503" class="1005" name="a_load_2_0_phi_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="505" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_2_0_phi (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="a_load_2_0_phi_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="2"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="8" slack="2"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="4" bw="8" slack="2"/>
<pin id="512" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="8" slack="2"/>
<pin id="514" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="8" bw="8" slack="1"/>
<pin id="516" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="517" dir="0" index="10" bw="8" slack="2"/>
<pin id="518" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="12" bw="8" slack="2"/>
<pin id="520" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="521" dir="0" index="14" bw="8" slack="2"/>
<pin id="522" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="523" dir="0" index="16" bw="8" slack="2"/>
<pin id="524" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_0_phi/3 "/>
</bind>
</comp>

<comp id="526" class="1005" name="a_load_2_1_phi_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="528" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_2_1_phi (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="a_load_2_1_phi_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="2"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="8" slack="2"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="4" bw="8" slack="2"/>
<pin id="535" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="6" bw="8" slack="2"/>
<pin id="537" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="8" bw="8" slack="2"/>
<pin id="539" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="10" bw="8" slack="2"/>
<pin id="541" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="12" bw="8" slack="2"/>
<pin id="543" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="14" bw="8" slack="2"/>
<pin id="545" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="16" bw="8" slack="2"/>
<pin id="547" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="548" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_1_phi/3 "/>
</bind>
</comp>

<comp id="549" class="1005" name="a_load_2_2_phi_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="551" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_load_2_2_phi (phireg) "/>
</bind>
</comp>

<comp id="552" class="1004" name="a_load_2_2_phi_phi_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2"/>
<pin id="554" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="8" slack="2"/>
<pin id="556" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="557" dir="0" index="4" bw="8" slack="2"/>
<pin id="558" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="6" bw="8" slack="2"/>
<pin id="560" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="8" bw="8" slack="2"/>
<pin id="562" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="10" bw="8" slack="1"/>
<pin id="564" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="12" bw="8" slack="2"/>
<pin id="566" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="14" bw="8" slack="2"/>
<pin id="568" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="16" bw="8" slack="2"/>
<pin id="570" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="18" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_load_2_2_phi/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="exitcond_flatten_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="0"/>
<pin id="574" dir="0" index="1" bw="4" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="indvar_flatten_next_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="i_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="exitcond_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="2" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="j_mid2_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="2" slack="0"/>
<pin id="599" dir="0" index="2" bw="2" slack="0"/>
<pin id="600" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_mid2_v_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="2" slack="0"/>
<pin id="607" dir="0" index="2" bw="2" slack="0"/>
<pin id="608" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="j_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="2" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_s_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="8" slack="0"/>
<pin id="620" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_4_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="0"/>
<pin id="627" dir="0" index="1" bw="8" slack="0"/>
<pin id="628" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_10_0_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_0_1/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_12_0_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_0_1/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_13_0_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_0_1/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_10_0_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_0_2/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="tmp_12_0_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="1"/>
<pin id="650" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_0_2/3 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_13_0_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_0_2/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_10_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1/3 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_12_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_13_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="8" slack="0"/>
<pin id="667" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_1/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_10_1_1_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1_1/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_12_1_1_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1_1/3 "/>
</bind>
</comp>

<comp id="677" class="1004" name="tmp_13_1_1_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="8" slack="0"/>
<pin id="679" dir="0" index="1" bw="8" slack="0"/>
<pin id="680" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_1_1/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="tmp_10_1_2_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="8" slack="0"/>
<pin id="685" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_1_2/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_12_1_2_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_1_2/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_13_1_2_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_1_2/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="tmp_10_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2/3 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_12_2_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="8" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2/3 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_13_2_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="0"/>
<pin id="705" dir="0" index="1" bw="8" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_2/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_10_2_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2_1/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_12_2_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2_1/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_13_2_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="0"/>
<pin id="718" dir="0" index="1" bw="8" slack="0"/>
<pin id="719" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_13_2_1/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_10_2_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_2_2/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_12_2_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="8" slack="1"/>
<pin id="728" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_2_2/3 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp2_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="0"/>
<pin id="731" dir="0" index="1" bw="16" slack="0"/>
<pin id="732" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="0"/>
<pin id="737" dir="0" index="1" bw="16" slack="0"/>
<pin id="738" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="tmp6_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_mid2_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="2"/>
<pin id="748" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/4 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="0" index="1" bw="2" slack="2"/>
<pin id="752" dir="0" index="2" bw="1" slack="0"/>
<pin id="753" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="p_shl_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_2_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="4" slack="0"/>
<pin id="762" dir="0" index="1" bw="2" slack="0"/>
<pin id="763" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_3_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="2" slack="2"/>
<pin id="768" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_6_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="0"/>
<pin id="771" dir="0" index="1" bw="2" slack="0"/>
<pin id="772" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_6_cast_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="5" slack="0"/>
<pin id="777" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="1"/>
<pin id="782" dir="0" index="1" bw="16" slack="1"/>
<pin id="783" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp5_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="16" slack="1"/>
<pin id="786" dir="0" index="1" bw="16" slack="1"/>
<pin id="787" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="1"/>
<pin id="790" dir="0" index="1" bw="16" slack="0"/>
<pin id="791" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_14_2_2_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="16" slack="0"/>
<pin id="795" dir="0" index="1" bw="16" slack="0"/>
<pin id="796" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14_2_2/4 "/>
</bind>
</comp>

<comp id="800" class="1007" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="0" index="1" bw="8" slack="0"/>
<pin id="803" dir="0" index="2" bw="16" slack="0"/>
<pin id="804" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_13_2_2/3 tmp7/3 "/>
</bind>
</comp>

<comp id="809" class="1005" name="a_0_1_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="2"/>
<pin id="811" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_0_1_read "/>
</bind>
</comp>

<comp id="815" class="1005" name="a_0_2_read_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="8" slack="2"/>
<pin id="817" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_0_2_read "/>
</bind>
</comp>

<comp id="822" class="1005" name="a_0_3_read_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="2"/>
<pin id="824" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_0_3_read "/>
</bind>
</comp>

<comp id="828" class="1005" name="a_1_2_read_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="8" slack="2"/>
<pin id="830" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_2_read "/>
</bind>
</comp>

<comp id="838" class="1005" name="a_1_3_read_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="8" slack="2"/>
<pin id="840" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_3_read "/>
</bind>
</comp>

<comp id="846" class="1005" name="a_1_4_read_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="2"/>
<pin id="848" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_4_read "/>
</bind>
</comp>

<comp id="852" class="1005" name="a_1_1_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="8" slack="2"/>
<pin id="854" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_1_read "/>
</bind>
</comp>

<comp id="860" class="1005" name="a_1_0_read_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="2"/>
<pin id="862" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_1_0_read "/>
</bind>
</comp>

<comp id="866" class="1005" name="a_2_0_read_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="2"/>
<pin id="868" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_2_0_read "/>
</bind>
</comp>

<comp id="873" class="1005" name="a_2_1_read_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="8" slack="2"/>
<pin id="875" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_2_1_read "/>
</bind>
</comp>

<comp id="883" class="1005" name="a_2_2_read_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="2"/>
<pin id="885" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_2_2_read "/>
</bind>
</comp>

<comp id="896" class="1005" name="a_2_3_read_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="2"/>
<pin id="898" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_2_3_read "/>
</bind>
</comp>

<comp id="906" class="1005" name="a_2_4_read_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="2"/>
<pin id="908" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_2_4_read "/>
</bind>
</comp>

<comp id="913" class="1005" name="a_3_2_read_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="8" slack="2"/>
<pin id="915" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_3_2_read "/>
</bind>
</comp>

<comp id="923" class="1005" name="a_3_3_read_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="8" slack="2"/>
<pin id="925" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_3_3_read "/>
</bind>
</comp>

<comp id="931" class="1005" name="a_3_4_read_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="2"/>
<pin id="933" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_3_4_read "/>
</bind>
</comp>

<comp id="937" class="1005" name="a_3_1_read_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="8" slack="2"/>
<pin id="939" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_3_1_read "/>
</bind>
</comp>

<comp id="945" class="1005" name="a_3_0_read_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="8" slack="2"/>
<pin id="947" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_3_0_read "/>
</bind>
</comp>

<comp id="951" class="1005" name="a_4_1_read_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="2"/>
<pin id="953" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_4_1_read "/>
</bind>
</comp>

<comp id="957" class="1005" name="a_4_2_read_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="2"/>
<pin id="959" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_4_2_read "/>
</bind>
</comp>

<comp id="964" class="1005" name="a_4_3_read_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="8" slack="2"/>
<pin id="966" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_4_3_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="exitcond_flatten_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="1"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="974" class="1005" name="indvar_flatten_next_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="4" slack="0"/>
<pin id="976" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="979" class="1005" name="j_mid2_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="2" slack="1"/>
<pin id="981" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_mid2_v_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="2" slack="0"/>
<pin id="986" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="991" class="1005" name="a_0_0_read_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="8" slack="1"/>
<pin id="993" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_0_0_read "/>
</bind>
</comp>

<comp id="996" class="1005" name="b_0_0_read_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="8" slack="1"/>
<pin id="998" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_0_0_read "/>
</bind>
</comp>

<comp id="1001" class="1005" name="b_0_1_read_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="8" slack="1"/>
<pin id="1003" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_0_1_read "/>
</bind>
</comp>

<comp id="1006" class="1005" name="a_0_4_read_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="1"/>
<pin id="1008" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_0_4_read "/>
</bind>
</comp>

<comp id="1011" class="1005" name="b_0_2_read_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="8" slack="1"/>
<pin id="1013" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_0_2_read "/>
</bind>
</comp>

<comp id="1016" class="1005" name="b_1_0_read_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="1"/>
<pin id="1018" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_0_read "/>
</bind>
</comp>

<comp id="1021" class="1005" name="b_1_1_read_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="8" slack="1"/>
<pin id="1023" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_1_read "/>
</bind>
</comp>

<comp id="1026" class="1005" name="b_1_2_read_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="1"/>
<pin id="1028" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_2_read "/>
</bind>
</comp>

<comp id="1031" class="1005" name="a_4_0_read_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="1"/>
<pin id="1033" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_4_0_read "/>
</bind>
</comp>

<comp id="1036" class="1005" name="b_2_0_read_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="8" slack="1"/>
<pin id="1038" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_0_read "/>
</bind>
</comp>

<comp id="1041" class="1005" name="b_2_1_read_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="1"/>
<pin id="1043" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_1_read "/>
</bind>
</comp>

<comp id="1046" class="1005" name="a_4_4_read_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="8" slack="1"/>
<pin id="1048" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_4_4_read "/>
</bind>
</comp>

<comp id="1051" class="1005" name="b_2_2_read_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="1"/>
<pin id="1053" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_2_2_read "/>
</bind>
</comp>

<comp id="1056" class="1005" name="j_1_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="2" slack="0"/>
<pin id="1058" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="tmp_13_1_1_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="1"/>
<pin id="1063" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1_1 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_13_1_2_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13_1_2 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="tmp2_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="16" slack="1"/>
<pin id="1073" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="tmp3_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="1"/>
<pin id="1078" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp6_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="16" slack="1"/>
<pin id="1083" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="76" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="76" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="76" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="76" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="76" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="76" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="76" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="76" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="26" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="76" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="28" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="76" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="76" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="30" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="76" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="76" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="44" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="46" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="76" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="52" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="76" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="76" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="76" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="58" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="76" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="60" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="76" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="76" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="76" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="64" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="76" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="76" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="66" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="112" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="78" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="80" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="80" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="576"><net_src comp="336" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="82" pin="0"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="336" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="88" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="347" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="358" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="92" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="590" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="80" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="358" pin="4"/><net_sink comp="596" pin=2"/></net>

<net id="609"><net_src comp="590" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="584" pin="2"/><net_sink comp="604" pin=1"/></net>

<net id="611"><net_src comp="347" pin="4"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="596" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="90" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="368" pin="18"/><net_sink comp="618" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="618" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="391" pin="18"/><net_sink comp="631" pin=0"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="631" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="414" pin="18"/><net_sink comp="644" pin=0"/></net>

<net id="655"><net_src comp="648" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="644" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="660"><net_src comp="437" pin="18"/><net_sink comp="657" pin=0"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="460" pin="18"/><net_sink comp="670" pin=0"/></net>

<net id="681"><net_src comp="670" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="674" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="483" pin="18"/><net_sink comp="683" pin=0"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="683" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="699"><net_src comp="506" pin="18"/><net_sink comp="696" pin=0"/></net>

<net id="707"><net_src comp="696" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="700" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="529" pin="18"/><net_sink comp="709" pin=0"/></net>

<net id="720"><net_src comp="709" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="552" pin="18"/><net_sink comp="722" pin=0"/></net>

<net id="733"><net_src comp="625" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="638" pin="2"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="651" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="664" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="745"><net_src comp="703" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="754"><net_src comp="98" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="755"><net_src comp="80" pin="0"/><net_sink comp="749" pin=2"/></net>

<net id="759"><net_src comp="749" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="746" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="773"><net_src comp="760" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="797"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="780" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="799"><net_src comp="793" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="805"><net_src comp="722" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="726" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="716" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="800" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="812"><net_src comp="116" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="368" pin=12"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="391" pin=12"/></net>

<net id="818"><net_src comp="122" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="414" pin=12"/></net>

<net id="825"><net_src comp="128" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="831"><net_src comp="134" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="368" pin=6"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="391" pin=4"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="414" pin=14"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="836"><net_src comp="828" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="837"><net_src comp="828" pin="1"/><net_sink comp="483" pin=12"/></net>

<net id="841"><net_src comp="140" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="391" pin=6"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="414" pin=4"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="845"><net_src comp="838" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="849"><net_src comp="146" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="414" pin=6"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="855"><net_src comp="152" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="391" pin=14"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="460" pin=12"/></net>

<net id="863"><net_src comp="158" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="368" pin=14"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="437" pin=12"/></net>

<net id="869"><net_src comp="164" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="368" pin=16"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="437" pin=14"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="506" pin=12"/></net>

<net id="876"><net_src comp="170" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="368" pin=8"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="391" pin=16"/></net>

<net id="879"><net_src comp="873" pin="1"/><net_sink comp="437" pin=4"/></net>

<net id="880"><net_src comp="873" pin="1"/><net_sink comp="460" pin=14"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="882"><net_src comp="873" pin="1"/><net_sink comp="529" pin=12"/></net>

<net id="886"><net_src comp="176" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="368" pin=10"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="391" pin=8"/></net>

<net id="889"><net_src comp="883" pin="1"/><net_sink comp="414" pin=16"/></net>

<net id="890"><net_src comp="883" pin="1"/><net_sink comp="437" pin=6"/></net>

<net id="891"><net_src comp="883" pin="1"/><net_sink comp="460" pin=4"/></net>

<net id="892"><net_src comp="883" pin="1"/><net_sink comp="483" pin=14"/></net>

<net id="893"><net_src comp="883" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="894"><net_src comp="883" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="895"><net_src comp="883" pin="1"/><net_sink comp="552" pin=12"/></net>

<net id="899"><net_src comp="182" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="391" pin=10"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="414" pin=8"/></net>

<net id="902"><net_src comp="896" pin="1"/><net_sink comp="460" pin=6"/></net>

<net id="903"><net_src comp="896" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="904"><net_src comp="896" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="905"><net_src comp="896" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="909"><net_src comp="188" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="414" pin=10"/></net>

<net id="911"><net_src comp="906" pin="1"/><net_sink comp="483" pin=6"/></net>

<net id="912"><net_src comp="906" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="916"><net_src comp="194" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="437" pin=10"/></net>

<net id="918"><net_src comp="913" pin="1"/><net_sink comp="460" pin=8"/></net>

<net id="919"><net_src comp="913" pin="1"/><net_sink comp="483" pin=16"/></net>

<net id="920"><net_src comp="913" pin="1"/><net_sink comp="506" pin=6"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="529" pin=4"/></net>

<net id="922"><net_src comp="913" pin="1"/><net_sink comp="552" pin=14"/></net>

<net id="926"><net_src comp="200" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="460" pin=10"/></net>

<net id="928"><net_src comp="923" pin="1"/><net_sink comp="483" pin=8"/></net>

<net id="929"><net_src comp="923" pin="1"/><net_sink comp="529" pin=6"/></net>

<net id="930"><net_src comp="923" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="934"><net_src comp="206" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="483" pin=10"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="552" pin=6"/></net>

<net id="940"><net_src comp="212" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="437" pin=8"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="460" pin=16"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="944"><net_src comp="937" pin="1"/><net_sink comp="529" pin=14"/></net>

<net id="948"><net_src comp="218" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="437" pin=16"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="506" pin=14"/></net>

<net id="954"><net_src comp="224" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="506" pin=16"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="529" pin=16"/></net>

<net id="960"><net_src comp="230" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="506" pin=10"/></net>

<net id="962"><net_src comp="957" pin="1"/><net_sink comp="529" pin=8"/></net>

<net id="963"><net_src comp="957" pin="1"/><net_sink comp="552" pin=16"/></net>

<net id="967"><net_src comp="236" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="529" pin=10"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="552" pin=8"/></net>

<net id="973"><net_src comp="572" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="578" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="982"><net_src comp="596" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="987"><net_src comp="604" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="994"><net_src comp="242" pin="2"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="999"><net_src comp="248" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1004"><net_src comp="254" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="1009"><net_src comp="260" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1014"><net_src comp="266" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="1019"><net_src comp="272" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1024"><net_src comp="278" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="1029"><net_src comp="284" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1034"><net_src comp="290" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="506" pin=8"/></net>

<net id="1039"><net_src comp="296" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="1044"><net_src comp="302" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1049"><net_src comp="308" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="552" pin=10"/></net>

<net id="1054"><net_src comp="314" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="1059"><net_src comp="612" pin="2"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1064"><net_src comp="677" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1069"><net_src comp="690" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1074"><net_src comp="729" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1079"><net_src comp="735" pin="2"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1084"><net_src comp="741" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="788" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: conv2d : a_0_0 | {2 }
	Port: conv2d : a_0_1 | {1 }
	Port: conv2d : a_0_2 | {1 }
	Port: conv2d : a_0_3 | {1 }
	Port: conv2d : a_0_4 | {2 }
	Port: conv2d : a_1_0 | {1 }
	Port: conv2d : a_1_1 | {1 }
	Port: conv2d : a_1_2 | {1 }
	Port: conv2d : a_1_3 | {1 }
	Port: conv2d : a_1_4 | {1 }
	Port: conv2d : a_2_0 | {1 }
	Port: conv2d : a_2_1 | {1 }
	Port: conv2d : a_2_2 | {1 }
	Port: conv2d : a_2_3 | {1 }
	Port: conv2d : a_2_4 | {1 }
	Port: conv2d : a_3_0 | {1 }
	Port: conv2d : a_3_1 | {1 }
	Port: conv2d : a_3_2 | {1 }
	Port: conv2d : a_3_3 | {1 }
	Port: conv2d : a_3_4 | {1 }
	Port: conv2d : a_4_0 | {2 }
	Port: conv2d : a_4_1 | {1 }
	Port: conv2d : a_4_2 | {1 }
	Port: conv2d : a_4_3 | {1 }
	Port: conv2d : a_4_4 | {2 }
	Port: conv2d : b_0_0 | {2 }
	Port: conv2d : b_0_1 | {2 }
	Port: conv2d : b_0_2 | {2 }
	Port: conv2d : b_1_0 | {2 }
	Port: conv2d : b_1_1 | {2 }
	Port: conv2d : b_1_2 | {2 }
	Port: conv2d : b_2_0 | {2 }
	Port: conv2d : b_2_1 | {2 }
	Port: conv2d : b_2_2 | {2 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_70 : 2
		i_1 : 1
		exitcond : 1
		j_mid2 : 2
		tmp_mid2_v : 2
		StgValue_75 : 3
		StgValue_78 : 3
		StgValue_82 : 3
		StgValue_86 : 3
		StgValue_89 : 3
		StgValue_92 : 3
		StgValue_96 : 3
		StgValue_99 : 3
		StgValue_103 : 3
		StgValue_107 : 3
		StgValue_110 : 3
		StgValue_113 : 3
		StgValue_117 : 3
		StgValue_120 : 3
		StgValue_123 : 3
		StgValue_127 : 3
		StgValue_130 : 3
		StgValue_133 : 3
		StgValue_137 : 3
		StgValue_140 : 3
		StgValue_143 : 3
		StgValue_148 : 3
		StgValue_151 : 3
		StgValue_154 : 3
		StgValue_158 : 3
		StgValue_161 : 3
		StgValue_164 : 3
		j_1 : 3
	State 3
		tmp_s : 1
		tmp_4 : 2
		tmp_10_0_1 : 1
		tmp_13_0_1 : 2
		tmp_10_0_2 : 1
		tmp_13_0_2 : 2
		tmp_10_1 : 1
		tmp_13_1 : 2
		tmp_10_1_1 : 1
		tmp_13_1_1 : 2
		tmp_10_1_2 : 1
		tmp_13_1_2 : 2
		tmp_10_2 : 1
		tmp_13_2 : 2
		tmp_10_2_1 : 1
		tmp_13_2_1 : 2
		tmp_10_2_2 : 1
		tmp_13_2_2 : 2
		tmp2 : 3
		tmp3 : 3
		tmp7 : 3
		tmp6 : 4
	State 4
		p_shl_cast : 1
		tmp_2 : 2
		tmp_6 : 3
		tmp_6_cast : 4
		res_addr : 5
		tmp4 : 1
		tmp_14_2_2 : 2
		StgValue_235 : 6
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_625        |    0    |    0    |    41   |
|          |      tmp_13_0_1_fu_638     |    0    |    0    |    41   |
|          |      tmp_13_0_2_fu_651     |    0    |    0    |    41   |
|    mul   |       tmp_13_1_fu_664      |    0    |    0    |    41   |
|          |      tmp_13_1_1_fu_677     |    0    |    0    |    41   |
|          |      tmp_13_1_2_fu_690     |    0    |    0    |    41   |
|          |       tmp_13_2_fu_703      |    0    |    0    |    41   |
|          |      tmp_13_2_1_fu_716     |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_578 |    0    |    0    |    13   |
|          |         i_1_fu_584         |    0    |    0    |    10   |
|          |         j_1_fu_612         |    0    |    0    |    10   |
|          |         tmp2_fu_729        |    0    |    0    |    23   |
|          |         tmp3_fu_735        |    0    |    0    |    23   |
|    add   |         tmp6_fu_741        |    0    |    0    |    23   |
|          |        tmp_6_fu_769        |    0    |    0    |    16   |
|          |         tmp1_fu_780        |    0    |    0    |    16   |
|          |         tmp5_fu_784        |    0    |    0    |    16   |
|          |         tmp4_fu_788        |    0    |    0    |    16   |
|          |      tmp_14_2_2_fu_793     |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_572  |    0    |    0    |    9    |
|          |       exitcond_fu_590      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_2_fu_760        |    0    |    0    |    16   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_596       |    0    |    0    |    2    |
|          |      tmp_mid2_v_fu_604     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_800         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   a_0_1_read_read_fu_116   |    0    |    0    |    0    |
|          |   a_0_2_read_read_fu_122   |    0    |    0    |    0    |
|          |   a_0_3_read_read_fu_128   |    0    |    0    |    0    |
|          |   a_1_2_read_read_fu_134   |    0    |    0    |    0    |
|          |   a_1_3_read_read_fu_140   |    0    |    0    |    0    |
|          |   a_1_4_read_read_fu_146   |    0    |    0    |    0    |
|          |   a_1_1_read_read_fu_152   |    0    |    0    |    0    |
|          |   a_1_0_read_read_fu_158   |    0    |    0    |    0    |
|          |   a_2_0_read_read_fu_164   |    0    |    0    |    0    |
|          |   a_2_1_read_read_fu_170   |    0    |    0    |    0    |
|          |   a_2_2_read_read_fu_176   |    0    |    0    |    0    |
|          |   a_2_3_read_read_fu_182   |    0    |    0    |    0    |
|          |   a_2_4_read_read_fu_188   |    0    |    0    |    0    |
|          |   a_3_2_read_read_fu_194   |    0    |    0    |    0    |
|          |   a_3_3_read_read_fu_200   |    0    |    0    |    0    |
|          |   a_3_4_read_read_fu_206   |    0    |    0    |    0    |
|   read   |   a_3_1_read_read_fu_212   |    0    |    0    |    0    |
|          |   a_3_0_read_read_fu_218   |    0    |    0    |    0    |
|          |   a_4_1_read_read_fu_224   |    0    |    0    |    0    |
|          |   a_4_2_read_read_fu_230   |    0    |    0    |    0    |
|          |   a_4_3_read_read_fu_236   |    0    |    0    |    0    |
|          |   a_0_0_read_read_fu_242   |    0    |    0    |    0    |
|          |   b_0_0_read_read_fu_248   |    0    |    0    |    0    |
|          |   b_0_1_read_read_fu_254   |    0    |    0    |    0    |
|          |   a_0_4_read_read_fu_260   |    0    |    0    |    0    |
|          |   b_0_2_read_read_fu_266   |    0    |    0    |    0    |
|          |   b_1_0_read_read_fu_272   |    0    |    0    |    0    |
|          |   b_1_1_read_read_fu_278   |    0    |    0    |    0    |
|          |   b_1_2_read_read_fu_284   |    0    |    0    |    0    |
|          |   a_4_0_read_read_fu_290   |    0    |    0    |    0    |
|          |   b_2_0_read_read_fu_296   |    0    |    0    |    0    |
|          |   b_2_1_read_read_fu_302   |    0    |    0    |    0    |
|          |   a_4_4_read_read_fu_308   |    0    |    0    |    0    |
|          |   b_2_2_read_read_fu_314   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_618        |    0    |    0    |    0    |
|          |        tmp_1_fu_622        |    0    |    0    |    0    |
|          |      tmp_10_0_1_fu_631     |    0    |    0    |    0    |
|          |      tmp_12_0_1_fu_635     |    0    |    0    |    0    |
|          |      tmp_10_0_2_fu_644     |    0    |    0    |    0    |
|          |      tmp_12_0_2_fu_648     |    0    |    0    |    0    |
|          |       tmp_10_1_fu_657      |    0    |    0    |    0    |
|          |       tmp_12_1_fu_661      |    0    |    0    |    0    |
|          |      tmp_10_1_1_fu_670     |    0    |    0    |    0    |
|   sext   |      tmp_12_1_1_fu_674     |    0    |    0    |    0    |
|          |      tmp_10_1_2_fu_683     |    0    |    0    |    0    |
|          |      tmp_12_1_2_fu_687     |    0    |    0    |    0    |
|          |       tmp_10_2_fu_696      |    0    |    0    |    0    |
|          |       tmp_12_2_fu_700      |    0    |    0    |    0    |
|          |      tmp_10_2_1_fu_709     |    0    |    0    |    0    |
|          |      tmp_12_2_1_fu_713     |    0    |    0    |    0    |
|          |      tmp_10_2_2_fu_722     |    0    |    0    |    0    |
|          |      tmp_12_2_2_fu_726     |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_775     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    tmp_mid2_cast_fu_746    |    0    |    0    |    0    |
|   zext   |      p_shl_cast_fu_756     |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_766     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_749         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   547   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     a_0_0_read_reg_991    |    8   |
|     a_0_1_read_reg_809    |    8   |
|     a_0_2_read_reg_815    |    8   |
|     a_0_3_read_reg_822    |    8   |
|    a_0_4_read_reg_1006    |    8   |
|     a_1_0_read_reg_860    |    8   |
|     a_1_1_read_reg_852    |    8   |
|     a_1_2_read_reg_828    |    8   |
|     a_1_3_read_reg_838    |    8   |
|     a_1_4_read_reg_846    |    8   |
|     a_2_0_read_reg_866    |    8   |
|     a_2_1_read_reg_873    |    8   |
|     a_2_2_read_reg_883    |    8   |
|     a_2_3_read_reg_896    |    8   |
|     a_2_4_read_reg_906    |    8   |
|     a_3_0_read_reg_945    |    8   |
|     a_3_1_read_reg_937    |    8   |
|     a_3_2_read_reg_913    |    8   |
|     a_3_3_read_reg_923    |    8   |
|     a_3_4_read_reg_931    |    8   |
|    a_4_0_read_reg_1031    |    8   |
|     a_4_1_read_reg_951    |    8   |
|     a_4_2_read_reg_957    |    8   |
|     a_4_3_read_reg_964    |    8   |
|    a_4_4_read_reg_1046    |    8   |
|   a_load_0_0_phi_reg_365  |    8   |
|   a_load_0_1_phi_reg_388  |    8   |
|   a_load_0_2_phi_reg_411  |    8   |
|   a_load_1_0_phi_reg_434  |    8   |
|   a_load_1_1_phi_reg_457  |    8   |
|   a_load_1_2_phi_reg_480  |    8   |
|   a_load_2_0_phi_reg_503  |    8   |
|   a_load_2_1_phi_reg_526  |    8   |
|   a_load_2_2_phi_reg_549  |    8   |
|     b_0_0_read_reg_996    |    8   |
|    b_0_1_read_reg_1001    |    8   |
|    b_0_2_read_reg_1011    |    8   |
|    b_1_0_read_reg_1016    |    8   |
|    b_1_1_read_reg_1021    |    8   |
|    b_1_2_read_reg_1026    |    8   |
|    b_2_0_read_reg_1036    |    8   |
|    b_2_1_read_reg_1041    |    8   |
|    b_2_2_read_reg_1051    |    8   |
|  exitcond_flatten_reg_970 |    1   |
|         i_reg_343         |    2   |
|indvar_flatten_next_reg_974|    4   |
|   indvar_flatten_reg_332  |    4   |
|        j_1_reg_1056       |    2   |
|       j_mid2_reg_979      |    2   |
|         j_reg_354         |    2   |
|       tmp2_reg_1071       |   16   |
|       tmp3_reg_1076       |   16   |
|       tmp6_reg_1081       |   16   |
|    tmp_13_1_1_reg_1061    |   16   |
|    tmp_13_1_2_reg_1066    |   16   |
|     tmp_mid2_v_reg_984    |    2   |
+---------------------------+--------+
|           Total           |   443  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |    0   |   547  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   443  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   443  |   547  |
+-----------+--------+--------+--------+
