Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9eb8bdaae4ed4aa989da2a83788b9686 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot heap_tb_behav xil_defaultlib.heap_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=2,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=2,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=8,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=8,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=16,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=16,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=32,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=32,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=64,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=64,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=128,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=128,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=2,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=2,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=8,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=8,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=16,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=16,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=32,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=32,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=64,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=64,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=128,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Xilinx/user/vivado/heap_2_clk/heap_2_clk.srcs/sources_1/imports/bram_2_clk/bram_rtl.v" Line 9. Module block_ram_rtl(RAM_WIDTH=12,RAM_DEPTH=128,ADDR_WIDTH=7) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,ADDR_...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.sort_node(DATA_WIDTH=12,KEY_WIDT...
Compiling module xil_defaultlib.block_ram_rtl(RAM_WIDTH=12,RAM_D...
Compiling module xil_defaultlib.data_store(DATA_WIDTH=12,ADDR_WI...
Compiling module xil_defaultlib.heap(DATA_WIDTH=12,KEY_WIDTH=8)
Compiling module xil_defaultlib.heap_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot heap_tb_behav
