Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Apr 24 05:54:04 2025
| Host         : DESKTOP-MN1CKLB running 64-bit major release  (build 9200)
| Command      : report_drc -file aes_128_overlay_wrapper_drc_routed.rpt -pb aes_128_overlay_wrapper_drc_routed.pb -rpx aes_128_overlay_wrapper_drc_routed.rpx
| Design       : aes_128_overlay_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+-------------------------+------------+
| Rule      | Severity | Description             | Violations |
+-----------+----------+-------------------------+------------+
| PDCN-1569 | Warning  | LUT equation term check | 18         |
+-----------+----------+-------------------------+------------+

2. REPORT DETAILS
-----------------
PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t0/t0/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_1 is not included in the LUT equation: 'O6=((~A4)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t0/t2/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_5 is not included in the LUT equation: 'O6=((~A3)*(~A6))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t0/t2/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_7 is not included in the LUT equation: 'O6=((~A3)*(~A6))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t1/t0/s0/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_9 is not included in the LUT equation: 'O6=((~A4)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t1/t2/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_15 is not included in the LUT equation: 'O6=((~A3)*(~A6))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t1/t2/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_17 is not included in the LUT equation: 'O6=((~A3)*(~A6))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#7 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t2/t0/s0/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_19 is not included in the LUT equation: 'O6=((~A3)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#8 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t2/t0/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_21 is not included in the LUT equation: 'O6=((~A3)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#9 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t2/t2/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_25 is not included in the LUT equation: 'O6=((~A6)*(~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#10 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t3/t2/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_35 is not included in the LUT equation: 'O6=((~A3)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#11 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t1/t0/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_11 is not included in the LUT equation: 'O6=((~A1)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#12 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t1/t0/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_13 is not included in the LUT equation: 'O6=((~A1)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#13 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t2/t0/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_23 is not included in the LUT equation: 'O6=((~A1)*(~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#14 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t3/t2/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_33 is not included in the LUT equation: 'O6=((~A1)*(~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#15 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t3/t0/s4/xlnx_opt_LUT_out_reg_ENARDEN_cooolgate_en_gate_29 is not included in the LUT equation: 'O6=((~A3)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#16 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t0/t0/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_3 is not included in the LUT equation: 'O6=((~A6)*(~A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#17 Warning
LUT equation term check  
Used physical LUT pin 'A6' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t2/t2/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_27 is not included in the LUT equation: 'O6=((~A1)*(~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#18 Warning
LUT equation term check  
Used physical LUT pin 'A6' of cell aes_128_overlay_i/aes_128_ip_0/inst/aes_128_ip_v1_0_S00_AXI_inst/aes_i/r9/t3/t0/s4/xlnx_opt_LUT_out_reg_ENBWREN_cooolgate_en_gate_31 is not included in the LUT equation: 'O6=((~A3)*(~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>


