Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Dec 10 11:55:33 2021
| Host         : pc-b042-24 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controlador_control_sets_placed.rpt
| Design       : controlador
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              74 |           25 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |                Enable Signal               | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------------+------------------+------------------+----------------+
|  clk/inst/clk_out1 |                                            | reset_IBUF       |                3 |              5 |
|  clk/inst/clk_out1 | audio_interf/FSMD/data_1                   | reset_IBUF       |                3 |              8 |
|  clk/inst/clk_out1 | audio_interf/FSMD/data_2                   | reset_IBUF       |                4 |              8 |
|  clk/inst/clk_out1 | audio_interf/FSMD/sample                   | reset_IBUF       |                3 |              8 |
|  clk/inst/clk_out1 | audio_interf/U_pwm/sample_request          | reset_IBUF       |                2 |              8 |
|  clk/inst/clk_out1 | audio_interf/enable_generator/E[0]         | reset_IBUF       |                4 |              9 |
|  clk/inst/clk_out1 | audio_interf/enable_generator/count_reg[0] | reset_IBUF       |                9 |             33 |
+--------------------+--------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     1 |
| 8      |                     4 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


