Analysis & Elaboration report for Penelope
Mon Feb 14 16:19:02 2011
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parameter Settings for User Entity Instance: Top-level Entity: |Penelope
  4. Parameter Settings for User Entity Instance: clk_div:TLVCLK
  5. Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen
  6. Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen
  7. Parameter Settings for User Entity Instance: PLL_clock_detector:PLL_inst|altpll:altpll_component
  8. Parameter Settings for User Entity Instance: cicint:cic_I
  9. Parameter Settings for User Entity Instance: cicint:cic_Q
 10. Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst
 11. Parameter Settings for User Entity Instance: NWire_rcv:p_ser
 12. Parameter Settings for User Entity Instance: NWire_rcv:CCrcv
 13. Parameter Settings for User Entity Instance: NWire_rcv:IQPWM
 14. Parameter Settings for User Entity Instance: I2S_xmit:IQD
 15. Parameter Settings for User Entity Instance: NWire_xmit:P_MIC
 16. Parameter Settings for User Entity Instance: I2S_rcv:PJD
 17. Parameter Settings for User Entity Instance: NWire_xmit:ser_no
 18. Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider
 19. altpll Parameter Settings by Entity Instance
 20. Analysis & Elaboration Settings
 21. Port Connectivity Checks: "NWire_xmit:ser_no"
 22. Port Connectivity Checks: "I2S_rcv:PJD"
 23. Port Connectivity Checks: "NWire_xmit:P_MIC"
 24. Port Connectivity Checks: "I2S_xmit:IQD"
 25. Port Connectivity Checks: "NWire_rcv:CCrcv"
 26. Port Connectivity Checks: "cpl_cordic:cordic_inst"
 27. Port Connectivity Checks: "cicint:cic_Q"
 28. Port Connectivity Checks: "cicint:cic_I"
 29. Port Connectivity Checks: "PLL_clock_detector:PLL_inst"
 30. Port Connectivity Checks: "clk_lrclk_gen:lrgen"
 31. Port Connectivity Checks: "clk_lrclk_gen:clrgen"
 32. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                     ;
+------------------------------------+-----------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Mon Feb 14 16:19:02 2011         ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; Penelope                                      ;
; Top-level Entity Name              ; Penelope                                      ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Penelope ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; PENNY_ADDR     ; 0000  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:TLVCLK ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; CLK_DIV        ; 10    ; Signed Integer                     ;
; TPD            ; 1     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                       ;
; BCLK_01        ; 32        ; Signed Integer                       ;
; BCLK_10        ; 32        ; Signed Integer                       ;
; CLK_FREQ       ; 122880000 ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:lrgen ;
+----------------+-----------+-------------------------------------+
; Parameter Name ; Value     ; Type                                ;
+----------------+-----------+-------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                      ;
; BCLK_01        ; 32        ; Signed Integer                      ;
; BCLK_10        ; 32        ; Signed Integer                      ;
; CLK_FREQ       ; 122880000 ; Signed Integer                      ;
+----------------+-----------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_clock_detector:PLL_inst|altpll:altpll_component ;
+-------------------------------+--------------------------------------+---------------------------+
; Parameter Name                ; Value                                ; Type                      ;
+-------------------------------+--------------------------------------+---------------------------+
; OPERATION_MODE                ; NO_COMPENSATION                      ; Untyped                   ;
; PLL_TYPE                      ; AUTO                                 ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_clock_detector ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                                  ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                                 ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                                 ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                               ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 8138                                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                                    ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                                   ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                                    ; Untyped                   ;
; LOCK_HIGH                     ; 1                                    ; Untyped                   ;
; LOCK_LOW                      ; 1                                    ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                                    ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                                    ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                  ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                  ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                  ; Untyped                   ;
; SKIP_VCO                      ; OFF                                  ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                                    ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                                 ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                              ; Untyped                   ;
; BANDWIDTH                     ; 0                                    ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                                 ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                                    ; Untyped                   ;
; DOWN_SPREAD                   ; 0                                    ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                  ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                  ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                                    ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                                    ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                                    ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                                    ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                                    ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                                    ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                                    ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                                    ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                                    ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                                    ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                                    ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                                    ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                                    ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                                    ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                                    ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                                    ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                                    ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                                    ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                                    ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                                    ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                                    ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                                    ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                                    ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                                    ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                                    ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                                   ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                                   ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                                ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                               ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                               ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                               ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                                    ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                                    ; Untyped                   ;
; DPA_DIVIDER                   ; 0                                    ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                                    ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                                    ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                                    ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                                    ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                                    ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                                    ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                                    ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                                    ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                                    ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                                    ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                                    ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                                    ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                                    ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                                    ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                                    ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                                    ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                                   ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                                   ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                                   ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                                   ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                                    ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                                    ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                    ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                    ; Untyped                   ;
; VCO_MIN                       ; 0                                    ; Untyped                   ;
; VCO_MAX                       ; 0                                    ; Untyped                   ;
; VCO_CENTER                    ; 0                                    ; Untyped                   ;
; PFD_MIN                       ; 0                                    ; Untyped                   ;
; PFD_MAX                       ; 0                                    ; Untyped                   ;
; M_INITIAL                     ; 0                                    ; Untyped                   ;
; M                             ; 0                                    ; Untyped                   ;
; N                             ; 1                                    ; Untyped                   ;
; M2                            ; 1                                    ; Untyped                   ;
; N2                            ; 1                                    ; Untyped                   ;
; SS                            ; 1                                    ; Untyped                   ;
; C0_HIGH                       ; 0                                    ; Untyped                   ;
; C1_HIGH                       ; 0                                    ; Untyped                   ;
; C2_HIGH                       ; 0                                    ; Untyped                   ;
; C3_HIGH                       ; 0                                    ; Untyped                   ;
; C4_HIGH                       ; 0                                    ; Untyped                   ;
; C5_HIGH                       ; 0                                    ; Untyped                   ;
; C6_HIGH                       ; 0                                    ; Untyped                   ;
; C7_HIGH                       ; 0                                    ; Untyped                   ;
; C8_HIGH                       ; 0                                    ; Untyped                   ;
; C9_HIGH                       ; 0                                    ; Untyped                   ;
; C0_LOW                        ; 0                                    ; Untyped                   ;
; C1_LOW                        ; 0                                    ; Untyped                   ;
; C2_LOW                        ; 0                                    ; Untyped                   ;
; C3_LOW                        ; 0                                    ; Untyped                   ;
; C4_LOW                        ; 0                                    ; Untyped                   ;
; C5_LOW                        ; 0                                    ; Untyped                   ;
; C6_LOW                        ; 0                                    ; Untyped                   ;
; C7_LOW                        ; 0                                    ; Untyped                   ;
; C8_LOW                        ; 0                                    ; Untyped                   ;
; C9_LOW                        ; 0                                    ; Untyped                   ;
; C0_INITIAL                    ; 0                                    ; Untyped                   ;
; C1_INITIAL                    ; 0                                    ; Untyped                   ;
; C2_INITIAL                    ; 0                                    ; Untyped                   ;
; C3_INITIAL                    ; 0                                    ; Untyped                   ;
; C4_INITIAL                    ; 0                                    ; Untyped                   ;
; C5_INITIAL                    ; 0                                    ; Untyped                   ;
; C6_INITIAL                    ; 0                                    ; Untyped                   ;
; C7_INITIAL                    ; 0                                    ; Untyped                   ;
; C8_INITIAL                    ; 0                                    ; Untyped                   ;
; C9_INITIAL                    ; 0                                    ; Untyped                   ;
; C0_MODE                       ; BYPASS                               ; Untyped                   ;
; C1_MODE                       ; BYPASS                               ; Untyped                   ;
; C2_MODE                       ; BYPASS                               ; Untyped                   ;
; C3_MODE                       ; BYPASS                               ; Untyped                   ;
; C4_MODE                       ; BYPASS                               ; Untyped                   ;
; C5_MODE                       ; BYPASS                               ; Untyped                   ;
; C6_MODE                       ; BYPASS                               ; Untyped                   ;
; C7_MODE                       ; BYPASS                               ; Untyped                   ;
; C8_MODE                       ; BYPASS                               ; Untyped                   ;
; C9_MODE                       ; BYPASS                               ; Untyped                   ;
; C0_PH                         ; 0                                    ; Untyped                   ;
; C1_PH                         ; 0                                    ; Untyped                   ;
; C2_PH                         ; 0                                    ; Untyped                   ;
; C3_PH                         ; 0                                    ; Untyped                   ;
; C4_PH                         ; 0                                    ; Untyped                   ;
; C5_PH                         ; 0                                    ; Untyped                   ;
; C6_PH                         ; 0                                    ; Untyped                   ;
; C7_PH                         ; 0                                    ; Untyped                   ;
; C8_PH                         ; 0                                    ; Untyped                   ;
; C9_PH                         ; 0                                    ; Untyped                   ;
; L0_HIGH                       ; 1                                    ; Untyped                   ;
; L1_HIGH                       ; 1                                    ; Untyped                   ;
; G0_HIGH                       ; 1                                    ; Untyped                   ;
; G1_HIGH                       ; 1                                    ; Untyped                   ;
; G2_HIGH                       ; 1                                    ; Untyped                   ;
; G3_HIGH                       ; 1                                    ; Untyped                   ;
; E0_HIGH                       ; 1                                    ; Untyped                   ;
; E1_HIGH                       ; 1                                    ; Untyped                   ;
; E2_HIGH                       ; 1                                    ; Untyped                   ;
; E3_HIGH                       ; 1                                    ; Untyped                   ;
; L0_LOW                        ; 1                                    ; Untyped                   ;
; L1_LOW                        ; 1                                    ; Untyped                   ;
; G0_LOW                        ; 1                                    ; Untyped                   ;
; G1_LOW                        ; 1                                    ; Untyped                   ;
; G2_LOW                        ; 1                                    ; Untyped                   ;
; G3_LOW                        ; 1                                    ; Untyped                   ;
; E0_LOW                        ; 1                                    ; Untyped                   ;
; E1_LOW                        ; 1                                    ; Untyped                   ;
; E2_LOW                        ; 1                                    ; Untyped                   ;
; E3_LOW                        ; 1                                    ; Untyped                   ;
; L0_INITIAL                    ; 1                                    ; Untyped                   ;
; L1_INITIAL                    ; 1                                    ; Untyped                   ;
; G0_INITIAL                    ; 1                                    ; Untyped                   ;
; G1_INITIAL                    ; 1                                    ; Untyped                   ;
; G2_INITIAL                    ; 1                                    ; Untyped                   ;
; G3_INITIAL                    ; 1                                    ; Untyped                   ;
; E0_INITIAL                    ; 1                                    ; Untyped                   ;
; E1_INITIAL                    ; 1                                    ; Untyped                   ;
; E2_INITIAL                    ; 1                                    ; Untyped                   ;
; E3_INITIAL                    ; 1                                    ; Untyped                   ;
; L0_MODE                       ; BYPASS                               ; Untyped                   ;
; L1_MODE                       ; BYPASS                               ; Untyped                   ;
; G0_MODE                       ; BYPASS                               ; Untyped                   ;
; G1_MODE                       ; BYPASS                               ; Untyped                   ;
; G2_MODE                       ; BYPASS                               ; Untyped                   ;
; G3_MODE                       ; BYPASS                               ; Untyped                   ;
; E0_MODE                       ; BYPASS                               ; Untyped                   ;
; E1_MODE                       ; BYPASS                               ; Untyped                   ;
; E2_MODE                       ; BYPASS                               ; Untyped                   ;
; E3_MODE                       ; BYPASS                               ; Untyped                   ;
; L0_PH                         ; 0                                    ; Untyped                   ;
; L1_PH                         ; 0                                    ; Untyped                   ;
; G0_PH                         ; 0                                    ; Untyped                   ;
; G1_PH                         ; 0                                    ; Untyped                   ;
; G2_PH                         ; 0                                    ; Untyped                   ;
; G3_PH                         ; 0                                    ; Untyped                   ;
; E0_PH                         ; 0                                    ; Untyped                   ;
; E1_PH                         ; 0                                    ; Untyped                   ;
; E2_PH                         ; 0                                    ; Untyped                   ;
; E3_PH                         ; 0                                    ; Untyped                   ;
; M_PH                          ; 0                                    ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                                  ; Untyped                   ;
; CLK0_COUNTER                  ; G0                                   ; Untyped                   ;
; CLK1_COUNTER                  ; G0                                   ; Untyped                   ;
; CLK2_COUNTER                  ; G0                                   ; Untyped                   ;
; CLK3_COUNTER                  ; G0                                   ; Untyped                   ;
; CLK4_COUNTER                  ; G0                                   ; Untyped                   ;
; CLK5_COUNTER                  ; G0                                   ; Untyped                   ;
; CLK6_COUNTER                  ; E0                                   ; Untyped                   ;
; CLK7_COUNTER                  ; E1                                   ; Untyped                   ;
; CLK8_COUNTER                  ; E2                                   ; Untyped                   ;
; CLK9_COUNTER                  ; E3                                   ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                                    ; Untyped                   ;
; M_TIME_DELAY                  ; 0                                    ; Untyped                   ;
; N_TIME_DELAY                  ; 0                                    ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                                   ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                                   ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                                   ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                                   ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                                   ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                                   ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                                    ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                            ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                 ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                                 ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                                 ; Untyped                   ;
; VCO_POST_SCALE                ; 0                                    ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                           ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                            ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                          ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                            ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                          ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                          ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                          ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                          ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                          ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                            ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                          ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                          ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                          ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                          ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                          ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                          ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                    ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                    ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                                    ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                                    ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING                              ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                 ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                                    ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                                    ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                    ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                  ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II                           ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                               ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                  ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                  ; IGNORE_CASCADE            ;
+-------------------------------+--------------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_I ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: cicint:cic_Q ;
+----------------+----------------------+-------------------+
; Parameter Name ; Value                ; Type              ;
+----------------+----------------------+-------------------+
; zeroconst      ; 00000000000000000000 ; Signed Binary     ;
+----------------+----------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpl_cordic:cordic_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                             ;
; EXTRA_BITS     ; 5     ; Signed Integer                             ;
; OUT_WIDTH      ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:p_ser ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; DATA_BITS      ; 8         ; Signed Integer                  ;
; SLOWEST_FREQ   ; 1000      ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:CCrcv ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; DATA_BITS      ; 61        ; Signed Integer                  ;
; SLOWEST_FREQ   ; 500       ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:IQPWM ;
+----------------+-----------+---------------------------------+
; Parameter Name ; Value     ; Type                            ;
+----------------+-----------+---------------------------------+
; DATA_BITS      ; 32        ; Signed Integer                  ;
; SLOWEST_FREQ   ; 10000     ; Signed Integer                  ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                  ;
; XCLK_FREQ      ; 122880000 ; Signed Integer                  ;
; TPD            ; 1         ; Signed Integer                  ;
+----------------+-----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_xmit:IQD ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                   ;
; TPD            ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:P_MIC ;
+----------------+-----------+----------------------------------+
; Parameter Name ; Value     ; Type                             ;
+----------------+-----------+----------------------------------+
; XCLK_FREQ      ; 122880000 ; Signed Integer                   ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                   ;
; DLY_TIME       ; 200       ; Signed Integer                   ;
; DATA_BITS      ; 16        ; Signed Integer                   ;
; SEND_FREQ      ; 48000     ; Signed Integer                   ;
; LOW_BITS       ; 3         ; Signed Integer                   ;
; TPD            ; 1         ; Signed Integer                   ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                   ;
; LOW_TIME       ; 0         ; Unsigned Binary                  ;
+----------------+-----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2S_rcv:PJD ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BITS      ; 32    ; Signed Integer                  ;
; BCNT           ; 2     ; Signed Integer                  ;
; DSTRB          ; 1     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:ser_no ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; XCLK_FREQ      ; 122880000 ; Signed Integer                    ;
; ICLK_FREQ      ; 122880000 ; Signed Integer                    ;
; DLY_TIME       ; 200       ; Signed Integer                    ;
; DATA_BITS      ; 20        ; Signed Integer                    ;
; SEND_FREQ      ; 1000      ; Signed Integer                    ;
; LOW_BITS       ; 3         ; Signed Integer                    ;
; TPD            ; 1         ; Signed Integer                    ;
; NUM_DLY_CLKS   ; 24576000  ; Signed Integer                    ;
; LOW_TIME       ; 16026     ; Signed Integer                    ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DIVIDE_RATE    ; 125   ; Signed Integer                                      ;
; COUNTER_WIDTH  ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 1                                                   ;
; Entity Instance               ; PLL_clock_detector:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                     ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 8138                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; Penelope           ; Penelope           ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:ser_no"              ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; xdata[15..14] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[19..16] ; Input  ; Info     ; Stuck at GND           ;
; xdata[13]     ; Input  ; Info     ; Stuck at GND           ;
; xdata[12]     ; Input  ; Info     ; Stuck at VCC           ;
; xreq          ; Input  ; Info     ; Stuck at VCC           ;
; xrdy          ; Output ; Info     ; Explicitly unconnected ;
; xack          ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_rcv:PJD"                                                                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; xData[15..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; xlrclk       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBrise       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xBfall       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRrise      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; xLRfall      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:P_MIC"      ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; xrdy ; Output ; Info     ; Explicitly unconnected ;
; xack ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2S_xmit:IQD"                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; xmit_rdy ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; xmit_ack ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NWire_rcv:CCrcv"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; xrcv_data[10..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xrcv_data[19]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpl_cordic:cordic_inst"                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                           ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; out_data_I     ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "out_data_I[15..15]" have no fanouts ;
; out_data_I[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                               ;
; out_data_Q     ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "cicint:cic_Q"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; clk_enable ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+----------------------------------------------+
; Port Connectivity Checks: "cicint:cic_I"     ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; clk_enable ; Input ; Info     ; Stuck at VCC ;
+------------+-------+----------+--------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "PLL_clock_detector:PLL_inst" ;
+------+--------+----------+------------------------------+
; Port ; Type   ; Severity ; Details                      ;
+------+--------+----------+------------------------------+
; c0   ; Output ; Info     ; Explicitly unconnected       ;
+------+--------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:lrgen"                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; BCLK   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; LRCLK  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; Brise  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; Bfall  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:clrgen"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Speed  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Feb 14 16:18:55 2011
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Penelope -c Penelope --analysis_and_elaboration
Info: Found 1 design units, including 1 entities, in source file cpl_cordic.v
    Info: Found entity 1: cpl_cordic
Info: Found 1 design units, including 1 entities, in source file pll_clock_detector.v
    Info: Found entity 1: PLL_clock_detector
Info: Found 1 design units, including 1 entities, in source file common/i2s_xmit.v
    Info: Found entity 1: I2S_xmit
Info: Found 1 design units, including 1 entities, in source file common/nwire_rcv.v
    Info: Found entity 1: NWire_rcv
Info: Found 1 design units, including 1 entities, in source file common/nwire_xmit.v
    Info: Found entity 1: NWire_xmit
Info: Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v
    Info: Found entity 1: clk_lrclk_gen
Info: Found 1 design units, including 1 entities, in source file common/clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file oddclockdiv.v
    Info: Found entity 1: oddClockDivider
Info: Found 1 design units, including 1 entities, in source file adc.v
    Info: Found entity 1: ADC
Info: Found 1 design units, including 1 entities, in source file cicint.v
    Info: Found entity 1: cicint
Info: Found 1 design units, including 1 entities, in source file penelope.v
    Info: Found entity 1: Penelope
Info: Found 1 design units, including 1 entities, in source file common/i2s_rcv.v
    Info: Found entity 1: I2S_rcv
Info: Elaborating entity "Penelope" for the top level hierarchy
Info: Elaborating entity "clk_div" for hierarchy "clk_div:TLVCLK"
Info: Elaborating entity "clk_lrclk_gen" for hierarchy "clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(63): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(65): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(67): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(69): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(106): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(108): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(110): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(112): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "PLL_clock_detector" for hierarchy "PLL_clock_detector:PLL_inst"
Info: Elaborating entity "altpll" for hierarchy "PLL_clock_detector:PLL_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "PLL_clock_detector:PLL_inst|altpll:altpll_component"
Info: Instantiated megafunction "PLL_clock_detector:PLL_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "8138"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_clock_detector"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NO_COMPENSATION"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "ADC" for hierarchy "ADC:ADC_SPI"
Info: Elaborating entity "cicint" for hierarchy "cicint:cic_I"
Info: Elaborating entity "cpl_cordic" for hierarchy "cpl_cordic:cordic_inst"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:p_ser"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:CCrcv"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:IQPWM"
Info: Elaborating entity "I2S_xmit" for hierarchy "I2S_xmit:IQD"
Warning (10230): Verilog HDL assignment warning at I2S_xmit.v(106): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:P_MIC"
Info: Elaborating entity "I2S_rcv" for hierarchy "I2S_rcv:PJD"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:ser_no"
Info: Elaborating entity "oddClockDivider" for hierarchy "oddClockDivider:refClockDivider"
Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Mon Feb 14 16:19:02 2011
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


