# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 33
attribute \top 1
attribute \src "dut.sv:1.1-46.10"
module \top
  attribute \src "dut.sv:2.23-2.24"
  wire input 1 signed \x
  attribute \src "dut.sv:3.23-3.24"
  wire width 32 output 2 \y
  connect \y 0
end
