// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_fst_c.h"
#include "Vtestbench__Syms.h"


void Vtestbench___024root__trace_chg_sub_6(Vtestbench___024root* vlSelf, VerilatedFst::Buffer* bufp) {
    if (false && vlSelf) {}  // Prevent unused
    Vtestbench__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vtestbench___024root__trace_chg_sub_6\n"); );
    // Init
    uint32_t* const oldp VL_ATTR_UNUSED = bufp->oldp(vlSymsp->__Vm_baseCode + 23848);
    VlWide<3>/*95:0*/ __Vtemp_h120f023a__0;
    VlWide<3>/*95:0*/ __Vtemp_h9c9574ed__0;
    VlWide<3>/*95:0*/ __Vtemp_h15862ebe__0;
    VlWide<3>/*95:0*/ __Vtemp_h9b49e2e4__0;
    VlWide<3>/*95:0*/ __Vtemp_h7c5750bc__0;
    VlWide<3>/*95:0*/ __Vtemp_h9772ab2e__0;
    VlWide<3>/*95:0*/ __Vtemp_h97e57fc3__0;
    VlWide<3>/*95:0*/ __Vtemp_hd1eefe13__0;
    VlWide<3>/*95:0*/ __Vtemp_hd26a87f8__0;
    VlWide<3>/*95:0*/ __Vtemp_h46dcf018__0;
    VlWide<3>/*95:0*/ __Vtemp_h67fdf06b__0;
    VlWide<3>/*95:0*/ __Vtemp_h0c72e84d__0;
    VlWide<3>/*95:0*/ __Vtemp_h7200986e__0;
    VlWide<3>/*95:0*/ __Vtemp_hadd73af9__0;
    VlWide<3>/*95:0*/ __Vtemp_h594e13e9__0;
    VlWide<3>/*95:0*/ __Vtemp_hdd7d249c__0;
    VlWide<3>/*95:0*/ __Vtemp_h3b7c99a9__0;
    VlWide<3>/*95:0*/ __Vtemp_h6d51f399__0;
    // Body
    if (VL_UNLIKELY(vlSelf->__Vm_traceActivity[0x11U])) {
        bufp->chgBit(oldp+0,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                             >> 1U))) 
                               | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                         >> 0x1dU)))
                               ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                               & (VL_GTS_III(32, 0x6bU, 
                                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                       & VL_GTES_III(32, 0U, 
                                                                     VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                     & (~ 
                                                        ((((~ 
                                                            (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                             >> 1U)) 
                                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                              >> 0x18U)) 
                                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                         & ((((0U 
                                                               == 
                                                               (7U 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                   >> 1U))) 
                                                              | (4U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                     >> 1U)))) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                >> 1U)) 
                                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                               & (0U 
                                                                  != 
                                                                  (3U 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                              << 1U) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                   & (VL_GTS_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+1,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out 
                                            >> 0x20U)))));
        bufp->chgSData(oldp+2,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out 
                                                  >> 0x17U)))),9);
        bufp->chgIData(oldp+3,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+4,((0x1ffU & (((0U == (
                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                   >> 0x1dU)) 
                                           | (6U <= 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                               >> 0x1dU)))
                                           ? ((0x1c0U 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                  >> 0x17U)) 
                                              | (0x3fU 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                    >> 0x14U)))
                                           : ((IData)(0x100U) 
                                              + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                 >> 0x14U))))),9);
        bufp->chgIData(oldp+5,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                              << 3U) 
                                             | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x11U] 
                                                >> 0x1dU)))),23);
        bufp->chgBit(oldp+6,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)))));
        bufp->chgSData(oldp+7,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                  >> 0x17U)))),9);
        bufp->chgIData(oldp+8,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+9,((0x1ffU & ((IData)(0x100U) 
                                          + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                             >> 0x14U)))),9);
        bufp->chgCData(oldp+10,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                 >> 0x1dU)),3);
        bufp->chgBit(oldp+11,(((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                       >> 0x1dU)) | 
                               (6U <= (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                       >> 0x1dU)))));
        bufp->chgBit(oldp+12,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+13,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                     >> 3U))));
        bufp->chgBit(oldp+14,((1U & ((0x3fffffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                     | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                            & (VL_GTS_III(32, 0x6bU, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                        >> 2U)))));
        bufp->chgBit(oldp+15,((1U & ((0x7ffffffeU & 
                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       << 1U)) | ((0x7fffffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                              & VL_GTES_III(32, 0U, 
                                                                            VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                             & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                            & (~ 
                                                               ((((~ 
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                    >> 1U)) 
                                                                  & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                     >> 0x18U)) 
                                                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                & ((((0U 
                                                                      == 
                                                                      (7U 
                                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                          >> 1U))) 
                                                                     | (4U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                            >> 1U)))) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                       >> 1U)) 
                                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                      & (0U 
                                                                         != 
                                                                         (3U 
                                                                          & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                                  | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                         & (VL_GTS_III(32, 0x6bU, 
                                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                                     >> 1U))))));
        bufp->chgBit(oldp+16,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                        & (VL_GTS_III(32, 0x6bU, 
                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                           | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+17,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                      >> 0x1dU))));
        bufp->chgIData(oldp+18,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                           >> 0x20U)) 
                                  << 0x1fU) | ((0x7f800000U 
                                                & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 0U
                                                      : 
                                                     ((IData)(1U) 
                                                      + 
                                                      ((0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))) 
                                                       - (IData)(0x82U)))) 
                                                    | (((IData)(
                                                                (0xe0000000ULL 
                                                                 == 
                                                                 (0xe0000000ULL 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                        ? 0xffU
                                                        : 0U)) 
                                                   << 0x17U)) 
                                               | (0x7fffffU 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                       >> 1U) 
                                                      >> 
                                                      (0x1fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (0x1ffU 
                                                           & (IData)(
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                      >> 0x17U))))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                       ? 0U
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+19,((((QData)((IData)((1U 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U]))) 
                                  << 0x3fU) | (((QData)((IData)(
                                                                (0x7ffU 
                                                                 & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                      ? 0U
                                                                      : 
                                                                     ((IData)(1U) 
                                                                      + 
                                                                      ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                        >> 0x14U) 
                                                                       - (IData)(0x402U)))) 
                                                                    | (((IData)(
                                                                                (0xe0000000U 
                                                                                == 
                                                                                (0xe0000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U]))) 
                                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                        ? 0x7ffU
                                                                        : 0U))))) 
                                                << 0x34U) 
                                               | (0xfffffffffffffULL 
                                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                      ? 
                                                     ((0x3fffffffffffffULL 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                          >> 1U)) 
                                                      >> 
                                                      (0x3fU 
                                                       & ((IData)(1U) 
                                                          - 
                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                           >> 0x14U))))
                                                      : 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                       ? 0ULL
                                                       : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h120f023a__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x11U];
        __Vtemp_h120f023a__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U];
        __Vtemp_h120f023a__0[2U] = (1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U]);
        bufp->chgWData(oldp+21,(__Vtemp_h120f023a__0),65);
        bufp->chgBit(oldp+24,((IData)((0xe0000000U 
                                       == (0xe0000000U 
                                           & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U])))));
        bufp->chgBit(oldp+25,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+26,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                      >> 0x1dU))));
        bufp->chgSData(oldp+27,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                 >> 0x14U)),13);
        bufp->chgQData(oldp+28,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+30,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+31,((0x3fU & ((IData)(1U) 
                                          - (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                             >> 0x14U)))),6);
        bufp->chgSData(oldp+32,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                 >> 0x14U) 
                                                - (IData)(0x402U)))) 
                                           | (((IData)(
                                                       (0xe0000000U 
                                                        == 
                                                        (0xe0000000U 
                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U]))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                               ? 0x7ffU
                                               : 0U)))),11);
        bufp->chgQData(oldp+33,((0xfffffffffffffULL 
                                 & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                     ? ((0x3fffffffffffffULL 
                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                            >> 1U)) 
                                        >> (0x3fU & 
                                            ((IData)(1U) 
                                             - (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                >> 0x14U))))
                                     : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                         ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+35,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                      >> 0x1eU))));
        bufp->chgQData(oldp+36,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+38,((IData)((0xe0000000ULL 
                                       == (0xe0000000ULL 
                                           & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+39,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+40,((0U == (7U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 6U)))));
        bufp->chgBit(oldp+41,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                             >> 0x20U)))));
        bufp->chgSData(oldp+42,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),10);
        bufp->chgIData(oldp+43,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+44,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+45,((0x1fU & ((IData)(1U) 
                                          - (0x1ffU 
                                             & (IData)(
                                                       (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                        >> 0x17U)))))),5);
        bufp->chgCData(oldp+46,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                            ? 0U : 
                                           ((IData)(1U) 
                                            + ((0x1ffU 
                                                & (IData)(
                                                          (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                           >> 0x17U))) 
                                               - (IData)(0x82U)))) 
                                          | (((IData)(
                                                      (0xe0000000ULL 
                                                       == 
                                                       (0xe0000000ULL 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                              ? 0xffU
                                              : 0U)))),8);
        bufp->chgIData(oldp+47,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                               ? ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                   >> 1U) 
                                                  >> 
                                                  (0x1fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0x1ffU 
                                                       & (IData)(
                                                                 (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                  >> 0x17U))))))
                                               : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                   ? 0U
                                                   : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+48,((0x1ffU & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                   >> 0x17U)))),9);
        bufp->chgIData(oldp+49,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+50,((3U == (3U & ((IData)(
                                                    (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                     >> 0x17U)) 
                                            >> 7U)))));
        bufp->chgQData(oldp+51,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+53,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                  << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                             << 2U) 
                                            | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                     >> 1U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                                       >> 1U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+54,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+55,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+57,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+58,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                            >> 1U)))));
        bufp->chgBit(oldp+59,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                            >> 1U)))));
        bufp->chgBit(oldp+60,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                            >> 1U)))));
        bufp->chgBit(oldp+61,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                            >> 1U)))));
        bufp->chgBit(oldp+62,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                            >> 1U)))));
        bufp->chgBit(oldp+63,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                            >> 1U)))));
        bufp->chgBit(oldp+64,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+65,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+66,((0x3fffU & ((IData)(0x3900U) 
                                            + VL_EXTENDS_II(14,13, 
                                                            (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                             >> 0x14U))))),14);
        bufp->chgIData(oldp+67,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+68,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+69,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+70,(VL_LTES_III(32, 3U, VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+71,(VL_GTS_III(32, 0x6bU, 
                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+72,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                    & VL_GTES_III(32, 0U, 
                                                  VL_SHIFTRS_III(32,32,32, 
                                                                 VL_EXTENDS_II(32,14, 
                                                                               (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                  & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                              >> 1U)) 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                             >> 0x18U)) 
                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                        & ((((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                >> 1U))) 
                                             | (4U 
                                                == 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                    >> 1U)))) 
                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                               >> 1U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+73,((VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+74,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+75,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+76,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                               & (VL_GTS_III(32, 0x6bU, 
                                             VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                  | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                       & VL_GTES_III(32, 0U, 
                                                     VL_SHIFTRS_III(32,32,32, 
                                                                    VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                                >> 0x14U))))), 8U))) 
                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                     & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                 >> 1U)) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                >> 0x18U)) 
                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                           & ((((0U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                     >> 1U))) 
                                                | (4U 
                                                   == 
                                                   (7U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                       >> 1U)))) 
                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                  >> 1U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                 & (0U 
                                                    != 
                                                    (3U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+77,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                  & (VL_GTS_III(32, 0x6bU, 
                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+78,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+79,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+80,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+81,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+82,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                     & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U]))));
        bufp->chgSData(oldp+83,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                  & (~ 
                                                     (((0U 
                                                        == 
                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                         >> 0x1dU)) 
                                                       | VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                       ? 0x1c0U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                      ? 0xffffff94U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                     ? 0x80U
                                                     : 0U))) 
                                               & (~ 
                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                    ? 0x40U
                                                    : 0U))) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                  ? 0x6bU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                 ? 0x17fU
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                ? 0x180U
                                                : 0U)) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                               ? 0x1c0U
                                               : 0U)))),9);
        bufp->chgIData(oldp+84,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                  ? 0x400000U
                                                  : 0U) 
                                                | (((0U 
                                                     != 
                                                     (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                      >> 0x1dU)) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x400000U 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                    & (0U 
                                                       != 
                                                       (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                        >> 0x1dU))) 
                                                   & VL_LTES_III(32, 0x6bU, 
                                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                   ? 
                                                  (0x3fffffU 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                   : 0U)) 
                                              | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+85,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                       << 2U))),27);
        bufp->chgIData(oldp+86,((0x7ffffffU & (1U | 
                                               (0x7ffffffeU 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                   << 1U))))),27);
        bufp->chgIData(oldp+87,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+88,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+89,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+90,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+91,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                               >> 1U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                 >> 1U)))) 
                                & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                  & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+92,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+93,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                         (0x3fffU 
                                                          & ((IData)(0x3900U) 
                                                             + 
                                                             VL_EXTENDS_II(14,13, 
                                                                           (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                                                            >> 0x14U))))))),15);
        bufp->chgSData(oldp+94,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+95,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                     >> 1U))));
        bufp->chgBit(oldp+96,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+97,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                               >> 1U))) 
                                 | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                 >> 1U)))) 
                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                   >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                              & (0U 
                                                 != 
                                                 (3U 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+98,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                     >> 0x18U))));
        bufp->chgIData(oldp+99,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__8__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+100,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x12U] 
                                       >> 0x1dU))));
        __Vtemp_h9c9574ed__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                  >> 4U));
        __Vtemp_h9c9574ed__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                  >> 4U));
        __Vtemp_h9c9574ed__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                            >> 4U));
        bufp->chgWData(oldp+101,(__Vtemp_h9c9574ed__0),68);
        bufp->chgQData(oldp+104,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                >> 5U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                           >> 4U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                    << 8U) 
                                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                      >> 0x18U))) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xeU 
                                                                         == 
                                                                         (0xeU 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                           << 8U) 
                                                          | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                             >> 0x18U))))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+106,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+107,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+108,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+109,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+110,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                               >> 5U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                 >> 1U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                     >> 5U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                       >> 5U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+111,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+112,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+113,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+114,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                >> 1U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                    >> 1U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                    << 5U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                      >> 0x18U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                       << 8U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                         >> 0x18U))))))),9);
        bufp->chgIData(oldp+115,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                               >> 1U))),23);
        bufp->chgBit(oldp+116,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+117,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+118,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+119,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                   << 8U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                     >> 0x18U)))))),9);
        bufp->chgCData(oldp+120,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                        >> 1U))),3);
        bufp->chgBit(oldp+121,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                              >> 1U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                >> 1U))))));
        bufp->chgBit(oldp+122,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+123,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+124,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+125,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                               >> 5U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                 >> 5U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+126,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+127,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 1U)))));
        bufp->chgIData(oldp+128,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+129,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                       >> 4U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                             << 8U) 
                                                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                               >> 0x18U))) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xeU 
                                                                                == 
                                                                                (0xeU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                << 8U) 
                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                  >> 0x18U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h15862ebe__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x13U] 
                                                  >> 4U));
        __Vtemp_h15862ebe__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                  >> 4U));
        __Vtemp_h15862ebe__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                          >> 4U));
        bufp->chgWData(oldp+131,(__Vtemp_h15862ebe__0),65);
        bufp->chgBit(oldp+134,((IData)((0xeU == (0xeU 
                                                 & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U])))));
        bufp->chgBit(oldp+135,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+136,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 1U)))));
        bufp->chgSData(oldp+137,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             << 8U) 
                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                               >> 0x18U)))),13);
        bufp->chgQData(oldp+138,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+140,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+141,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                  << 8U) 
                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                    >> 0x18U)))))),6);
        bufp->chgSData(oldp+142,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                      << 8U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                        >> 0x18U))) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xeU 
                                                         == 
                                                         (0xeU 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+143,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                       << 8U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                         >> 0x18U))))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+145,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 2U)))));
        bufp->chgQData(oldp+146,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+148,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+149,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+150,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+151,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+152,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+153,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+154,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+155,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+156,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+157,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+158,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+159,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+160,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+161,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+163,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                      >> 5U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                        >> 5U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+164,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+165,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+167,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+168,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+169,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+170,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+171,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+172,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+173,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 5U)))));
        bufp->chgBit(oldp+174,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+175,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+176,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                  << 8U) 
                                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                    >> 0x18U))))))),14);
        bufp->chgIData(oldp+177,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+178,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+179,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+180,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+181,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+182,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                   >> 5U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                     >> 5U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+183,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+184,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+185,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+186,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                      >> 5U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                        >> 5U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+187,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+188,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+189,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+190,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+191,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+192,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                         >> 4U)))));
        bufp->chgSData(oldp+193,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                             >> 1U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+194,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                          >> 1U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                            >> 1U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+195,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+196,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+197,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+198,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+199,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+200,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+201,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                >> 5U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                  >> 5U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+202,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+203,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x14U] 
                                                                                >> 0x18U))))))))),15);
        bufp->chgSData(oldp+204,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+205,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+206,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+207,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                >> 5U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                  >> 5U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+208,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+209,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__9__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+210,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                             >> 1U)))));
        __Vtemp_h9b49e2e4__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                  >> 8U));
        __Vtemp_h9b49e2e4__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                  >> 8U));
        __Vtemp_h9b49e2e4__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                            >> 8U));
        bufp->chgWData(oldp+211,(__Vtemp_h9b49e2e4__0),68);
        bufp->chgQData(oldp+214,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                >> 9U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                           >> 8U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                    << 4U) 
                                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                      >> 0x1cU))) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe0U 
                                                                         == 
                                                                         (0xe0U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                           << 4U) 
                                                          | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                             >> 0x1cU))))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+216,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+217,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+218,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+219,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                   >> 9U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                     >> 5U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                            >> 9U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                              >> 9U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+220,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                               >> 9U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                 >> 5U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                     >> 9U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                       >> 9U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+221,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+222,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+223,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+224,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                >> 5U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                    >> 5U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                    << 1U)) 
                                                | (0x3fU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                       << 4U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                         >> 0x1cU))))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                       << 4U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                         >> 0x1cU))))))),9);
        bufp->chgIData(oldp+225,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                               >> 5U))),23);
        bufp->chgBit(oldp+226,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+227,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+228,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+229,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                   << 4U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                     >> 0x1cU)))))),9);
        bufp->chgCData(oldp+230,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                        >> 5U))),3);
        bufp->chgBit(oldp+231,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                              >> 5U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                >> 5U))))));
        bufp->chgBit(oldp+232,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+233,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+234,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+235,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                               >> 9U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                 >> 9U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+236,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+237,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 5U)))));
        bufp->chgIData(oldp+238,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+239,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                       >> 8U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                             << 4U) 
                                                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                               >> 0x1cU))) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0U 
                                                                                == 
                                                                                (0xe0U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                << 4U) 
                                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                  >> 0x1cU))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h7c5750bc__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x15U] 
                                                  >> 8U));
        __Vtemp_h7c5750bc__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                     << 0x18U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                  >> 8U));
        __Vtemp_h7c5750bc__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                          >> 8U));
        bufp->chgWData(oldp+241,(__Vtemp_h7c5750bc__0),65);
        bufp->chgBit(oldp+244,((IData)((0xe0U == (0xe0U 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U])))));
        bufp->chgBit(oldp+245,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+246,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 5U)))));
        bufp->chgSData(oldp+247,((0xfffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             << 4U) 
                                            | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                               >> 0x1cU)))),13);
        bufp->chgQData(oldp+248,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+250,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+251,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                  << 4U) 
                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                    >> 0x1cU)))))),6);
        bufp->chgSData(oldp+252,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                      << 4U) 
                                                     | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                        >> 0x1cU))) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe0U 
                                                         == 
                                                         (0xe0U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+253,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                       << 4U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                         >> 0x1cU))))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+255,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 6U)))));
        bufp->chgQData(oldp+256,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+258,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+259,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+260,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+261,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+262,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+263,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+264,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+265,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+266,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+267,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+268,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+269,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+270,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+271,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+273,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                      >> 9U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                        >> 9U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+274,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+275,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+277,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+278,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+279,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+280,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+281,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+282,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+283,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 9U)))));
        bufp->chgBit(oldp+284,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+285,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+286,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                  << 4U) 
                                                                 | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                    >> 0x1cU))))))),14);
        bufp->chgIData(oldp+287,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+288,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+289,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+290,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+291,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+292,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                   >> 9U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                     >> 9U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+293,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+294,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+295,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+296,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                      >> 9U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                        >> 9U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+297,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+298,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+299,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+300,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+301,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+302,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                         >> 8U)))));
        bufp->chgSData(oldp+303,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                             >> 5U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+304,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                          >> 5U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                            >> 5U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+305,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+306,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+307,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+308,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+309,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+310,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+311,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                >> 9U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                  >> 9U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+312,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+313,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                                                << 4U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x16U] 
                                                                                >> 0x1cU))))))))),15);
        bufp->chgSData(oldp+314,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+315,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+316,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+317,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                >> 9U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                  >> 9U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+318,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+319,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__10__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+320,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                             >> 5U)))));
        __Vtemp_h9772ab2e__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x18U] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                  >> 0xcU));
        __Vtemp_h9772ab2e__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x18U] 
                                                  >> 0xcU));
        __Vtemp_h9772ab2e__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                            >> 0xcU));
        bufp->chgWData(oldp+321,(__Vtemp_h9772ab2e__0),68);
        bufp->chgQData(oldp+324,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                >> 0xdU)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                           >> 0xcU)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe00U 
                                                                         == 
                                                                         (0xe00U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+326,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+327,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+328,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+329,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                   >> 0xdU))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                     >> 9U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                            >> 0xdU))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                              >> 0xdU)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+330,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                               >> 0xdU))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                 >> 9U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                     >> 0xdU))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                       >> 0xdU)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+331,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+332,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+333,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+334,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                >> 9U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                    >> 9U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                    >> 3U)) 
                                                | (0x3fU 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))),9);
        bufp->chgIData(oldp+335,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x18U] 
                                  >> 9U)),23);
        bufp->chgBit(oldp+336,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+337,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+338,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+339,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U])))),9);
        bufp->chgCData(oldp+340,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                        >> 9U))),3);
        bufp->chgBit(oldp+341,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                              >> 9U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                >> 9U))))));
        bufp->chgBit(oldp+342,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+343,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+344,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+345,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                               >> 0xdU))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                 >> 0xdU)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+346,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+347,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 9U)))));
        bufp->chgIData(oldp+348,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+349,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                       >> 0xcU)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe00U 
                                                                                == 
                                                                                (0xe00U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h97e57fc3__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x18U] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x17U] 
                                                  >> 0xcU));
        __Vtemp_h97e57fc3__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                     << 0x14U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x18U] 
                                                  >> 0xcU));
        __Vtemp_h97e57fc3__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                          >> 0xcU));
        bufp->chgWData(oldp+351,(__Vtemp_h97e57fc3__0),65);
        bufp->chgBit(oldp+354,((IData)((0xe00U == (0xe00U 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U])))));
        bufp->chgBit(oldp+355,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+356,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 9U)))));
        bufp->chgSData(oldp+357,((0xfffU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U])),13);
        bufp->chgQData(oldp+358,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+360,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+361,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U])))),6);
        bufp->chgSData(oldp+362,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe00U 
                                                         == 
                                                         (0xe00U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+363,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+365,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xaU)))));
        bufp->chgQData(oldp+366,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+368,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+369,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+370,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+371,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+372,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+373,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+374,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+375,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+376,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+377,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+378,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+379,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+380,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+381,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+383,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                      >> 0xdU))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                                        >> 0xdU)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+384,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+385,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+387,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+388,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+389,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+390,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+391,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+392,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+393,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 0xdU)))));
        bufp->chgBit(oldp+394,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+395,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+396,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))),14);
        bufp->chgIData(oldp+397,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+398,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+399,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+400,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+401,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+402,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                   >> 0xdU))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                     >> 0xdU)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+403,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+404,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+405,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+406,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                      >> 0xdU))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                        >> 0xdU)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+407,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+408,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+409,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+410,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+411,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+412,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                         >> 0xcU)))));
        bufp->chgSData(oldp+413,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                             >> 9U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+414,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                          >> 9U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                            >> 9U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+415,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+416,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+417,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+418,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+419,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+420,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+421,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                >> 0xdU))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                  >> 0xdU)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+422,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+423,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U]))))))),15);
        bufp->chgSData(oldp+424,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+425,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+426,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+427,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                >> 0xdU))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                  >> 0xdU)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+428,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+429,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__11__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+430,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                             >> 9U)))));
        __Vtemp_hd1eefe13__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1aU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                  >> 0x10U));
        __Vtemp_hd1eefe13__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1aU] 
                                                  >> 0x10U));
        __Vtemp_hd1eefe13__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                            >> 0x10U));
        bufp->chgWData(oldp+431,(__Vtemp_hd1eefe13__0),68);
        bufp->chgQData(oldp+434,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                >> 0x11U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                           >> 0x10U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                   >> 4U)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe000U 
                                                                         == 
                                                                         (0xe000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                          >> 4U)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+436,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+437,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+438,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+439,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                   >> 0x11U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                     >> 0xdU))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                            >> 0x11U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                              >> 0x11U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+440,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                               >> 0x11U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                 >> 0xdU))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                     >> 0x11U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                       >> 0x11U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+441,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+442,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+443,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+444,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                >> 0xdU))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                    >> 0xdU))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                    >> 7U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                      >> 4U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                      >> 4U)))))),9);
        bufp->chgIData(oldp+445,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                << 0x13U) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1aU] 
                                                  >> 0xdU)))),23);
        bufp->chgBit(oldp+446,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+447,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+448,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+449,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                  >> 4U))))),9);
        bufp->chgCData(oldp+450,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                        >> 0xdU))),3);
        bufp->chgBit(oldp+451,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                              >> 0xdU))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                >> 0xdU))))));
        bufp->chgBit(oldp+452,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+453,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+454,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+455,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                               >> 0x11U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                 >> 0x11U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+456,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+457,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0xdU)))));
        bufp->chgIData(oldp+458,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+459,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                       >> 0x10U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                            >> 4U)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe000U 
                                                                                == 
                                                                                (0xe000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                               >> 4U)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_hd26a87f8__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1aU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x19U] 
                                                  >> 0x10U));
        __Vtemp_hd26a87f8__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                     << 0x10U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1aU] 
                                                  >> 0x10U));
        __Vtemp_hd26a87f8__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                          >> 0x10U));
        bufp->chgWData(oldp+461,(__Vtemp_hd26a87f8__0),65);
        bufp->chgBit(oldp+464,((IData)((0xe000U == 
                                        (0xe000U & 
                                         vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU])))));
        bufp->chgBit(oldp+465,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+466,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0xdU)))));
        bufp->chgSData(oldp+467,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                            >> 4U))),13);
        bufp->chgQData(oldp+468,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+470,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+471,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                 >> 4U))))),6);
        bufp->chgSData(oldp+472,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                     >> 4U)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe000U 
                                                         == 
                                                         (0xe000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+473,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                      >> 4U)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+475,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0xeU)))));
        bufp->chgQData(oldp+476,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+478,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+479,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+480,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+481,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+482,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+483,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+484,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+485,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+486,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+487,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+488,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+489,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+490,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+491,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+493,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                      >> 0x11U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                        >> 0x11U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+494,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+495,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+497,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+498,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+499,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+500,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+501,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+502,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+503,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0x11U)))));
        bufp->chgBit(oldp+504,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+505,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+506,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                 >> 4U)))))),14);
        bufp->chgIData(oldp+507,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+508,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+509,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+510,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+511,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+512,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                   >> 0x11U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                     >> 0x11U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+513,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+514,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+515,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+516,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                      >> 0x11U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                        >> 0x11U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+517,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+518,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+519,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+520,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+521,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+522,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                         >> 0x10U)))));
        bufp->chgSData(oldp+523,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                             >> 0xdU))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+524,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                          >> 0xdU))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                            >> 0xdU)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+525,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+526,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+527,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+528,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+529,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+530,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+531,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                >> 0x11U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                  >> 0x11U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+532,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+533,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                                                >> 4U)))))))),15);
        bufp->chgSData(oldp+534,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+535,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+536,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+537,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                >> 0x11U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                  >> 0x11U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+538,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+539,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__12__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+540,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                             >> 0xdU)))));
        __Vtemp_h46dcf018__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1cU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                 >> 0x14U));
        __Vtemp_h46dcf018__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1cU] 
                                                 >> 0x14U));
        __Vtemp_h46dcf018__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                            >> 0x14U));
        bufp->chgWData(oldp+541,(__Vtemp_h46dcf018__0),68);
        bufp->chgQData(oldp+544,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                >> 0x15U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                           >> 0x14U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                   >> 8U)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe0000U 
                                                                         == 
                                                                         (0xe0000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                          >> 8U)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+546,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+547,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+548,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+549,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                   >> 0x15U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                     >> 0x11U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                            >> 0x15U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                              >> 0x15U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+550,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                               >> 0x15U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                 >> 0x11U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                     >> 0x15U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                       >> 0x15U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+551,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+552,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+553,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+554,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                >> 0x11U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                    >> 0x11U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                    >> 0xbU)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                      >> 8U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                      >> 8U)))))),9);
        bufp->chgIData(oldp+555,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                << 0xfU) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1cU] 
                                                  >> 0x11U)))),23);
        bufp->chgBit(oldp+556,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+557,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+558,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+559,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                  >> 8U))))),9);
        bufp->chgCData(oldp+560,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                        >> 0x11U))),3);
        bufp->chgBit(oldp+561,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                              >> 0x11U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                >> 0x11U))))));
        bufp->chgBit(oldp+562,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+563,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+564,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+565,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                               >> 0x15U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                 >> 0x15U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+566,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+567,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x11U)))));
        bufp->chgIData(oldp+568,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+569,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                       >> 0x14U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                            >> 8U)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0000U 
                                                                                == 
                                                                                (0xe0000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                               >> 8U)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h67fdf06b__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1cU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1bU] 
                                                 >> 0x14U));
        __Vtemp_h67fdf06b__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                     << 0xcU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1cU] 
                                                 >> 0x14U));
        __Vtemp_h67fdf06b__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                          >> 0x14U));
        bufp->chgWData(oldp+571,(__Vtemp_h67fdf06b__0),65);
        bufp->chgBit(oldp+574,((IData)((0xe0000U == 
                                        (0xe0000U & 
                                         vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU])))));
        bufp->chgBit(oldp+575,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+576,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x11U)))));
        bufp->chgSData(oldp+577,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                            >> 8U))),13);
        bufp->chgQData(oldp+578,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+580,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+581,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                 >> 8U))))),6);
        bufp->chgSData(oldp+582,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                     >> 8U)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe0000U 
                                                         == 
                                                         (0xe0000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+583,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                      >> 8U)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+585,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x12U)))));
        bufp->chgQData(oldp+586,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+588,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+589,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+590,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+591,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+592,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+593,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+594,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+595,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+596,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+597,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+598,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+599,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+600,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+601,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+603,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                      >> 0x15U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                        >> 0x15U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+604,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+605,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+607,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+608,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+609,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+610,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+611,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+612,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+613,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x15U)))));
        bufp->chgBit(oldp+614,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+615,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+616,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                 >> 8U)))))),14);
        bufp->chgIData(oldp+617,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+618,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+619,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+620,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+621,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+622,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                   >> 0x15U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                     >> 0x15U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+623,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+624,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+625,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+626,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                      >> 0x15U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                        >> 0x15U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+627,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+628,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+629,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+630,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+631,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+632,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                         >> 0x14U)))));
        bufp->chgSData(oldp+633,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                             >> 0x11U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+634,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                          >> 0x11U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                            >> 0x11U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+635,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+636,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+637,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+638,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+639,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+640,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+641,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                >> 0x15U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                  >> 0x15U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+642,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+643,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                                                >> 8U)))))))),15);
        bufp->chgSData(oldp+644,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+645,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+646,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+647,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                >> 0x15U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                                  >> 0x15U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+648,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+649,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__13__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+650,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                             >> 0x11U)))));
        __Vtemp_h0c72e84d__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1eU] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                               >> 0x18U));
        __Vtemp_h0c72e84d__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1eU] 
                                               >> 0x18U));
        __Vtemp_h0c72e84d__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                            >> 0x18U));
        bufp->chgWData(oldp+651,(__Vtemp_h0c72e84d__0),68);
        bufp->chgQData(oldp+654,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                >> 0x19U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                           >> 0x18U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                   >> 0xcU)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe00000U 
                                                                         == 
                                                                         (0xe00000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                          >> 0xcU)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+656,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+657,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+658,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+659,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                   >> 0x19U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                     >> 0x15U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                            >> 0x19U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                              >> 0x19U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+660,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                               >> 0x19U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                 >> 0x15U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                     >> 0x19U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                       >> 0x19U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+661,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+662,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+663,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+664,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                >> 0x15U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                    >> 0x15U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                    >> 0xfU)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                      >> 0xcU)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                      >> 0xcU)))))),9);
        bufp->chgIData(oldp+665,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                << 0xbU) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1eU] 
                                                  >> 0x15U)))),23);
        bufp->chgBit(oldp+666,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+667,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+668,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+669,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                  >> 0xcU))))),9);
        bufp->chgCData(oldp+670,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                        >> 0x15U))),3);
        bufp->chgBit(oldp+671,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                              >> 0x15U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                >> 0x15U))))));
        bufp->chgBit(oldp+672,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+673,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+674,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+675,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                               >> 0x19U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                 >> 0x19U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+676,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+677,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x15U)))));
        bufp->chgIData(oldp+678,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+679,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                       >> 0x18U)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                            >> 0xcU)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe00000U 
                                                                                == 
                                                                                (0xe00000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                               >> 0xcU)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h7200986e__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1eU] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1dU] 
                                               >> 0x18U));
        __Vtemp_h7200986e__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                     << 8U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1eU] 
                                               >> 0x18U));
        __Vtemp_h7200986e__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                          >> 0x18U));
        bufp->chgWData(oldp+681,(__Vtemp_h7200986e__0),65);
        bufp->chgBit(oldp+684,((IData)((0xe00000U == 
                                        (0xe00000U 
                                         & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU])))));
        bufp->chgBit(oldp+685,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+686,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x15U)))));
        bufp->chgSData(oldp+687,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                            >> 0xcU))),13);
        bufp->chgQData(oldp+688,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+690,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+691,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                 >> 0xcU))))),6);
        bufp->chgSData(oldp+692,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                     >> 0xcU)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe00000U 
                                                         == 
                                                         (0xe00000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+693,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                      >> 0xcU)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+695,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x16U)))));
        bufp->chgQData(oldp+696,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+698,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+699,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+700,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+701,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+702,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+703,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+704,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+705,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+706,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+707,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+708,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+709,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+710,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+711,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+713,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                      >> 0x19U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                        >> 0x19U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+714,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+715,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+717,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+718,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+719,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+720,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+721,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+722,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+723,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x19U)))));
        bufp->chgBit(oldp+724,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+725,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+726,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                 >> 0xcU)))))),14);
        bufp->chgIData(oldp+727,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+728,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+729,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+730,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+731,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+732,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                   >> 0x19U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                     >> 0x19U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+733,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+734,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+735,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+736,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                      >> 0x19U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                        >> 0x19U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+737,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+738,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+739,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+740,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+741,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+742,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                         >> 0x18U)))));
        bufp->chgSData(oldp+743,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                             >> 0x15U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+744,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                          >> 0x15U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                            >> 0x15U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+745,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+746,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+747,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+748,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+749,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+750,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+751,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                >> 0x19U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                  >> 0x19U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+752,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+753,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                                                >> 0xcU)))))))),15);
        bufp->chgSData(oldp+754,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+755,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+756,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+757,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                >> 0x19U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                                  >> 0x19U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+758,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+759,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__14__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+760,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                             >> 0x15U)))));
        __Vtemp_hadd73af9__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x20U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                               >> 0x1cU));
        __Vtemp_hadd73af9__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x20U] 
                                               >> 0x1cU));
        __Vtemp_hadd73af9__0[2U] = (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                    >> 0x1cU);
        bufp->chgWData(oldp+761,(__Vtemp_hadd73af9__0),68);
        bufp->chgQData(oldp+764,(((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                          >> 0x1dU))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                           >> 0x1cU)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                   >> 0x10U)) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe000000U 
                                                                         == 
                                                                         (0xe000000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                          >> 0x10U)))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+766,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+767,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+768,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+769,((1U & ((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x1dU)) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                     >> 0x19U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                         >> 0x1dU)) 
                                                                       | (4U 
                                                                          == 
                                                                          (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                           >> 0x1dU))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+770,((((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                         >> 0x1dU)) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                 >> 0x19U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                  >> 0x1dU)) 
                                                                | (4U 
                                                                   == 
                                                                   (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                    >> 0x1dU))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+771,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+772,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+773,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+774,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x19U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                    >> 0x19U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                    >> 0x13U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                      >> 0x10U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                      >> 0x10U)))))),9);
        bufp->chgIData(oldp+775,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                << 7U) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x20U] 
                                                  >> 0x19U)))),23);
        bufp->chgBit(oldp+776,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+777,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+778,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+779,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                  >> 0x10U))))),9);
        bufp->chgCData(oldp+780,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                        >> 0x19U))),3);
        bufp->chgBit(oldp+781,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                              >> 0x19U))) 
                                | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x19U))))));
        bufp->chgBit(oldp+782,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+783,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+784,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+785,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                            >> 0x1dU)) 
                                                          | (4U 
                                                             == 
                                                             (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                              >> 0x1dU))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+786,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+787,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                             >> 0x19U)))));
        bufp->chgIData(oldp+788,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+789,((((QData)((IData)(
                                                   (1U 
                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                       >> 0x1cU)))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((0xfffU 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                            >> 0x10U)) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe000000U 
                                                                                == 
                                                                                (0xe000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0xfffU 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                               >> 0x10U)))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h594e13e9__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x20U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x1fU] 
                                               >> 0x1cU));
        __Vtemp_h594e13e9__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                     << 4U) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x20U] 
                                               >> 0x1cU));
        __Vtemp_h594e13e9__0[2U] = (1U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                          >> 0x1cU));
        bufp->chgWData(oldp+791,(__Vtemp_h594e13e9__0),65);
        bufp->chgBit(oldp+794,((IData)((0xe000000U 
                                        == (0xe000000U 
                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U])))));
        bufp->chgBit(oldp+795,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+796,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                             >> 0x19U)))));
        bufp->chgSData(oldp+797,((0xfffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                            >> 0x10U))),13);
        bufp->chgQData(oldp+798,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+800,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+801,((0x3fU & ((IData)(1U) 
                                           - (0xfffU 
                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                 >> 0x10U))))),6);
        bufp->chgSData(oldp+802,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((0xfffU 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                     >> 0x10U)) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe000000U 
                                                         == 
                                                         (0xe000000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+803,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (0xfffU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                      >> 0x10U)))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+805,((3U == (3U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                             >> 0x1aU)))));
        bufp->chgQData(oldp+806,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+808,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+809,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+810,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+811,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+812,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+813,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+814,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+815,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+816,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+817,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+818,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+819,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+820,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+821,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+823,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                   >> 0x1dU)) 
                                                                 | (4U 
                                                                    == 
                                                                    (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                     >> 0x1dU))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+824,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+825,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+827,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+828,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+829,((1U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+830,((2U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+831,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+832,((4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+833,((6U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                       >> 0x1dU))));
        bufp->chgBit(oldp+834,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+835,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+836,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (0xfffU 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                 >> 0x10U)))))),14);
        bufp->chgIData(oldp+837,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+838,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+839,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+840,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+841,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+842,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                >> 0x1dU)) 
                                              | (4U 
                                                 == 
                                                 (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                  >> 0x1dU))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+843,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+844,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+845,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+846,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                   >> 0x1dU)) 
                                                 | (4U 
                                                    == 
                                                    (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                     >> 0x1dU))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+847,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+848,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+849,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+850,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+851,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+852,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                         >> 0x1cU)))));
        bufp->chgSData(oldp+853,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (7U 
                                                          & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                             >> 0x19U))) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+854,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (7U 
                                                       & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                          >> 0x19U))) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (7U 
                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                            >> 0x19U)))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+855,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+856,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+857,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+858,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+859,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+860,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+861,(((((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                          >> 0x1dU)) 
                                  | (4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                            >> 0x1dU))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+862,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+863,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (0xfffU 
                                                                             & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                                                                >> 0x10U)))))))),15);
        bufp->chgSData(oldp+864,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+865,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+866,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+867,(((((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                          >> 0x1dU)) 
                                  | (4U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                            >> 0x1dU))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+868,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+869,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__15__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+870,((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x21U] 
                                             >> 0x19U)))));
        __Vtemp_hdd7d249c__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x22U];
        __Vtemp_hdd7d249c__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U];
        __Vtemp_hdd7d249c__0[2U] = (0xfU & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U]);
        bufp->chgWData(oldp+871,(__Vtemp_hdd7d249c__0),68);
        bufp->chgQData(oldp+874,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                >> 1U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U]))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                >> 0x14U) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xe0000000U 
                                                                         == 
                                                                         (0xe0000000U 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                       >> 0x14U))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+876,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+877,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+878,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+879,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                   >> 1U))) 
                                        | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                  >> 0x1dU)))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                            >> 1U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                              >> 1U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+880,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                               >> 1U))) 
                                 | (7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                           >> 0x1dU)))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                     >> 1U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                       >> 1U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+881,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+882,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+883,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+884,((0x1ffU & (((0U == 
                                              (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                               >> 0x1dU)) 
                                             | (6U 
                                                <= 
                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                 >> 0x1dU)))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                    >> 0x17U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                      >> 0x14U)))
                                             : ((IData)(0x100U) 
                                                + (
                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                   >> 0x14U))))),9);
        bufp->chgIData(oldp+885,((0x7fffffU & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                << 3U) 
                                               | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x22U] 
                                                  >> 0x1dU)))),23);
        bufp->chgBit(oldp+886,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+887,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+888,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+889,((0x1ffU & ((IData)(0x100U) 
                                            + (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                               >> 0x14U)))),9);
        bufp->chgCData(oldp+890,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                  >> 0x1dU)),3);
        bufp->chgBit(oldp+891,(((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                        >> 0x1dU)) 
                                | (6U <= (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                          >> 0x1dU)))));
        bufp->chgBit(oldp+892,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+893,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                      >> 3U))));
        bufp->chgBit(oldp+894,((1U & ((0x3fffffffU 
                                       & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                      | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                             & (VL_GTS_III(32, 0x6bU, 
                                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                         >> 2U)))));
        bufp->chgBit(oldp+895,((1U & ((0x7ffffffeU 
                                       & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                          << 1U)) | 
                                      ((0x7fffffffU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                   & VL_GTES_III(32, 0U, 
                                                                 VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                 & (~ 
                                                    ((((~ 
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                         >> 1U)) 
                                                       & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                          >> 0x18U)) 
                                                      & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                     & ((((0U 
                                                           == 
                                                           (7U 
                                                            & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                               >> 1U))) 
                                                          | (4U 
                                                             == 
                                                             (7U 
                                                              & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                 >> 1U)))) 
                                                         & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                            >> 1U)) 
                                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                           & (0U 
                                                              != 
                                                              (3U 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 1U))))));
        bufp->chgBit(oldp+896,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                         & (VL_GTS_III(32, 0x6bU, 
                                                       VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                            | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
        bufp->chgBit(oldp+897,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                       >> 0x1dU))));
        bufp->chgIData(oldp+898,((((IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                            >> 0x20U)) 
                                   << 0x1fU) | ((0x7f800000U 
                                                 & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 0U
                                                       : 
                                                      ((IData)(1U) 
                                                       + 
                                                       ((0x1ffU 
                                                         & (IData)(
                                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                    >> 0x17U))) 
                                                        - (IData)(0x82U)))) 
                                                     | (((IData)(
                                                                 (0xe0000000ULL 
                                                                  == 
                                                                  (0xe0000000ULL 
                                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                         ? 0xffU
                                                         : 0U)) 
                                                    << 0x17U)) 
                                                | (0x7fffffU 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                        >> 1U) 
                                                       >> 
                                                       (0x1fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (0x1ffU 
                                                            & (IData)(
                                                                      (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                       >> 0x17U))))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                        ? 0U
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))),32);
        bufp->chgQData(oldp+899,((((QData)((IData)(
                                                   (1U 
                                                    & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U]))) 
                                   << 0x3fU) | (((QData)((IData)(
                                                                 (0x7ffU 
                                                                  & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                                       ? 0U
                                                                       : 
                                                                      ((IData)(1U) 
                                                                       + 
                                                                       ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                         >> 0x14U) 
                                                                        - (IData)(0x402U)))) 
                                                                     | (((IData)(
                                                                                (0xe0000000U 
                                                                                == 
                                                                                (0xe0000000U 
                                                                                & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U]))) 
                                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                         ? 0x7ffU
                                                                         : 0U))))) 
                                                 << 0x34U) 
                                                | (0xfffffffffffffULL 
                                                   & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                       ? 
                                                      ((0x3fffffffffffffULL 
                                                        & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                           >> 1U)) 
                                                       >> 
                                                       (0x3fU 
                                                        & ((IData)(1U) 
                                                           - 
                                                           (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                            >> 0x14U))))
                                                       : 
                                                      ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                        ? 0ULL
                                                        : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))),64);
        __Vtemp_h3b7c99a9__0[0U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x22U];
        __Vtemp_h3b7c99a9__0[1U] = vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U];
        __Vtemp_h3b7c99a9__0[2U] = (1U & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U]);
        bufp->chgWData(oldp+901,(__Vtemp_h3b7c99a9__0),65);
        bufp->chgBit(oldp+904,((IData)((0xe0000000U 
                                        == (0xe0000000U 
                                            & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U])))));
        bufp->chgBit(oldp+905,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf));
        bufp->chgBit(oldp+906,((0U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                       >> 0x1dU))));
        bufp->chgSData(oldp+907,((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                  >> 0x14U)),13);
        bufp->chgQData(oldp+908,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig),54);
        bufp->chgBit(oldp+910,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+911,((0x3fU & ((IData)(1U) 
                                           - (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                              >> 0x14U)))),6);
        bufp->chgSData(oldp+912,((0x7ffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                              ? 0U : 
                                             ((IData)(1U) 
                                              + ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                  >> 0x14U) 
                                                 - (IData)(0x402U)))) 
                                            | (((IData)(
                                                        (0xe0000000U 
                                                         == 
                                                         (0xe0000000U 
                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U]))) 
                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                ? 0x7ffU
                                                : 0U)))),11);
        bufp->chgQData(oldp+913,((0xfffffffffffffULL 
                                  & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                      ? ((0x3fffffffffffffULL 
                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                             >> 1U)) 
                                         >> (0x3fU 
                                             & ((IData)(1U) 
                                                - (
                                                   vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                   >> 0x14U))))
                                      : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                          ? 0ULL : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))),52);
        bufp->chgBit(oldp+915,((3U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                       >> 0x1eU))));
        bufp->chgQData(oldp+916,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec),33);
        bufp->chgBit(oldp+918,((IData)((0xe0000000ULL 
                                        == (0xe0000000ULL 
                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec)))));
        bufp->chgBit(oldp+919,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf));
        bufp->chgBit(oldp+920,((0U == (7U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 6U)))));
        bufp->chgBit(oldp+921,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+922,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),10);
        bufp->chgIData(oldp+923,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig),25);
        bufp->chgBit(oldp+924,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal));
        bufp->chgCData(oldp+925,((0x1fU & ((IData)(1U) 
                                           - (0x1ffU 
                                              & (IData)(
                                                        (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                         >> 0x17U)))))),5);
        bufp->chgCData(oldp+926,((0xffU & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                             ? 0U : 
                                            ((IData)(1U) 
                                             + ((0x1ffU 
                                                 & (IData)(
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                            >> 0x17U))) 
                                                - (IData)(0x82U)))) 
                                           | (((IData)(
                                                       (0xe0000000ULL 
                                                        == 
                                                        (0xe0000000ULL 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                               ? 0xffU
                                               : 0U)))),8);
        bufp->chgIData(oldp+927,((0x7fffffU & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                ? (
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                    >> 1U) 
                                                   >> 
                                                   (0x1fU 
                                                    & ((IData)(1U) 
                                                       - 
                                                       (0x1ffU 
                                                        & (IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x17U))))))
                                                : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                    ? 0U
                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))),23);
        bufp->chgSData(oldp+928,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+929,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgBit(oldp+930,((3U == (3U & ((IData)(
                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                      >> 0x17U)) 
                                             >> 7U)))));
        bufp->chgQData(oldp+931,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__Vcellout__round__out),33);
        bufp->chgCData(oldp+933,((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                   << 4U) | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              << 2U) 
                                             | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                  & (VL_GTS_III(32, 0x6bU, 
                                                                VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                     | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                          & VL_GTES_III(32, 0U, 
                                                                        VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                                         & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                        & (~ 
                                                           ((((~ 
                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                >> 1U)) 
                                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                 >> 0x18U)) 
                                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                            & ((((0U 
                                                                  == 
                                                                  (7U 
                                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                      >> 1U))) 
                                                                 | (4U 
                                                                    == 
                                                                    (7U 
                                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                                        >> 1U)))) 
                                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                   >> 1U)) 
                                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                  & (0U 
                                                                     != 
                                                                     (3U 
                                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                 << 1U) 
                                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                   | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                      & (VL_GTS_III(32, 0x6bU, 
                                                                    VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                         | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))),5);
        bufp->chgBit(oldp+934,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isInf));
        bufp->chgQData(oldp+935,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__sigIn),54);
        bufp->chgBit(oldp+937,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+938,((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+939,((1U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+940,((2U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+941,((3U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+942,((4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+943,((6U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                             >> 1U)))));
        bufp->chgBit(oldp+944,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp));
        bufp->chgBit(oldp+945,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut));
        bufp->chgSData(oldp+946,((0x3fffU & ((IData)(0x3900U) 
                                             + VL_EXTENDS_II(14,13, 
                                                             (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                              >> 0x14U))))),14);
        bufp->chgIData(oldp+947,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig),27);
        bufp->chgSData(oldp+948,((0x1ffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))),9);
        bufp->chgIData(oldp+949,((0x7fffffU & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)),23);
        bufp->chgBit(oldp+950,(VL_LTES_III(32, 3U, 
                                           VL_SHIFTRS_III(32,32,32, 
                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)), 7U))));
        bufp->chgBit(oldp+951,(VL_GTS_III(32, 0x6bU, 
                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp)))));
        bufp->chgBit(oldp+952,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                     & VL_GTES_III(32, 0U, 
                                                   VL_SHIFTRS_III(32,32,32, 
                                                                  VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                   & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                               >> 1U)) 
                                           & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                              >> 0x18U)) 
                                          & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                         & ((((0U == 
                                               (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                   >> 1U))) 
                                              | (4U 
                                                 == 
                                                 (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                     >> 1U)))) 
                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                >> 1U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))));
        bufp->chgBit(oldp+953,((VL_GTS_III(32, 0x6bU, 
                                           VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))));
        bufp->chgBit(oldp+954,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase));
        bufp->chgBit(oldp+955,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow));
        bufp->chgBit(oldp+956,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                & (VL_GTS_III(32, 0x6bU, 
                                              VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                        & VL_GTES_III(32, 0U, 
                                                      VL_SHIFTRS_III(32,32,32, 
                                                                     VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                                >> 0x14U))))), 8U))) 
                                       & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                      & (~ ((((~ (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                  >> 1U)) 
                                              & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                 >> 0x18U)) 
                                             & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                            & ((((0U 
                                                  == 
                                                  (7U 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                      >> 1U))) 
                                                 | (4U 
                                                    == 
                                                    (7U 
                                                     & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                        >> 1U)))) 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                   >> 1U)) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                  & (0U 
                                                     != 
                                                     (3U 
                                                      & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))));
        bufp->chgBit(oldp+957,(((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                   & (VL_GTS_III(32, 0x6bU, 
                                                 VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                      | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound))))));
        bufp->chgBit(oldp+958,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow_roundMagUp));
        bufp->chgBit(oldp+959,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut));
        bufp->chgBit(oldp+960,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut));
        bufp->chgBit(oldp+961,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut));
        bufp->chgBit(oldp+962,((1U & ((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                      & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U]))));
        bufp->chgSData(oldp+963,((0x1ffU & (((((((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp) 
                                                   & (~ 
                                                      (((0U 
                                                         == 
                                                         (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                          >> 0x1dU)) 
                                                        | VL_GTS_III(32, 0x6bU, 
                                                                     VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                        ? 0x1c0U
                                                        : 0U))) 
                                                  & (~ 
                                                     ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                       ? 0xffffff94U
                                                       : 0U))) 
                                                 & (~ 
                                                    ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                      ? 0x80U
                                                      : 0U))) 
                                                & (~ 
                                                   ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                     ? 0x40U
                                                     : 0U))) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMinNonzeroMagOut)
                                                   ? 0x6bU
                                                   : 0U)) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)
                                                  ? 0x17fU
                                                  : 0U)) 
                                             | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__notNaN_isInfOut)
                                                 ? 0x180U
                                                 : 0U)) 
                                            | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                ? 0x1c0U
                                                : 0U)))),9);
        bufp->chgIData(oldp+964,((0x7fffffU & (((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)
                                                   ? 0x400000U
                                                   : 0U) 
                                                 | (((0U 
                                                      != 
                                                      (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                       >> 0x1dU)) 
                                                     & VL_LTES_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                     ? 
                                                    (0x400000U 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                     : 0U)) 
                                                | ((((~ (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__isNaNOut)) 
                                                     & (0U 
                                                        != 
                                                        (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                         >> 0x1dU))) 
                                                    & VL_LTES_III(32, 0x6bU, 
                                                                  VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))))
                                                    ? 
                                                   (0x3fffffU 
                                                    & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig)
                                                    : 0U)) 
                                               | (- (IData)((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__pegMaxFiniteMagOut)))))),23);
        bufp->chgIData(oldp+965,((3U | (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                        << 2U))),27);
        bufp->chgIData(oldp+966,((0x7ffffffU & (1U 
                                                | (0x7ffffffeU 
                                                   & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                      << 1U))))),27);
        bufp->chgIData(oldp+967,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosMask),27);
        bufp->chgBit(oldp+968,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit));
        bufp->chgBit(oldp+969,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRoundExtra));
        bufp->chgBit(oldp+970,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound));
        bufp->chgBit(oldp+971,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                >> 1U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                  >> 1U)))) 
                                 & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))));
        bufp->chgIData(oldp+972,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig),26);
        bufp->chgSData(oldp+973,((0x7fffU & VL_EXTENDS_II(15,14, 
                                                          (0x3fffU 
                                                           & ((IData)(0x3900U) 
                                                              + 
                                                              VL_EXTENDS_II(14,13, 
                                                                            (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                                                             >> 0x14U))))))),15);
        bufp->chgSData(oldp+974,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp),15);
        bufp->chgBit(oldp+975,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                      >> 1U))));
        bufp->chgBit(oldp+976,((0U != (3U & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))));
        bufp->chgBit(oldp+977,(((((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                >> 1U))) 
                                  | (4U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                  >> 1U)))) 
                                 & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                    >> 1U)) | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                               & (0U 
                                                  != 
                                                  (3U 
                                                   & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))));
        bufp->chgBit(oldp+978,((1U & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                      >> 0x18U))));
        bufp->chgIData(oldp+979,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__16__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main),25);
        bufp->chgBit(oldp+980,((7U == (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x23U] 
                                       >> 0x1dU))));
        __Vtemp_h6d51f399__0[0U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x24U] 
                                                  >> 4U));
        __Vtemp_h6d51f399__0[1U] = ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                     << 0x1cU) | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                  >> 4U));
        __Vtemp_h6d51f399__0[2U] = (0xfU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                            >> 4U));
        bufp->chgWData(oldp+981,(__Vtemp_h6d51f399__0),68);
        bufp->chgQData(oldp+984,(((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                >> 5U)))
                                   ? (((QData)((IData)(
                                                       (1U 
                                                        & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                           >> 4U)))) 
                                       << 0x3fU) | 
                                      (((QData)((IData)(
                                                        (0x7ffU 
                                                         & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                                              ? 0U
                                                              : 
                                                             ((IData)(1U) 
                                                              + 
                                                              ((0xfffU 
                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                    << 8U) 
                                                                   | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                      >> 0x18U))) 
                                                               - (IData)(0x402U)))) 
                                                            | (((IData)(
                                                                        (0xeU 
                                                                         == 
                                                                         (0xeU 
                                                                          & vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U]))) 
                                                                | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf))
                                                                ? 0x7ffU
                                                                : 0U))))) 
                                        << 0x34U) | 
                                       (0xfffffffffffffULL 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isSubnormal)
                                            ? ((0x3fffffffffffffULL 
                                                & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig 
                                                   >> 1U)) 
                                               >> (0x3fU 
                                                   & ((IData)(1U) 
                                                      - 
                                                      (0xfffU 
                                                       & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                           << 8U) 
                                                          | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                             >> 0x18U))))))
                                            : ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__isInf)
                                                ? 0ULL
                                                : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_dp_rec__DOT__sig)))))
                                   : (0xffffffff00000000ULL 
                                      | (QData)((IData)(
                                                        (((IData)(
                                                                  (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                   >> 0x20U)) 
                                                          << 0x1fU) 
                                                         | ((0x7f800000U 
                                                             & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 0U
                                                                   : 
                                                                  ((IData)(1U) 
                                                                   + 
                                                                   ((0x1ffU 
                                                                     & (IData)(
                                                                               (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))) 
                                                                    - (IData)(0x82U)))) 
                                                                 | (((IData)(
                                                                             (0xe0000000ULL 
                                                                              == 
                                                                              (0xe0000000ULL 
                                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec))) 
                                                                     | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf))
                                                                     ? 0xffU
                                                                     : 0U)) 
                                                                << 0x17U)) 
                                                            | (0x7fffffU 
                                                               & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isSubnormal)
                                                                   ? 
                                                                  ((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig 
                                                                    >> 1U) 
                                                                   >> 
                                                                   (0x1fU 
                                                                    & ((IData)(1U) 
                                                                       - 
                                                                       (0x1ffU 
                                                                        & (IData)(
                                                                                (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                                                >> 0x17U))))))
                                                                   : 
                                                                  ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__isInf)
                                                                    ? 0U
                                                                    : vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__out_sp_rec__DOT__sig)))))))))),64);
        bufp->chgBit(oldp+986,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 4U))));
        bufp->chgBit(oldp+987,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 3U))));
        bufp->chgBit(oldp+988,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 2U))));
        bufp->chgBit(oldp+989,((1U & ((((7U == (7U 
                                                & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                   >> 5U))) 
                                        | (7U == (7U 
                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                     >> 1U))))
                                        ? 0U : (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN) 
                                                 << 4U) 
                                                | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                    << 2U) 
                                                   | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                        & (VL_GTS_III(32, 0x6bU, 
                                                                      VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                           | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                                & VL_GTES_III(32, 0U, 
                                                                              VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                               & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                              & (~ 
                                                                 ((((~ 
                                                                     (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                                      >> 1U)) 
                                                                    & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                       >> 0x18U)) 
                                                                   & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                                  & ((((0U 
                                                                        == 
                                                                        (7U 
                                                                         & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                            >> 5U))) 
                                                                       | (4U 
                                                                          == 
                                                                          (7U 
                                                                           & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                              >> 5U)))) 
                                                                      & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                         >> 1U)) 
                                                                     | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                        & (0U 
                                                                           != 
                                                                           (3U 
                                                                            & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                       << 1U) 
                                                      | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                         | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                            & (VL_GTS_III(32, 0x6bU, 
                                                                          VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                               | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))) 
                                      >> 1U))));
        bufp->chgBit(oldp+990,((((7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                               >> 5U))) 
                                 | (7U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                 >> 1U))))
                                 ? 0U : (1U & ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                         & VL_GTES_III(32, 0U, 
                                                                       VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                        & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                       & (~ 
                                                          ((((~ 
                                                              (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                               >> 1U)) 
                                                             & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                                >> 0x18U)) 
                                                            & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                           & ((((0U 
                                                                 == 
                                                                 (7U 
                                                                  & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                     >> 5U))) 
                                                                | (4U 
                                                                   == 
                                                                   (7U 
                                                                    & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                       >> 5U)))) 
                                                               & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                                  >> 1U)) 
                                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                                 & (0U 
                                                                    != 
                                                                    (3U 
                                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig))))))))) 
                                                << 1U) 
                                               | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                                  | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                     & (VL_GTS_III(32, 0x6bU, 
                                                                   VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                        | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))))));
        bufp->chgBit(oldp+991,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__Vcellout__round__out 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+992,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__Vcellout__round__out 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+993,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__Vcellout__round__out))),23);
        bufp->chgSData(oldp+994,((0x1ffU & (((0U == 
                                              (7U & 
                                               (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                >> 1U))) 
                                             | (6U 
                                                <= 
                                                (7U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                    >> 1U))))
                                             ? ((0x1c0U 
                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                    << 5U)) 
                                                | (0x3fU 
                                                   & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                      >> 0x18U)))
                                             : ((IData)(0x100U) 
                                                + (0xfffU 
                                                   & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                       << 8U) 
                                                      | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                         >> 0x18U))))))),9);
        bufp->chgIData(oldp+995,((0x7fffffU & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                               >> 1U))),23);
        bufp->chgBit(oldp+996,((1U & (IData)((vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                              >> 0x20U)))));
        bufp->chgSData(oldp+997,((0x1ffU & (IData)(
                                                   (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec 
                                                    >> 0x17U)))),9);
        bufp->chgIData(oldp+998,((0x7fffffU & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__dp2sp_rec))),23);
        bufp->chgSData(oldp+999,((0x1ffU & ((IData)(0x100U) 
                                            + (0xfffU 
                                               & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                   << 8U) 
                                                  | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                     >> 0x18U)))))),9);
        bufp->chgCData(oldp+1000,((7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                         >> 1U))),3);
        bufp->chgBit(oldp+1001,(((0U == (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                               >> 1U))) 
                                 | (6U <= (7U & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                 >> 1U))))));
        bufp->chgBit(oldp+1002,(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__isSigNaN));
        bufp->chgBit(oldp+1003,((1U & (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                        | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                           & (VL_GTS_III(32, 0x6bU, 
                                                         VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                              | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                       >> 3U))));
        bufp->chgBit(oldp+1004,((1U & ((0x3fffffffU 
                                        & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow)) 
                                       | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                          >> 2U)))));
        bufp->chgBit(oldp+1005,((1U & ((0x7ffffffeU 
                                        & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                           << 1U)) 
                                       | ((0x7fffffffU 
                                           & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                              & (VL_GTS_III(32, 0x6bU, 
                                                            VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                 | ((((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound) 
                                                      & VL_GTES_III(32, 0U, 
                                                                    VL_SHIFTRS_III(32,32,32, 
                                                                                VL_EXTENDS_II(32,14, 
                                                                                (0x3fffU 
                                                                                & ((IData)(0x3900U) 
                                                                                + 
                                                                                VL_EXTENDS_II(14,13, 
                                                                                (0xfffU 
                                                                                & ((vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                                << 8U) 
                                                                                | (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x25U] 
                                                                                >> 0x18U))))))), 8U))) 
                                                     & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main) 
                                                    & (~ 
                                                       ((((~ 
                                                           (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__genblk1__DOT__roundMask_main 
                                                            >> 1U)) 
                                                          & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundedSig 
                                                             >> 0x18U)) 
                                                         & (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__roundPosBit)) 
                                                        & ((((0U 
                                                              == 
                                                              (7U 
                                                               & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                  >> 5U))) 
                                                             | (4U 
                                                                == 
                                                                (7U 
                                                                 & (vlSelf->testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__frd_data_r[0x26U] 
                                                                    >> 5U)))) 
                                                            & (vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig 
                                                               >> 1U)) 
                                                           | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__roundMagUp) 
                                                              & (0U 
                                                                 != 
                                                                 (3U 
                                                                  & vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__adjustedSig)))))))))) 
                                          | (((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                              | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                                 & (VL_GTS_III(32, 0x6bU, 
                                                               VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                                    | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))) 
                                             >> 1U))))));
        bufp->chgBit(oldp+1006,((1U & ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__overflow) 
                                       | ((IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__commonCase) 
                                          & (VL_GTS_III(32, 0x6bU, 
                                                        VL_EXTENDS_II(32,15, (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__sRoundedExp))) 
                                             | (IData)(vlSymsp->TOP__testbench__DOT__wrapper__DOT__unicore__DOT__dut__DOT__c__BRA__0__KET____DOT__dut__DOT__unicore_lite__DOT__core_minimal__DOT__be__DOT__cosim__DOT__fwb__BRA__17__KET____DOT__debug_fp.__PVT__round__DOT__genblk1__DOT__roundRawInToOut__DOT__genblk2__DOT__anyRound)))))));
    }
}
