/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [43:0] _01_;
  wire [13:0] _02_;
  reg [34:0] _03_;
  reg [2:0] _04_;
  wire [13:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [76:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [4:0] celloutsig_0_36z;
  wire [7:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [12:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [11:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [20:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire [23:0] celloutsig_0_61z;
  wire [27:0] celloutsig_0_62z;
  wire [10:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_74z;
  wire celloutsig_0_76z;
  wire celloutsig_0_77z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_86z;
  wire [2:0] celloutsig_0_87z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _05_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_0_2z[2], celloutsig_0_4z, celloutsig_0_1z };
  assign { celloutsig_0_43z[11:10], _02_[2:0] } = _05_;
  assign celloutsig_0_8z = !(celloutsig_0_4z ? celloutsig_0_0z[2] : celloutsig_0_1z[2]);
  assign celloutsig_1_12z = !(celloutsig_1_6z ? celloutsig_1_11z : celloutsig_1_9z[6]);
  assign celloutsig_0_23z = !(celloutsig_0_4z ? celloutsig_0_1z[2] : 1'h0);
  assign celloutsig_0_28z = !(celloutsig_0_15z[3] ? celloutsig_0_11z : celloutsig_0_9z);
  assign celloutsig_0_60z = ~((celloutsig_0_44z | celloutsig_0_40z) & celloutsig_0_36z[4]);
  assign celloutsig_0_7z = ~((celloutsig_0_0z[9] | celloutsig_0_1z[2]) & in_data[63]);
  assign celloutsig_0_86z = ~((celloutsig_0_76z | celloutsig_0_36z[1]) & 1'h0);
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_3z) & in_data[35]);
  assign celloutsig_0_14z = ~((1'h0 | 1'h0) & in_data[27]);
  assign celloutsig_0_54z = ~((1'h0 | celloutsig_0_42z[3]) & (1'h1 | celloutsig_0_30z));
  assign celloutsig_1_8z = ~((celloutsig_1_2z | celloutsig_1_3z) & (celloutsig_1_6z | celloutsig_1_6z));
  assign celloutsig_0_19z = ~((celloutsig_0_11z | celloutsig_0_0z[9]) & (1'h0 | celloutsig_0_11z));
  assign celloutsig_0_27z = ~((celloutsig_0_4z | celloutsig_0_11z) & (1'h1 | celloutsig_0_6z[5]));
  assign celloutsig_0_3z = 1'h0 | ~(celloutsig_0_0z[12]);
  assign celloutsig_0_31z = celloutsig_0_27z | ~(_00_);
  assign celloutsig_0_46z = 1'h1 | ~(celloutsig_0_41z);
  assign celloutsig_0_57z = celloutsig_0_40z | ~(1'h0);
  assign celloutsig_0_77z = celloutsig_0_46z | ~(celloutsig_0_45z[0]);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(celloutsig_1_2z);
  assign celloutsig_1_16z = celloutsig_1_5z[2] | ~(celloutsig_1_2z);
  assign celloutsig_1_17z = celloutsig_1_2z | ~(celloutsig_1_3z);
  assign celloutsig_0_16z = celloutsig_0_4z | ~(celloutsig_0_9z);
  assign celloutsig_0_18z = celloutsig_0_7z | ~(in_data[17]);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 35'h000000000;
    else _03_ <= in_data[177:143];
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= { celloutsig_0_0z[3], celloutsig_0_15z[3:2] };
  reg [43:0] _32_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _32_ <= 44'h00000000000;
    else _32_ <= { celloutsig_0_1z, 1'h1, celloutsig_0_27z, celloutsig_0_11z, 6'h3f, celloutsig_0_20z[6:0], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_28z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_25z, celloutsig_0_0z[4:3], celloutsig_0_15z[3:0] };
  assign { _01_[43:29], _00_, _01_[27:16], celloutsig_0_61z[15], _01_[14:0] } = _32_;
  assign celloutsig_0_36z = { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_30z, celloutsig_0_14z, celloutsig_0_23z } & { _01_[20:18], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_74z = { celloutsig_0_44z, celloutsig_0_59z, celloutsig_0_0z[4], celloutsig_0_8z } & { celloutsig_0_33z, celloutsig_0_44z, celloutsig_0_40z, celloutsig_0_21z };
  assign celloutsig_1_9z = { _03_[12:6], celloutsig_1_1z } & { celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_17z, celloutsig_1_4z, celloutsig_1_13z } <= in_data[131:124];
  assign celloutsig_1_19z = { _03_[23], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_17z, celloutsig_1_12z } <= { in_data[112:97], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_4z };
  assign celloutsig_0_21z = { celloutsig_0_8z, celloutsig_0_1z } <= celloutsig_0_0z[12:9];
  assign celloutsig_0_41z = { celloutsig_0_26z[1:0], celloutsig_0_40z, celloutsig_0_31z } < { 3'h0, celloutsig_0_12z[0] };
  assign celloutsig_0_76z = celloutsig_0_62z[27:15] < { celloutsig_0_47z[17:12], celloutsig_0_59z, celloutsig_0_74z, celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_34z = celloutsig_0_18z & ~(celloutsig_0_3z);
  assign celloutsig_0_40z = celloutsig_0_30z & ~(celloutsig_0_16z);
  assign celloutsig_0_79z = celloutsig_0_45z[3] & ~(celloutsig_0_19z);
  assign celloutsig_1_6z = celloutsig_1_5z[10] & ~(celloutsig_1_3z);
  assign celloutsig_0_9z = celloutsig_0_8z & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_25z = celloutsig_0_0z[0] & ~(celloutsig_0_19z);
  assign celloutsig_1_10z = celloutsig_1_2z ? { _03_[5:4], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } : { celloutsig_1_5z[4:1], celloutsig_1_8z };
  assign celloutsig_0_30z = { 1'h1, celloutsig_0_20z[6], celloutsig_0_28z } != celloutsig_0_2z[2:0];
  assign celloutsig_1_13z = { celloutsig_1_9z[4:0], celloutsig_1_1z } != { in_data[168:165], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_11z = | celloutsig_0_0z[13:9];
  assign celloutsig_0_42z = ~ { celloutsig_0_6z[8:4], celloutsig_0_40z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_41z };
  assign celloutsig_0_6z = ~ { in_data[84:75], celloutsig_0_4z };
  assign celloutsig_0_4z = | in_data[69:62];
  assign celloutsig_0_44z = | celloutsig_0_0z[11:6];
  assign celloutsig_1_0z = | in_data[127:125];
  assign celloutsig_1_3z = | { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_11z = | { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_15z = | { celloutsig_1_9z[6:3], celloutsig_1_6z };
  assign celloutsig_0_33z = ~^ celloutsig_0_32z[19:14];
  assign celloutsig_0_59z = ~^ { 6'h00, celloutsig_0_43z[11:10], _02_[2:0], celloutsig_0_57z, celloutsig_0_0z[4] };
  assign celloutsig_1_1z = ~^ { in_data[169:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_14z = ~^ celloutsig_1_9z;
  assign celloutsig_0_13z = ~^ { celloutsig_0_1z[2], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_45z = { celloutsig_0_37z[3:0], celloutsig_0_11z, celloutsig_0_21z, _04_, celloutsig_0_8z, celloutsig_0_28z, 1'h1 } >> { 1'h0, celloutsig_0_21z, celloutsig_0_0z[13:10], celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_14z };
  assign celloutsig_0_62z = { celloutsig_0_1z, celloutsig_0_0z[13:10], celloutsig_0_19z, 1'h0, celloutsig_0_43z[11:7], 7'h00, celloutsig_0_60z, celloutsig_0_36z, celloutsig_0_54z } >> { _01_[27:16], celloutsig_0_9z, celloutsig_0_41z, celloutsig_0_0z[13:11], celloutsig_0_37z[4:0], celloutsig_0_21z, celloutsig_0_41z, 3'h0, celloutsig_0_12z[0] };
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] >> celloutsig_0_0z[13:11];
  assign celloutsig_0_0z = in_data[66:53] <<< in_data[26:13];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } <<< { in_data[126:118], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_26z = { 1'h1, celloutsig_0_20z[6:5] } <<< { celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_87z = { celloutsig_0_6z[1:0], celloutsig_0_33z } ^ { celloutsig_0_8z, celloutsig_0_77z, celloutsig_0_79z };
  assign celloutsig_0_32z[23] = ~ _01_[20];
  assign celloutsig_0_32z[24] = ~ _01_[21];
  assign celloutsig_0_32z[25] = ~ _01_[22];
  assign celloutsig_0_32z[26] = ~ _01_[23];
  assign celloutsig_0_32z[27] = ~ _01_[24];
  assign celloutsig_0_32z[28] = ~ _01_[25];
  assign celloutsig_0_32z[39] = ~ _01_[36];
  assign celloutsig_0_2z[2:0] = celloutsig_0_0z[2:0] ^ celloutsig_0_1z;
  assign celloutsig_0_47z[20:3] = celloutsig_0_32z[39:22] ^ celloutsig_0_32z[23:6];
  assign celloutsig_0_12z[0] = celloutsig_0_11z & _02_[2];
  assign { celloutsig_0_15z[1:0], celloutsig_0_15z[3:2] } = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z[2:1] } ^ { _02_[2:1], celloutsig_0_43z[11:10] };
  assign { celloutsig_0_20z[6:4], celloutsig_0_20z[0], celloutsig_0_20z[2:1], celloutsig_0_20z[3] } = ~ { _04_, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_37z[4:0] = celloutsig_0_0z[10:6] ^ { celloutsig_0_43z[11:10], _02_[2:1], celloutsig_0_34z };
  assign { celloutsig_0_43z[7], celloutsig_0_43z[9:8] } = { celloutsig_0_18z, celloutsig_0_43z[11:10] } ^ { _02_[0], _02_[2:1] };
  assign { celloutsig_0_32z[18], celloutsig_0_32z[31], celloutsig_0_32z[1], celloutsig_0_32z[46:40], celloutsig_0_32z[38:32], celloutsig_0_32z[30:29], celloutsig_0_32z[22:19], celloutsig_0_32z[17:3], celloutsig_0_32z[52], celloutsig_0_32z[2], celloutsig_0_32z[47], celloutsig_0_32z[0], celloutsig_0_32z[51], celloutsig_0_32z[76], celloutsig_0_32z[66:53] } = { celloutsig_0_61z[15], _00_, celloutsig_0_31z, _01_[43:37], _01_[35:29], _01_[27:26], _01_[19:16], _01_[14:0], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_12z[0], celloutsig_0_14z, celloutsig_0_13z, in_data[23], in_data[13:0] } ^ { celloutsig_0_20z[2], celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_0z[3:0], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_0z[4:3], celloutsig_0_15z[3:0], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_20z[6:3], celloutsig_0_20z[1:0], celloutsig_0_0z[13:1], celloutsig_0_0z[9], celloutsig_0_0z[0], celloutsig_0_0z[4], celloutsig_0_7z, celloutsig_0_0z[8], celloutsig_0_25z, celloutsig_0_2z[2:0], celloutsig_0_0z[4:3], celloutsig_0_15z[3:0], celloutsig_0_16z, celloutsig_0_0z[13:10] };
  assign { _01_[28], _01_[15] } = { _00_, celloutsig_0_61z[15] };
  assign _02_[13:3] = { 9'h000, celloutsig_0_43z[11:10] };
  assign celloutsig_0_12z[3:1] = 3'h0;
  assign celloutsig_0_15z[5:4] = celloutsig_0_0z[4:3];
  assign celloutsig_0_20z[12:7] = 6'h3f;
  assign celloutsig_0_2z[11:3] = 9'h000;
  assign { celloutsig_0_32z[75:67], celloutsig_0_32z[50:48] } = { in_data[22:14], celloutsig_0_0z[7:5] };
  assign celloutsig_0_37z[7:5] = celloutsig_0_0z[13:11];
  assign { celloutsig_0_43z[12], celloutsig_0_43z[6:0] } = 8'h00;
  assign celloutsig_0_47z[2:0] = 3'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
