Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Reading design: /home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "bsp"
Output Format                      : ngc
Target Device                      : XC6Slx45-CSG324

---- Source Options
Top Module Name                    : bsp

---- General Options
Optimization Effort                : 1
Optimization Goal                  : SPEED

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" into library work
Parsing module <main_0>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_1.v" into library work
Parsing module <main_1>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_2.v" into library work
Parsing module <main_2>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_3.v" into library work
Parsing module <main_3>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_4.v" into library work
Parsing module <main_4>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_5.v" into library work
Parsing module <main_5>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_6.v" into library work
Parsing module <main_6>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_7.v" into library work
Parsing module <main_7>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_8.v" into library work
Parsing module <main_8>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/user_design.v" into library work
Parsing module <user_design>.
Analyzing Verilog file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" into library work
Parsing module <adder>.
Parsing module <divider>.
Parsing module <multiplier>.
Parsing module <double_divider>.
Parsing module <double_multiplier>.
Parsing module <double_adder>.
Parsing module <int_to_float>.
Parsing module <float_to_int>.
Parsing module <long_to_double>.
Parsing module <double_to_long>.
Parsing module <float_to_double>.
Parsing module <double_to_float>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/serial_out.vhd" into library work
Parsing entity <serial_output>.
Parsing architecture <RTL> of entity <serial_output>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/serial_in.vhd" into library work
Parsing entity <SERIAL_INPUT>.
Parsing architecture <RTL> of entity <serial_input>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/gigabit_ethernet.vhd" into library work
Parsing entity <gigabit_ethernet>.
Parsing architecture <RTL> of entity <gigabit_ethernet>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/keyboard.vhd" into library work
Parsing entity <KEYBOARD>.
Parsing architecture <RTL> of entity <keyboard>.
Parsing VHDL file "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd" into library work
Parsing entity <BSP>.
Parsing architecture <RTL> of entity <bsp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BSP> (architecture <RTL>) from library <work>.

Elaborating entity <gigabit_ethernet> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module USER_DESIGN

Elaborating module <user_design>.

Elaborating module <main_0>.

Elaborating module <divider>.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 374: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 375: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 460: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 470: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 504: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 521: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 534: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 547: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 549: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 558: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <adder>.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 89: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 90: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 120: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 121: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 126: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 127: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 132: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 133: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 155: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 159: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 192: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 205: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 218: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 231: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 233: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 242: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <multiplier>.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 686: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 687: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 757: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 767: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 774: Result of 12-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 791: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 804: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 817: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 819: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 828: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <int_to_float>.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 1822: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 1837: Result of 25-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 1839: Result of 9-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 1848: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <float_to_int>.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 1936: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v" Line 1957: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2220: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2221: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2238: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2243: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2248: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2392: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2229: Assignment to carry ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v" Line 2633: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <main_1>.

Elaborating module <main_2>.

Elaborating module <main_3>.

Elaborating module <main_4>.

Elaborating module <main_5>.

Elaborating module <main_6>.

Elaborating module <main_7>.

Elaborating module <main_8>.
Back to vhdl to continue elaboration

Elaborating entity <serial_output> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/serial_out.vhd" Line 132. Case statement is complete. others clause is never selected

Elaborating entity <SERIAL_INPUT> (architecture <RTL>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/serial_in.vhd" Line 190. Case statement is complete. others clause is never selected

Elaborating entity <KEYBOARD> (architecture <RTL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BSP>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd".
WARNING:Xst:647 - Input <RX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MKD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MKC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd" line 334: Output port <GTXCLK> of the instance <gigabit_ethernet_inst_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd" line 367: Output port <exception> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd" line 367: Output port <input_timer_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd" line 367: Output port <input_buttons_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/bsp.vhd" line 367: Output port <input_switches_ack> of the instance <USER_DESIGN_INST_1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <INTERNAL_RST>.
    Found 8-bit register for signal <GPIO_LEDS>.
    Found 8-bit register for signal <GPIO_SWITCHES_D>.
    Found 4-bit register for signal <GPIO_BUTTONS_D>.
    Found 32-bit register for signal <TIMER>.
    Found 32-bit register for signal <INPUT_TIMER>.
    Found 1-bit register for signal <NOT_LOCKED>.
    Found 8-bit register for signal <INPUT_SWITCHES>.
    Found 4-bit register for signal <INPUT_BUTTONS>.
    Found 32-bit adder for signal <TIMER[31]_GND_5_o_add_4_OUT> created at line 1241.
    WARNING:Xst:2404 -  FFs/Latches <OUTPUT_LEDS_ACK<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_SWITCHES_STB<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_BUTTONS_STB<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_TIMER_STB<0:0>> (without init value) have a constant value of 1 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_SWITCHES<31:8>> (without init value) have a constant value of 0 in block <BSP>.
    WARNING:Xst:2404 -  FFs/Latches <INPUT_BUTTONS<31:4>> (without init value) have a constant value of 0 in block <BSP>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  98 D-type flip-flop(s).
Unit <BSP> synthesized.

Synthesizing Unit <gigabit_ethernet>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/gigabit_ethernet.vhd".
WARNING:Xst:647 - Input <TXCLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <TX_MEMORY>, simulation mismatch.
    Found 1025x16-bit dual-port RAM <Mram_TX_MEMORY> for signal <TX_MEMORY>.
    Found 2048x16-bit dual-port RAM <Mram_RX_MEMORY> for signal <RX_MEMORY>.
    Found 32x11-bit dual-port RAM <Mram_RX_START_ADDRESS_BUFFER> for signal <RX_START_ADDRESS_BUFFER>.
    Found 32x11-bit dual-port RAM <Mram_RX_PACKET_LENGTH_BUFFER> for signal <RX_PACKET_LENGTH_BUFFER>.
    Found 1-bit register for signal <S_TX_ACK>.
    Found 16-bit register for signal <TX_PACKET_LENGTH>.
    Found 11-bit register for signal <TX_IN_COUNT>.
    Found 2-bit register for signal <TX_PACKET_STATE>.
    Found 16-bit register for signal <TX_WRITE_DATA>.
    Found 11-bit register for signal <TX_WRITE_ADDRESS>.
    Found 1-bit register for signal <GO>.
    Found 11-bit register for signal <TX_WRITE_ADDRESS_DEL>.
    Found 16-bit register for signal <TX_READ_DATA>.
    Found 1-bit register for signal <GO_DEL>.
    Found 1-bit register for signal <GO_SYNC>.
    Found 1-bit register for signal <DONE_DEL>.
    Found 1-bit register for signal <DONE_SYNC>.
    Found 4-bit register for signal <TX_PHY_STATE>.
    Found 11-bit register for signal <TX_READ_ADDRESS>.
    Found 11-bit register for signal <TX_OUT_COUNT>.
    Found 8-bit register for signal <TXD>.
    Found 1-bit register for signal <TXEN>.
    Found 32-bit register for signal <TX_CRC>.
    Found 1-bit register for signal <DONE>.
    Found 1-bit register for signal <RX_WRITE_ENABLE>.
    Found 1-bit register for signal <RXDV_D>.
    Found 1-bit register for signal <RXER_D>.
    Found 8-bit register for signal <RXD_D>.
    Found 3-bit register for signal <RX_PHY_STATE>.
    Found 1-bit register for signal <RX_ERROR>.
    Found 11-bit register for signal <RX_START_ADDRESS>.
    Found 11-bit register for signal <RX_PACKET_LENGTH>.
    Found 32-bit register for signal <RX_CRC>.
    Found 16-bit register for signal <RX_WRITE_DATA>.
    Found 5-bit register for signal <RX_WRITE_BUFFER>.
    Found 32-bit register for signal <RX_BUFFER_BUSY>.
    Found 11-bit register for signal <RX_WRITE_ADDRESS>.
    Found 32-bit register for signal <RX_BUFFER_BUSY_DEL>.
    Found 32-bit register for signal <RX_BUFFER_BUSY_SYNC>.
    Found 3-bit register for signal <RX_PACKET_STATE>.
    Found 5-bit register for signal <RX_READ_BUFFER>.
    Found 11-bit register for signal <RX_START_ADDRESS_SYNC>.
    Found 11-bit register for signal <RX_PACKET_LENGTH_SYNC>.
    Found 16-bit register for signal <RX>.
    Found 1-bit register for signal <RX_STB>.
    Found 11-bit register for signal <RX_READ_ADDRESS>.
    Found 11-bit register for signal <RX_END_ADDRESS>.
    Found 1-bit register for signal <TX_WRITE>.
    Found finite state machine <FSM_0> for signal <TX_PACKET_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | get_length                                     |
    | Power Up State     | get_length                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <TX_PHY_STATE>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 20                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK_125_MHZ (rising_edge)                      |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_new_packet                                |
    | Power Up State     | wait_new_packet                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <RX_PHY_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | RXCLK (rising_edge)                            |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_start                                     |
    | Power Up State     | wait_start                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <RX_PACKET_STATE>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | wait_initialise                                |
    | Power Up State     | wait_initialise                                |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit subtractor for signal <n0980> created at line 1308.
    Found 11-bit adder for signal <TX_WRITE_ADDRESS[10]_GND_6_o_add_4_OUT> created at line 299.
    Found 11-bit adder for signal <TX_IN_COUNT[10]_GND_6_o_add_5_OUT> created at line 300.
    Found 11-bit adder for signal <TX_READ_ADDRESS[10]_GND_6_o_add_39_OUT> created at line 415.
    Found 11-bit adder for signal <RX_PACKET_LENGTH[10]_GND_6_o_add_80_OUT> created at line 1241.
    Found 5-bit adder for signal <RX_WRITE_BUFFER[4]_GND_6_o_add_94_OUT> created at line 535.
    Found 11-bit adder for signal <RX_WRITE_ADDRESS[10]_GND_6_o_add_148_OUT> created at line 1241.
    Found 11-bit adder for signal <RX_START_ADDRESS_SYNC[10]_GND_6_o_add_167_OUT> created at line 624.
    Found 11-bit adder for signal <RX_READ_ADDRESS[10]_GND_6_o_add_168_OUT> created at line 1241.
    Found 5-bit adder for signal <RX_READ_BUFFER[4]_GND_6_o_add_174_OUT> created at line 643.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_35_OUT<10:0>> created at line 1308.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_46_OUT<10:0>> created at line 426.
    Found 11-bit subtractor for signal <GND_6_o_GND_6_o_sub_161_OUT<10:0>> created at line 1308.
    Found 1-bit 32-to-1 multiplexer for signal <RX_READ_BUFFER[4]_RX_BUFFER_BUSY_SYNC[31]_Mux_156_o> created at line 606.
    Found 16-bit comparator greater for signal <TX_PACKET_LENGTH[15]_INV_4_o> created at line 295
    Found 11-bit comparator greater for signal <RX_PACKET_LENGTH[10]_GND_6_o_LessThan_85_o> created at line 518
    Found 11-bit comparator greater for signal <PWR_6_o_RX_PACKET_LENGTH[10]_LessThan_86_o> created at line 520
    Found 11-bit comparator equal for signal <RX_READ_ADDRESS[10]_RX_END_ADDRESS[10]_equal_173_o> created at line 637
    Summary:
	inferred   4 RAM(s).
	inferred  12 Adder/Subtractor(s).
	inferred 412 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  26 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <gigabit_ethernet> synthesized.

Synthesizing Unit <user_design>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/user_design.v".
    Summary:
	no macro.
Unit <user_design> synthesized.

Synthesizing Unit <main_0>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_0.v".
        stop = 5'b00000
        instruction_fetch = 5'b00001
        operand_fetch = 5'b00010
        execute = 5'b00011
        load = 5'b00100
        wait_state = 5'b00101
        read = 5'b00110
        write = 5'b00111
        divider_write_a = 5'b01000
        divider_write_b = 5'b01001
        divider_read_z = 5'b01010
        adder_write_a = 5'b01011
        adder_write_b = 5'b01100
        adder_read_z = 5'b01101
        multiplier_write_a = 5'b01110
        multiplier_write_b = 5'b01111
        multiplier_read_z = 5'b10000
        int_to_float_write_a = 5'b10001
        int_to_float_read_z = 5'b10010
        float_to_int_write_a = 5'b10011
        float_to_int_read_z = 5'b10100
WARNING:Xst:653 - Signal <exception> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2999 - Signal 'instructions', unconnected in block 'main_0', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <instructions>, simulation mismatch.
    Found 1932x29-bit single-port Read Only RAM <Mram_instructions> for signal <instructions>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <memory>, simulation mismatch.
    Found 4097x32-bit single-port RAM <Mram_memory> for signal <memory>.
    Found 45-bit register for signal <instruction>.
    Found 16-bit register for signal <program_counter_1>.
    Found 5-bit register for signal <opcode_2>.
    Found 16-bit register for signal <literal_2>.
    Found 4-bit register for signal <address_a_2>.
    Found 4-bit register for signal <address_b_2>.
    Found 4-bit register for signal <address_z_2>.
    Found 16-bit register for signal <program_counter_2>.
    Found 1-bit register for signal <write_enable>.
    Found 64-bit register for signal <timer_clock>.
    Found 16-bit register for signal <program_counter>.
    Found 21-bit register for signal <state>.
    Found 4-bit register for signal <address_z_3>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <float_to_int_in>.
    Found 1-bit register for signal <adder_a_stb>.
    Found 32-bit register for signal <adder_a>.
    Found 32-bit register for signal <adder_b>.
    Found 32-bit register for signal <write_output>.
    Found 32-bit register for signal <write_value>.
    Found 1-bit register for signal <divider_a_stb>.
    Found 32-bit register for signal <divider_a>.
    Found 32-bit register for signal <divider_b>.
    Found 1-bit register for signal <multiplier_a_stb>.
    Found 32-bit register for signal <multiplier_a>.
    Found 32-bit register for signal <multiplier_b>.
    Found 32-bit register for signal <int_to_float_in>.
    Found 32-bit register for signal <a_lo>.
    Found 32-bit register for signal <s_output_rs232_tx_stb>.
    Found 32-bit register for signal <s_output_rs232_tx>.
    Found 32-bit register for signal <timer>.
    Found 1-bit register for signal <divider_b_stb>.
    Found 1-bit register for signal <divider_z_ack>.
    Found 1-bit register for signal <adder_b_stb>.
    Found 1-bit register for signal <adder_z_ack>.
    Found 1-bit register for signal <multiplier_b_stb>.
    Found 1-bit register for signal <multiplier_z_ack>.
    Found 1-bit register for signal <int_to_float_in_stb>.
    Found 1-bit register for signal <int_to_float_out_ack>.
    Found 1-bit register for signal <float_to_int_in_stb>.
    Found 1-bit register for signal <float_to_int_out_ack>.
    Found 32-bit register for signal <load_data>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 107                                            |
    | Inputs             | 38                                             |
    | Outputs            | 24                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000000000000000000001                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <timer[31]_GND_9_o_sub_91_OUT> created at line 2470.
    Found 64-bit adder for signal <timer_clock[63]_GND_9_o_add_46_OUT> created at line 2233.
    Found 16-bit adder for signal <program_counter[15]_GND_9_o_add_49_OUT> created at line 2238.
    Found 32-bit adder for signal <operand_a[31]_GND_9_o_add_50_OUT> created at line 2262.
    Found 17-bit adder for signal <n0408[16:0]> created at line 2274.
    Found 32-bit adder for signal <operand_a[31]_operand_b[31]_add_56_OUT> created at line 2334.
    Found 64-bit adder for signal <n0415> created at line 2350.
    Found 64-bit adder for signal <n0312> created at line 2350.
    Found 16x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32x1-bit Read Only RAM for signal <opcode_2[4]_GND_9_o_Mux_64_o>
    Found 4-bit comparator equal for signal <address_a_2[3]_address_z_3[3]_equal_38_o> created at line 2218
    Found 4-bit comparator equal for signal <address_b_2[3]_address_z_3[3]_equal_40_o> created at line 2219
    Found 32-bit comparator greater for signal <operand_a[31]_operand_b[31]_LessThan_53_o> created at line 2309
    Found 32-bit comparator lessequal for signal <n0059> created at line 2430
    Found 32-bit comparator equal for signal <operand_a[31]_operand_b[31]_equal_63_o> created at line 2437
    Summary:
	inferred   5 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 720 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <main_0> synthesized.

Synthesizing Unit <divider>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v".
        get_a = 4'b0000
        get_b = 4'b0001
        unpack = 4'b0010
        special_cases = 4'b0011
        normalise_a = 4'b0100
        normalise_b = 4'b0101
        divide_0 = 4'b0110
        divide_1 = 4'b0111
        divide_2 = 4'b1000
        divide_3 = 4'b1001
        normalise_1 = 4'b1010
        normalise_2 = 4'b1011
        round = 4'b1100
        pack = 4'b1101
        put_z = 4'b1110
    Found 32-bit register for signal <s_output_z>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <z>.
    Found 24-bit register for signal <z_m>.
    Found 10-bit register for signal <z_e>.
    Found 1-bit register for signal <guard>.
    Found 1-bit register for signal <round_bit>.
    Found 1-bit register for signal <sticky>.
    Found 1-bit register for signal <quotient<26>>.
    Found 1-bit register for signal <quotient<25>>.
    Found 1-bit register for signal <quotient<24>>.
    Found 1-bit register for signal <quotient<23>>.
    Found 1-bit register for signal <quotient<22>>.
    Found 1-bit register for signal <quotient<21>>.
    Found 1-bit register for signal <quotient<20>>.
    Found 1-bit register for signal <quotient<19>>.
    Found 1-bit register for signal <quotient<18>>.
    Found 1-bit register for signal <quotient<17>>.
    Found 1-bit register for signal <quotient<16>>.
    Found 1-bit register for signal <quotient<15>>.
    Found 1-bit register for signal <quotient<14>>.
    Found 1-bit register for signal <quotient<13>>.
    Found 1-bit register for signal <quotient<12>>.
    Found 1-bit register for signal <quotient<11>>.
    Found 1-bit register for signal <quotient<10>>.
    Found 1-bit register for signal <quotient<9>>.
    Found 1-bit register for signal <quotient<8>>.
    Found 1-bit register for signal <quotient<7>>.
    Found 1-bit register for signal <quotient<6>>.
    Found 1-bit register for signal <quotient<5>>.
    Found 1-bit register for signal <quotient<4>>.
    Found 1-bit register for signal <quotient<3>>.
    Found 1-bit register for signal <quotient<2>>.
    Found 1-bit register for signal <quotient<1>>.
    Found 1-bit register for signal <quotient<0>>.
    Found 51-bit register for signal <remainder>.
    Found 6-bit register for signal <count>.
    Found 51-bit register for signal <dividend>.
    Found 1-bit register for signal <z_s>.
    Found 51-bit register for signal <divisor>.
    Found 24-bit register for signal <b_m>.
    Found 10-bit register for signal <b_e>.
    Found 24-bit register for signal <a_m>.
    Found 10-bit register for signal <a_e>.
    Found 1-bit register for signal <a_s>.
    Found 1-bit register for signal <b_s>.
    Found 1-bit register for signal <s_input_b_ack>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 35                                             |
    | Inputs             | 19                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_6_OUT> created at line 374.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_7_OUT> created at line 375.
    Found 10-bit subtractor for signal <a_e[9]_b_e[9]_sub_60_OUT> created at line 477.
    Found 51-bit subtractor for signal <remainder[50]_divisor[50]_sub_62_OUT> created at line 499.
    Found 6-bit adder for signal <count[5]_GND_10_o_add_64_OUT> created at line 504.
    Found 24-bit adder for signal <z_m[23]_GND_10_o_add_79_OUT> created at line 547.
    Found 10-bit adder for signal <z_e[9]_GND_10_o_add_81_OUT> created at line 549.
    Found 8-bit adder for signal <z_e[7]_GND_10_o_add_85_OUT> created at line 558.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_52_OUT<9:0>> created at line 460.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_56_OUT<9:0>> created at line 470.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_71_OUT<9:0>> created at line 521.
    Found 51-bit comparator greater for signal <n0077> created at line 497
    Found 32-bit comparator greater for signal <z_e[9]_PWR_12_o_LessThan_70_o> created at line 520
    Found 32-bit comparator greater for signal <PWR_12_o_z_e[9]_LessThan_75_o> created at line 533
    Found 32-bit comparator greater for signal <z_e[9]_GND_10_o_LessThan_89_o> created at line 564
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 425 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred 110 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <divider> synthesized.

Synthesizing Unit <adder>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v".
        get_a = 4'b0000
        get_b = 4'b0001
        unpack = 4'b0010
        special_cases = 4'b0011
        align = 4'b0100
        add_0 = 4'b0101
        add_1 = 4'b0110
        normalise_1 = 4'b0111
        normalise_2 = 4'b1000
        round = 4'b1001
        pack = 4'b1010
        put_z = 4'b1011
    Found 32-bit register for signal <s_output_z>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <z>.
    Found 24-bit register for signal <z_m>.
    Found 10-bit register for signal <z_e>.
    Found 1-bit register for signal <guard>.
    Found 1-bit register for signal <round_bit>.
    Found 1-bit register for signal <sticky>.
    Found 28-bit register for signal <sum>.
    Found 1-bit register for signal <z_s>.
    Found 10-bit register for signal <b_e>.
    Found 27-bit register for signal <b_m>.
    Found 10-bit register for signal <a_e>.
    Found 27-bit register for signal <a_m>.
    Found 1-bit register for signal <a_s>.
    Found 1-bit register for signal <b_s>.
    Found 1-bit register for signal <s_input_b_ack>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 31                                             |
    | Inputs             | 18                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_6_OUT> created at line 89.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_7_OUT> created at line 90.
    Found 28-bit subtractor for signal <GND_11_o_GND_11_o_sub_68_OUT> created at line 175.
    Found 28-bit subtractor for signal <GND_11_o_GND_11_o_sub_69_OUT> created at line 178.
    Found 8-bit adder for signal <b_e[7]_GND_11_o_add_20_OUT> created at line 126.
    Found 8-bit adder for signal <a_e[7]_GND_11_o_add_23_OUT> created at line 132.
    Found 10-bit adder for signal <b_e[9]_GND_11_o_add_53_OUT> created at line 155.
    Found 10-bit adder for signal <a_e[9]_GND_11_o_add_55_OUT> created at line 159.
    Found 28-bit adder for signal <n0339> created at line 171.
    Found 24-bit adder for signal <z_m[23]_GND_11_o_add_85_OUT> created at line 231.
    Found 10-bit adder for signal <z_e[9]_GND_11_o_add_87_OUT> created at line 233.
    Found 8-bit adder for signal <z_e[7]_GND_11_o_add_91_OUT> created at line 242.
    Found 10-bit subtractor for signal <GND_11_o_GND_11_o_sub_77_OUT<9:0>> created at line 205.
    Found 10-bit comparator greater for signal <a_e[9]_b_e[9]_LessThan_53_o> created at line 154
    Found 10-bit comparator greater for signal <b_e[9]_a_e[9]_LessThan_55_o> created at line 158
    Found 1-bit comparator equal for signal <a_s_b_s_equal_65_o> created at line 170
    Found 27-bit comparator lessequal for signal <n0085> created at line 174
    Found 32-bit comparator greater for signal <z_e[9]_PWR_17_o_LessThan_76_o> created at line 204
    Found 32-bit comparator greater for signal <PWR_17_o_z_e[9]_LessThan_81_o> created at line 217
    Found 32-bit comparator greater for signal <z_e[9]_GND_11_o_LessThan_95_o> created at line 248
    Summary:
	inferred  11 Adder/Subtractor(s).
	inferred 273 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  88 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <adder> synthesized.

Synthesizing Unit <multiplier>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v".
        get_a = 4'b0000
        get_b = 4'b0001
        unpack = 4'b0010
        special_cases = 4'b0011
        normalise_a = 4'b0100
        normalise_b = 4'b0101
        multiply_0 = 4'b0110
        multiply_1 = 4'b0111
        normalise_1 = 4'b1000
        normalise_2 = 4'b1001
        round = 4'b1010
        pack = 4'b1011
        put_z = 4'b1100
    Found 32-bit register for signal <s_output_z>.
    Found 4-bit register for signal <state>.
    Found 32-bit register for signal <z>.
    Found 24-bit register for signal <z_m>.
    Found 10-bit register for signal <z_e>.
    Found 1-bit register for signal <guard>.
    Found 1-bit register for signal <round_bit>.
    Found 1-bit register for signal <sticky>.
    Found 1-bit register for signal <z_s>.
    Found 50-bit register for signal <product>.
    Found 24-bit register for signal <b_m>.
    Found 10-bit register for signal <b_e>.
    Found 24-bit register for signal <a_m>.
    Found 10-bit register for signal <a_e>.
    Found 1-bit register for signal <a_s>.
    Found 1-bit register for signal <b_s>.
    Found 1-bit register for signal <s_input_b_ack>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 31                                             |
    | Inputs             | 17                                             |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_6_OUT> created at line 686.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_7_OUT> created at line 687.
    Found 11-bit adder for signal <n0315> created at line 774.
    Found 11-bit adder for signal <n0245> created at line 774.
    Found 24-bit adder for signal <z_m[23]_GND_12_o_add_64_OUT> created at line 817.
    Found 10-bit adder for signal <z_e[9]_GND_12_o_add_66_OUT> created at line 819.
    Found 8-bit adder for signal <z_e[7]_GND_12_o_add_70_OUT> created at line 828.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_43_OUT<9:0>> created at line 757.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_47_OUT<9:0>> created at line 767.
    Found 10-bit subtractor for signal <GND_12_o_GND_12_o_sub_56_OUT<9:0>> created at line 791.
    Found 24x24-bit multiplier for signal <a_m[23]_b_m[23]_MuLt_52_OUT> created at line 775.
    Found 32-bit comparator greater for signal <PWR_19_o_z_e[9]_LessThan_60_o> created at line 803
    Found 32-bit comparator greater for signal <z_e[9]_GND_12_o_LessThan_74_o> created at line 834
    Summary:
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 289 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  73 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <multiplier> synthesized.

Synthesizing Unit <int_to_float>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v".
        get_a = 3'b000
        convert_0 = 3'b001
        convert_1 = 3'b010
        convert_2 = 3'b011
        round = 3'b100
        pack = 3'b101
        put_z = 3'b110
    Found 32-bit register for signal <s_output_z>.
    Found 3-bit register for signal <state>.
    Found 32-bit register for signal <z>.
    Found 24-bit register for signal <z_m>.
    Found 8-bit register for signal <z_e>.
    Found 8-bit register for signal <z_r>.
    Found 1-bit register for signal <guard>.
    Found 1-bit register for signal <round_bit>.
    Found 1-bit register for signal <sticky>.
    Found 1-bit register for signal <z_s>.
    Found 32-bit register for signal <value>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_8> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <a[31]_unary_minus_5_OUT> created at line 1805.
    Found 24-bit adder for signal <z_m[23]_GND_14_o_add_16_OUT> created at line 1837.
    Found 8-bit adder for signal <z_e[7]_GND_14_o_add_18_OUT> created at line 1839.
    Found 8-bit adder for signal <z_e[7]_GND_14_o_add_22_OUT> created at line 1848.
    Found 8-bit subtractor for signal <GND_14_o_GND_14_o_sub_11_OUT<7:0>> created at line 1822.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 174 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <int_to_float> synthesized.

Synthesizing Unit <float_to_int>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/chips_lib.v".
        get_a = 3'b000
        special_cases = 3'b001
        unpack = 3'b010
        convert = 3'b011
        put_z = 3'b100
    Found 32-bit register for signal <s_output_z>.
    Found 3-bit register for signal <state>.
    Found 9-bit register for signal <a_e>.
    Found 32-bit register for signal <a_m>.
    Found 32-bit register for signal <z>.
    Found 1-bit register for signal <a_s>.
    Found 1-bit register for signal <s_input_a_ack>.
    Found 32-bit register for signal <a>.
    Found 1-bit register for signal <s_output_z_stb>.
    Found finite state machine <FSM_9> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_16_o_GND_16_o_sub_4_OUT> created at line 1936.
    Found 32-bit subtractor for signal <a_m[31]_unary_minus_14_OUT> created at line 1963.
    Found 9-bit adder for signal <a_e[8]_GND_16_o_add_12_OUT> created at line 1957.
    Found 32-bit comparator greater for signal <a_e[8]_GND_16_o_LessThan_6_o> created at line 1946
    Found 32-bit comparator greater for signal <GND_16_o_a_e[8]_LessThan_11_o> created at line 1956
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 140 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <float_to_int> synthesized.

Synthesizing Unit <main_1>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_1.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_1> synthesized.

Synthesizing Unit <main_2>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_2.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_2> synthesized.

Synthesizing Unit <main_3>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_3.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_3> synthesized.

Synthesizing Unit <main_4>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_4.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_4> synthesized.

Synthesizing Unit <main_5>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_5.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_5> synthesized.

Synthesizing Unit <main_6>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_6.v".
WARNING:Xst:647 - Input <input_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <input_in_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_6> synthesized.

Synthesizing Unit <main_7>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_7.v".
WARNING:Xst:647 - Input <output_out_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_7> synthesized.

Synthesizing Unit <main_8>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/main_8.v".
WARNING:Xst:647 - Input <output_out_ack> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <main_8> synthesized.

Synthesizing Unit <serial_output>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/serial_out.vhd".
        CLOCK_FREQUENCY = 50000000
        BAUD_RATE = 115200
    Found 1-bit register for signal <X16CLK_EN>.
    Found 1-bit register for signal <TX>.
    Found 1-bit register for signal <S_IN1_ACK>.
    Found 8-bit register for signal <DATA>.
    Found 4-bit register for signal <STATE>.
    Found 12-bit register for signal <BAUD_COUNT>.
    Found finite state machine <FSM_10> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 25                                             |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <BAUD_COUNT[11]_GND_25_o_add_1_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_output> synthesized.

Synthesizing Unit <SERIAL_INPUT>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/serial_in.vhd".
        CLOCK_FREQUENCY = 50000000
        BAUD_RATE = 115200
    Found 1-bit register for signal <X16CLK_EN>.
    Found 2-bit register for signal <SERIAL_DEGLITCH>.
    Found 1-bit register for signal <INT_SERIAL>.
    Found 2-bit register for signal <COUNT>.
    Found 4-bit register for signal <BIT_SPACING>.
    Found 4-bit register for signal <STATE>.
    Found 8-bit register for signal <OUT1>.
    Found 1-bit register for signal <OUT1_STB>.
    Found 12-bit register for signal <BAUD_COUNT>.
    Found finite state machine <FSM_11> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 35                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <BAUD_COUNT[11]_GND_26_o_add_1_OUT> created at line 1241.
    Found 2-bit adder for signal <COUNT[1]_GND_26_o_add_9_OUT> created at line 101.
    Found 4-bit adder for signal <BIT_SPACING[3]_GND_26_o_add_17_OUT> created at line 117.
    Found 2-bit subtractor for signal <GND_26_o_GND_26_o_sub_7_OUT<1:0>> created at line 95.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred  29 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SERIAL_INPUT> synthesized.

Synthesizing Unit <KEYBOARD>.
    Related source file is "/home/storage/Projects/Chips-Demo/synthesis/atlys/benchmark/keyboard.vhd".
WARNING:Xst:653 - Signal <DATA<31:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <KC_DEL>.
    Found 1-bit register for signal <INT_KD>.
    Found 1-bit register for signal <INT_KC>.
    Found 1-bit register for signal <LAST_KC>.
    Found 2-bit register for signal <STATE>.
    Found 4-bit register for signal <BIT_COUNT>.
    Found 26-bit register for signal <TIMEOUT>.
    Found 11-bit register for signal <INT_DATA>.
    Found 1-bit register for signal <S_DATA_STB>.
    Found 1-bit register for signal <DATA<7>>.
    Found 1-bit register for signal <DATA<6>>.
    Found 1-bit register for signal <DATA<5>>.
    Found 1-bit register for signal <DATA<4>>.
    Found 1-bit register for signal <DATA<3>>.
    Found 1-bit register for signal <DATA<2>>.
    Found 1-bit register for signal <DATA<1>>.
    Found 1-bit register for signal <DATA<0>>.
    Found 1-bit register for signal <KD_DEL>.
    Found finite state machine <FSM_12> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 6                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | initialise                                     |
    | Power Up State     | initialise                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <BIT_COUNT[3]_GND_27_o_add_6_OUT> created at line 88.
    Found 26-bit subtractor for signal <GND_27_o_GND_27_o_sub_2_OUT<25:0>> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  55 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <KEYBOARD> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1025x16-bit dual-port RAM                             : 1
 16x32-bit dual-port RAM                               : 2
 1932x29-bit single-port Read Only RAM                 : 1
 2048x16-bit dual-port RAM                             : 1
 32x1-bit single-port Read Only RAM                    : 1
 32x11-bit dual-port RAM                               : 2
 4097x32-bit single-port RAM                           : 1
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 62
 10-bit adder                                          : 3
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 5
 11-bit adder                                          : 9
 11-bit subtractor                                     : 2
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 2-bit addsub                                          : 1
 24-bit adder                                          : 4
 26-bit subtractor                                     : 1
 28-bit addsub                                         : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 51-bit subtractor                                     : 1
 6-bit adder                                           : 1
 64-bit adder                                          : 3
 8-bit adder                                           : 6
 8-bit addsub                                          : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 6
# Registers                                            : 206
 1-bit register                                        : 85
 10-bit register                                       : 9
 11-bit register                                       : 13
 12-bit register                                       : 2
 16-bit register                                       : 9
 2-bit register                                        : 4
 24-bit register                                       : 9
 26-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 1
 32-bit register                                       : 43
 4-bit register                                        : 8
 45-bit register                                       : 1
 5-bit register                                        : 3
 50-bit register                                       : 1
 51-bit register                                       : 3
 6-bit register                                        : 1
 64-bit register                                       : 1
 8-bit register                                        : 9
 9-bit register                                        : 1
# Comparators                                          : 24
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 2
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 16-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 11
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 2
 51-bit comparator greater                             : 1
# Multiplexers                                         : 396
 1-bit 2-to-1 multiplexer                              : 239
 1-bit 32-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 18
 11-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 9
 24-bit 2-to-1 multiplexer                             : 21
 26-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 45
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 3
 51-bit 2-to-1 multiplexer                             : 3
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 21
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 13
# Xors                                                 : 185
 1-bit xor2                                            : 116
 1-bit xor3                                            : 35
 1-bit xor4                                            : 31
 1-bit xor5                                            : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <instruction<44:29>> (without init value) have a constant value of 0 in block <main_0>.
WARNING:Xst:2404 -  FFs/Latches <s_output_rs232_tx_stb<31:1>> (without init value) have a constant value of 0 in block <main_0>.
WARNING:Xst:2404 -  FFs/Latches <divisor<50:24>> (without init value) have a constant value of 0 in block <divider>.

Synthesizing (advanced) Unit <BSP>.
The following registers are absorbed into counter <TIMER>: 1 register on signal <TIMER>.
Unit <BSP> synthesized (advanced).

Synthesizing (advanced) Unit <KEYBOARD>.
The following registers are absorbed into counter <TIMEOUT>: 1 register on signal <TIMEOUT>.
Unit <KEYBOARD> synthesized (advanced).

Synthesizing (advanced) Unit <SERIAL_INPUT>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <BAUD_COUNT>: 1 register on signal <BAUD_COUNT>.
Unit <SERIAL_INPUT> synthesized (advanced).

Synthesizing (advanced) Unit <adder>.
The following registers are absorbed into counter <b_e>: 1 register on signal <b_e>.
The following registers are absorbed into counter <a_e>: 1 register on signal <a_e>.
Unit <adder> synthesized (advanced).

Synthesizing (advanced) Unit <divider>.
The following registers are absorbed into accumulator <remainder>: 1 register on signal <remainder>.
The following registers are absorbed into counter <z_m>: 1 register on signal <z_m>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <a_e>: 1 register on signal <a_e>.
The following registers are absorbed into counter <b_e>: 1 register on signal <b_e>.
Unit <divider> synthesized (advanced).

Synthesizing (advanced) Unit <gigabit_ethernet>.
The following registers are absorbed into counter <RX_WRITE_ADDRESS>: 1 register on signal <RX_WRITE_ADDRESS>.
The following registers are absorbed into counter <RX_PACKET_LENGTH>: 1 register on signal <RX_PACKET_LENGTH>.
The following registers are absorbed into counter <TX_WRITE_ADDRESS>: 1 register on signal <TX_WRITE_ADDRESS>.
The following registers are absorbed into counter <TX_READ_ADDRESS>: 1 register on signal <TX_READ_ADDRESS>.
The following registers are absorbed into counter <RX_WRITE_BUFFER>: 1 register on signal <RX_WRITE_BUFFER>.
INFO:Xst:3226 - The RAM <Mram_RX_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <RX_READ_ADDRESS>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to signal <RX_WRITE_ENABLE> | high     |
    |     addrA          | connected to signal <RX_WRITE_ADDRESS> |          |
    |     diA            | connected to signal <RX_WRITE_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <RX_PACKET_STATE[2]_X_6_o_wide_mux_188_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_TX_MEMORY> will be implemented as a BLOCK RAM, absorbing the following register(s): <TX_READ_DATA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1025-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <TX_WRITE>      | high     |
    |     addrA          | connected to signal <TX_WRITE_ADDRESS_DEL> |          |
    |     diA            | connected to signal <TX_WRITE_DATA> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1025-word x 16-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_125_MHZ>   | rise     |
    |     addrB          | connected to signal <TX_READ_ADDRESS> |          |
    |     doB            | connected to signal <TX_READ_DATA>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RX_START_ADDRESS_BUFFER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RX_WRITE_BUFFER> |          |
    |     diA            | connected to signal <RX_START_ADDRESS> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     addrB          | connected to signal <RX_READ_BUFFER> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_RX_PACKET_LENGTH_BUFFER> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     clkA           | connected to signal <RXCLK>         | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <RX_WRITE_BUFFER> |          |
    |     diA            | connected to signal <RX_PACKET_LENGTH> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 11-bit                    |          |
    |     addrB          | connected to signal <RX_READ_BUFFER> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gigabit_ethernet> synthesized (advanced).

Synthesizing (advanced) Unit <int_to_float>.
The following registers are absorbed into counter <z_m>: 1 register on signal <z_m>.
Unit <int_to_float> synthesized (advanced).

Synthesizing (advanced) Unit <main_0>.
The following registers are absorbed into counter <timer_clock>: 1 register on signal <timer_clock>.
The following registers are absorbed into counter <timer>: 1 register on signal <timer>.
INFO:Xst:3231 - The small RAM <Mram_opcode_2[4]_GND_9_o_Mux_64_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_instructions> will be implemented as a BLOCK RAM, absorbing the following register(s): <instruction>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1932-word x 29-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <program_counter<10:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <instruction>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_registers> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <address_z_3>   |          |
    |     diA            | connected to signal <result>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <address_a_2>   |          |
    |     doB            | connected to signal <register_a>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <load_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4097-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <operand_a<12:0>> |          |
    |     diA            | connected to signal <operand_b>     |          |
    |     doA            | connected to signal <load_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_registers1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <write_enable>  | high     |
    |     addrA          | connected to signal <address_z_3>   |          |
    |     diA            | connected to signal <result>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 32-bit                    |          |
    |     addrB          | connected to signal <address_b_2>   |          |
    |     doB            | connected to signal <register_b>    |          |
    -----------------------------------------------------------------------
Unit <main_0> synthesized (advanced).

Synthesizing (advanced) Unit <multiplier>.
The following registers are absorbed into counter <z_e>: 1 register on signal <z_e>.
The following registers are absorbed into counter <b_e>: 1 register on signal <b_e>.
The following registers are absorbed into counter <a_e>: 1 register on signal <a_e>.
	Found pipelined multiplier on signal <a_m[23]_b_m[23]_MuLt_52_OUT>:INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_a_m[23]_b_m[23]_MuLt_52_OUT by adding 7 register level(s).
Unit <multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <serial_output>.
The following registers are absorbed into counter <BAUD_COUNT>: 1 register on signal <BAUD_COUNT>.
Unit <serial_output> synthesized (advanced).
WARNING:Xst:2677 - Node <INT_DATA_0> of sequential type is unconnected in block <KEYBOARD>.
WARNING:Xst:2677 - Node <INT_DATA_9> of sequential type is unconnected in block <KEYBOARD>.
WARNING:Xst:2677 - Node <INT_DATA_10> of sequential type is unconnected in block <KEYBOARD>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 1025x16-bit dual-port block RAM                       : 1
 16x32-bit dual-port distributed RAM                   : 2
 1932x29-bit single-port block Read Only RAM           : 1
 2048x16-bit dual-port block RAM                       : 1
 32x1-bit single-port distributed Read Only RAM        : 1
 32x11-bit dual-port distributed RAM                   : 2
 4097x32-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 24x24-bit multiplier                                  : 1
# Adders/Subtractors                                   : 37
 10-bit adder                                          : 1
 10-bit adder carry in                                 : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 3
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 24-bit adder                                          : 2
 28-bit addsub                                         : 1
 32-bit adder                                          : 2
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 6
 8-bit addsub                                          : 1
 9-bit addsub                                          : 1
 9-bit subtractor                                      : 6
# Counters                                             : 22
 10-bit down counter                                   : 4
 10-bit up counter                                     : 2
 10-bit updown counter                                 : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 2
 2-bit updown counter                                  : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 32-bit down counter                                   : 1
 32-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
 64-bit up counter                                     : 1
# Accumulators                                         : 1
 51-bit down loadable accumulator                      : 1
# Registers                                            : 2082
 Flip-Flops                                            : 2082
# Comparators                                          : 24
 1-bit comparator equal                                : 1
 10-bit comparator greater                             : 2
 11-bit comparator equal                               : 1
 11-bit comparator greater                             : 2
 16-bit comparator greater                             : 1
 27-bit comparator lessequal                           : 1
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 11
 32-bit comparator lessequal                           : 1
 4-bit comparator equal                                : 2
 51-bit comparator greater                             : 1
# Multiplexers                                         : 471
 1-bit 2-to-1 multiplexer                              : 338
 1-bit 32-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 11
 11-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 9
 24-bit 2-to-1 multiplexer                             : 16
 27-bit 2-to-1 multiplexer                             : 4
 28-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 45
 4-bit 2-to-1 multiplexer                              : 15
 5-bit 2-to-1 multiplexer                              : 2
 51-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 20
 9-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 13
# Xors                                                 : 185
 1-bit xor2                                            : 116
 1-bit xor3                                            : 35
 1-bit xor4                                            : 31
 1-bit xor5                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <product_0> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <product_1> (without init value) has a constant value of 0 in block <multiplier>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <address_b_2_0> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <literal_2_0> 
INFO:Xst:2261 - The FF/Latch <address_b_2_1> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <literal_2_1> 
INFO:Xst:2261 - The FF/Latch <address_b_2_2> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <literal_2_2> 
INFO:Xst:2261 - The FF/Latch <address_b_2_3> in Unit <main_0> is equivalent to the following FF/Latch, which will be removed : <literal_2_3> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_1> on signal <TX_PHY_STATE[1:4]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_new_packet | 0000
 preamble_0      | 0001
 preamble_1      | 0010
 preamble_2      | 0011
 preamble_3      | 0100
 preamble_4      | 0101
 preamble_5      | 0110
 preamble_6      | 0111
 sfd             | 1000
 send_data_hi    | 1001
 send_data_lo    | 1010
 send_crc_3      | 1011
 send_crc_2      | 1100
 send_crc_1      | 1101
 send_crc_0      | 1110
 done_state      | 1111
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_0> on signal <TX_PACKET_STATE[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 get_length    | 00
 get_data      | 01
 send_packet   | 11
 wait_not_done | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_3> on signal <RX_PACKET_STATE[1:3]> with user encoding.
-----------------------------
 State           | Encoding
-----------------------------
 wait_initialise | 000
 wait_new_packet | 001
 send_data       | 010
 prefetch0       | 011
 prefetch1       | 100
 send_length     | 101
-----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <gigabit_ethernet_inst_1/FSM_2> on signal <RX_PHY_STATE[1:3]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 wait_start        | 000
 preamble          | 001
 data_high         | 010
 data_low          | 011
 end_of_frame      | 100
 notify_new_packet | 101
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <KEYBOARD_INST_1/FSM_12> on signal <STATE[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 initialise | 00
 send_data  | 11
 get_data   | 01
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERIAL_INPUT_INST_1/FSM_11> on signal <STATE[1:4]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 0000
 start       | 0001
 rx0         | 0010
 rx1         | 0011
 rx2         | 0100
 rx3         | 0101
 rx4         | 0110
 rx5         | 0111
 rx6         | 1000
 rx7         | 1001
 stop        | 1010
 output_data | 1011
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862640517344/FSM_4> on signal <state[1:19]> with one-hot encoding.
----------------------------------------------
 State                 | Encoding
----------------------------------------------
 000000000000000000010 | 0000000000000000001
 000000000000000000011 | 0000000000000000010
 000000000000000000001 | 0000000000000000100
 000000000000000000000 | 0000000000000001000
 000000000000000000100 | 0000000000000010000
 000000000000000001011 | 0000000000000100000
 000000000000000010001 | 0000000000001000000
 000000000000000001110 | 0000000000010000000
 000000000000000001000 | 0000000000100000000
 000000000000000000111 | 0000000001000000000
 000000000000000010011 | 0000000010000000000
 000000000000000001001 | 0000000100000000000
 000000000000000001010 | 0000001000000000000
 000000000000000001100 | 0000010000000000000
 000000000000000001101 | 0000100000000000000
 000000000000000001111 | 0001000000000000000
 000000000000000010000 | 0010000000000000000
 000000000000000010010 | 0100000000000000000
 000000000000000010100 | 1000000000000000000
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862640517344/divider_inst/FSM_5> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 1110  | 1110
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862640517344/adder_inst/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 1011  | 1011
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/FSM_7> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 1100  | 1100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862640517344/int_to_float_inst/FSM_8> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 101   | 101
 011   | 011
 100   | 100
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <USER_DESIGN_INST_1/main_0_139862640517344/float_to_int_inst/FSM_9> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 001
 011   | 011
 100   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SERIAL_OUTPUT_INST_1/FSM_10> on signal <STATE[1:4]> with user encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 0000
 start   | 0001
 wait_en | 0010
 tx0     | 0011
 tx1     | 0100
 tx2     | 0101
 tx3     | 0110
 tx4     | 0111
 tx5     | 1000
 tx6     | 1001
 tx7     | 1010
 stop    | 1011
---------------------
WARNING:Xst:1293 - FF/Latch <TX_IN_COUNT_0> has a constant value of 0 in block <gigabit_ethernet>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <timer_clock_32> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_33> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_34> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_35> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_36> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_37> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_38> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_39> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_40> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_41> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_42> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_43> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_44> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_45> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_46> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_47> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_48> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_49> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_50> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_51> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_52> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_53> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_54> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_55> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_56> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_57> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_58> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_59> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_60> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_61> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_62> of sequential type is unconnected in block <main_0>.
WARNING:Xst:2677 - Node <timer_clock_63> of sequential type is unconnected in block <main_0>.
WARNING:Xst:1710 - FF/Latch <dividend_26> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_25> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_24> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_23> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_22> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_21> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_20> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_19> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_18> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_17> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_16> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_15> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_14> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_13> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_12> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_11> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_10> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_9> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_8> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_7> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_6> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_5> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_4> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_3> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_2> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_1> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dividend_0> (without init value) has a constant value of 0 in block <divider>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_0> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_1> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_2> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_3> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_4> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_5> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_6> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <GPIO_LEDS_7> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <KEYBOARD_INST_1> of block <KEYBOARD> are unconnected in block <BSP>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <SERIAL_INPUT_INST_1> of block <SERIAL_INPUT> are unconnected in block <BSP>. Underlying logic will be removed.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_BUTTONS_D_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <GPIO_SWITCHES_D_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_BUTTONS_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_SWITCHES_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <INPUT_TIMER_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <TIMER_31> of sequential type is unconnected in block <BSP>.

Optimizing unit <BSP> ...

Optimizing unit <gigabit_ethernet> ...

Optimizing unit <KEYBOARD> ...

Optimizing unit <SERIAL_INPUT> ...

Optimizing unit <main_0> ...

Optimizing unit <divider> ...

Optimizing unit <adder> ...

Optimizing unit <multiplier> ...

Optimizing unit <int_to_float> ...

Optimizing unit <float_to_int> ...

Optimizing unit <serial_output> ...
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_0> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_1> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_2> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_3> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_4> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_5> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_6> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_7> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_8> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_9> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_10> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_11> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_12> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_13> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_14> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_DATA_15> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_0> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_1> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_2> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_3> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_4> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_5> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_6> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_7> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_8> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_9> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_10> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_11> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_12> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_13> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_14> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <gigabit_ethernet_inst_1/TX_PACKET_LENGTH_15> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PHY_STATE_FSM_FFd3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_STATE_FSM_FFd1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_STATE_FSM_FFd2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_STATE_FSM_FFd3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_BUFFER_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_BUFFER_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_BUFFER_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_BUFFER_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_BUFFER_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ADDRESS_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/Mram_RX_MEMORY2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/Mram_RX_MEMORY1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/Mram_RX_PACKET_LENGTH_BUFFER2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/Mram_RX_PACKET_LENGTH_BUFFER1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/Mram_RX_START_ADDRESS_BUFFER2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/Mram_RX_START_ADDRESS_BUFFER1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_STB> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_ADDRESS_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_END_ADDRESS_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_SYNC_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_CRC_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_START_ADDRESS_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_PACKET_LENGTH_SYNC_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_DATA_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_WRITE_ENABLE> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_BUFFER_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_BUFFER_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_BUFFER_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_BUFFER_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_READ_BUFFER_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_SYNC_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_ERROR> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_DEL_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXER_D> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXDV_D> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RX_BUFFER_BUSY_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_7> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_6> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_5> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_4> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_3> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_2> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_1> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <gigabit_ethernet_inst_1/RXD_D_0> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/s_output_rs232_tx_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_31> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_30> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_29> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_28> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_27> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_26> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_25> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_24> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_23> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_22> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_21> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_20> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_19> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_18> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_17> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_16> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_15> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_14> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_13> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_12> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_11> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_10> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_9> of sequential type is unconnected in block <BSP>.
WARNING:Xst:2677 - Node <USER_DESIGN_INST_1/main_0_139862640517344/write_value_8> of sequential type is unconnected in block <BSP>.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_10> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_9> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_8> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_7> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_6> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_5> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_4> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_3> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_2> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_1> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_0> has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_0> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_1> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_2> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_3> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_4> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_5> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_6> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_7> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_8> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_9> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <gigabit_ethernet_inst_1/TX_WRITE_ADDRESS_DEL_10> (without init value) has a constant value of 0 in block <BSP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/main_0_139862640517344/adder_inst/b_e_9> in Unit <BSP> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/main_0_139862640517344/adder_inst/b_e_8> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/main_0_139862640517344/timer_clock_0> in Unit <BSP> is equivalent to the following FF/Latch, which will be removed : <SERIAL_OUTPUT_INST_1/BAUD_COUNT_0> 
INFO:Xst:2261 - The FF/Latch <USER_DESIGN_INST_1/main_0_139862640517344/adder_inst/a_e_9> in Unit <BSP> is equivalent to the following FF/Latch, which will be removed : <USER_DESIGN_INST_1/main_0_139862640517344/adder_inst/a_e_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block BSP, actual ratio is 12.

Final Macro Processing ...

Processing Unit <BSP> :
	Found 2-bit shift register for signal <INTERNAL_RST>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/DONE_SYNC>.
	Found 2-bit shift register for signal <gigabit_ethernet_inst_1/GO_SYNC>.
Unit <BSP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1871
 Flip-Flops                                            : 1871
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : bsp.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3522
#      GND                         : 1
#      INV                         : 79
#      LUT1                        : 118
#      LUT2                        : 161
#      LUT3                        : 325
#      LUT4                        : 358
#      LUT5                        : 699
#      LUT6                        : 639
#      MULT_AND                    : 9
#      MUXCY                       : 583
#      MUXF7                       : 31
#      VCC                         : 1
#      XORCY                       : 518
# FlipFlops/Latches                : 1885
#      FD                          : 8
#      FDE                         : 1683
#      FDR                         : 121
#      FDRE                        : 60
#      FDS                         : 2
#      ODDR2                       : 11
# RAMS                             : 36
#      RAM16X1D                    : 4
#      RAM32M                      : 10
#      RAMB16BWER                  : 21
#      RAMB8BWER                   : 1
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 24
#      IBUF                        : 1
#      IBUFG                       : 2
#      OBUF                        : 21
# DCMs                             : 2
#      DCM_SP                      : 2
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1885  out of  54576     3%  
 Number of Slice LUTs:                 2430  out of  27288     8%  
    Number used as Logic:              2379  out of  27288     8%  
    Number used as Memory:               51  out of   6408     0%  
       Number used as RAM:               48
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3221
   Number with an unused Flip Flop:    1336  out of   3221    41%  
   Number with an unused LUT:           791  out of   3221    24%  
   Number of fully used LUT-FF pairs:  1094  out of   3221    33%  
   Number of unique control sets:        79

IO Utilization: 
 Number of IOs:                          54
 Number of bonded IOBs:                  24  out of    218    11%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               22  out of    116    18%  
    Number using Block RAM only:         22
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      4  out of     58     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK_IN                             | DCM_SP:CLKFX           | 83    |
CLK_IN                             | DCM_SP:CLKFX180        | 11    |
CLK_IN                             | DCM_SP:CLKDV           | 1847  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.996ns (Maximum Frequency: 125.056MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.834ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_IN'
  Clock period: 7.996ns (frequency: 125.056MHz)
  Total number of paths / destination ports: 334650 / 4476
-------------------------------------------------------------------------
Delay:               15.993ns (Levels of Logic = 2)
  Source:            USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT (DSP)
  Destination:       USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT3 (DSP)
  Source Clock:      CLK_IN rising 0.5X
  Destination Clock: CLK_IN rising 0.5X

  Data Path: USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT to USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->P47     18   6.742   1.049  USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT (USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT_P47_to_Mmult_a_m[23]_b_m[23]_MuLt_52_OUT1)
     DSP48A1:C30->PCOUT47    1   2.689   0.000  USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT1 (USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT1_PCOUT_to_Mmult_a_m[23]_b_m[23]_MuLt_52_OUT2_PCIN_47)
     DSP48A1:PCIN47->P47   18   2.264   1.049  USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT2 (USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT2_P47_to_Mmult_a_m[23]_b_m[23]_MuLt_52_OUT3)
     DSP48A1:C30               2.200          USER_DESIGN_INST_1/main_0_139862640517344/multiplier_inst/Mmult_a_m[23]_b_m[23]_MuLt_52_OUT3
    ----------------------------------------
    Total                     15.993ns (13.895ns logic, 2.098ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_IN'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.834ns (Levels of Logic = 2)
  Source:            INTERNAL_RST (FF)
  Destination:       PHY_RESET (PAD)
  Source Clock:      CLK_IN rising 0.5X

  Data Path: INTERNAL_RST to PHY_RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            176   0.447   2.031  INTERNAL_RST (INTERNAL_RST)
     INV:I->O              1   0.206   0.579  gigabit_ethernet_inst_1/PHY_RESET1_INV_0 (PHY_RESET_OBUF)
     OBUF:I->O                 2.571          PHY_RESET_OBUF (PHY_RESET)
    ----------------------------------------
    Total                      5.834ns (3.224ns logic, 2.610ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_IN         |   15.993|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 32.00 secs
Total CPU time to Xst completion: 32.10 secs
 
--> 


Total memory usage is 447608 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  636 (   0 filtered)
Number of infos    :   23 (   0 filtered)

