#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026714feb290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026714f268f0 .scope module, "clk_sync_low_high_tb" "clk_sync_low_high_tb" 3 5;
 .timescale -9 -12;
v0000026714f241b0_0 .var "dest_clk", 0 0;
v0000026714f24250_0 .var "input_signal_src_clk", 0 0;
v0000026714f242f0_0 .net "output_signal_dest_clk", 0 0, v0000026714f26c10_0;  1 drivers
v0000026714f24390_0 .var "rst", 0 0;
v0000026714f24430_0 .var "src_clk", 0 0;
S_0000026714f26a80 .scope module, "clk_sync" "clk_sync_low_to_high" 3 14, 4 2 0, S_0000026714f268f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "src_clk";
    .port_info 2 /INPUT 1 "dest_clk";
    .port_info 3 /INPUT 1 "input_signal_src_clk";
    .port_info 4 /OUTPUT 1 "output_signal_dest_clk";
v0000026714ef3580_0 .net "dest_clk", 0 0, v0000026714f24430_0;  1 drivers
v0000026714ef30e0_0 .net "input_signal_src_clk", 0 0, v0000026714f24250_0;  1 drivers
v0000026714f26c10_0 .var "output_signal_dest_clk", 0 0;
v0000026714f26cb0_0 .net "rst", 0 0, v0000026714f24390_0;  1 drivers
v0000026714f24070_0 .net "src_clk", 0 0, v0000026714f241b0_0;  1 drivers
v0000026714f24110_0 .var "xfer_pipe", 0 0;
E_0000026714f154b0 .event posedge, v0000026714ef3580_0;
    .scope S_0000026714f26a80;
T_0 ;
    %wait E_0000026714f154b0;
    %load/vec4 v0000026714f26cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026714f24110_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026714f24110_0;
    %load/vec4 v0000026714ef30e0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0000026714f24110_0, 0;
    %assign/vec4 v0000026714f26c10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026714f268f0;
T_1 ;
    %delay 6000, 0;
    %load/vec4 v0000026714f24430_0;
    %nor/r;
    %store/vec4 v0000026714f24430_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026714f268f0;
T_2 ;
    %delay 2500, 0;
    %load/vec4 v0000026714f241b0_0;
    %nor/r;
    %store/vec4 v0000026714f241b0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026714f268f0;
T_3 ;
    %vpi_call/w 3 34 "$dumpfile", "cslh.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026714f268f0 {0 0 0};
    %vpi_call/w 3 36 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026714f24430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026714f241b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026714f24390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026714f24250_0, 0, 1;
    %delay 22500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026714f24390_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026714f24390_0, 0, 1;
    %delay 20000, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026714f24250_0, 0, 1;
    %delay 2500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026714f24250_0, 0, 1;
    %delay 600000, 0;
    %vpi_call/w 3 54 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\clk_sync_low_to_high_tb.sv";
    ".\src\clk_sync_low_to_high.sv";
