TimeQuest Timing Analyzer report for sketch
Mon Nov 17 10:37:10 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; sketch                                                          ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; CLOCK_50                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; VGA|mypll|altpll_component|pll|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; VGA|mypll|altpll_component|pll|inclk[0] ; { VGA|mypll|altpll_component|pll|clk[0] } ;
+---------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+-----------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                     ;
+------------+-----------------+---------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                            ; Note ;
+------------+-----------------+---------------------------------------+------+
; 103.25 MHz ; 103.25 MHz      ; CLOCK_50                              ;      ;
; 161.37 MHz ; 161.37 MHz      ; VGA|mypll|altpll_component|pll|clk[0] ;      ;
+------------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------+
; Slow Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 10.315 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 33.803 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.391 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.512 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.315 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 9.666      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg0  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg1  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg2  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg3  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg4  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg5  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg6  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg7  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg8  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg9  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.339 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg10 ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 9.641      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.345 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 9.626      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg0  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg1  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg2  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg3  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg4  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg5  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg6  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg7  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg8  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg9  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.586 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg10 ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 9.406      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.658 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 9.299      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg0  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg1  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg2  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg3  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg4  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg5  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg6  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg7  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg8  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg9  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.673 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg10 ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 9.286      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg0  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg1  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg2  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg3  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg4  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg5  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg6  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg7  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg8  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg9  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 10.794 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg10 ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.049     ; 9.193      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.102 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 8.875      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg0  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg1  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg2  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg3  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg4  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg5  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg6  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg7  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg8  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg9  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.191 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg10 ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 8.808      ;
; 11.464 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a0~porta_address_reg0  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 8.519      ;
+--------+------------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.803 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.205      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.043      ; 6.162      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.850 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.184      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.863 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.174      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.868 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.149      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.891 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.041      ; 6.115      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.893 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.069      ; 6.141      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.896 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a4~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.052      ; 6.121      ;
; 33.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.131      ;
; 33.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.131      ;
; 33.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.131      ;
; 33.906 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a9~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.072      ; 6.131      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; curr_state.IDLE  ; curr_state.IDLE                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; y_o[6]           ; y_o[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; enable           ; enable                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; y_o[5]           ; y_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; y_o[4]           ; y_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.521 ; x_o[7]           ; x_o[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.787      ;
; 0.534 ; xcount[7]        ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; curr_state.ds    ; curr_state.cs                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.552 ; curr_state.IDLE  ; curr_state.bs                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.552 ; curr_state.IDLE  ; enable                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.818      ;
; 0.562 ; curr_state.cs    ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.828      ;
; 0.801 ; characterpos[7]  ; characterpos[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; characterpos[9]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; xcount[2]        ; xcount[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; xcount[6]        ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; x_o[0]           ; x_o[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; x_o[2]           ; x_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; x_o[5]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; characterpos[0]  ; characterpos[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; characterpos[2]  ; characterpos[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; characterpos[5]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; xcount[4]        ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.072      ;
; 0.810 ; xcount[0]        ; xcount[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.076      ;
; 0.824 ; curr_state.bs    ; enable                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.090      ;
; 0.827 ; x_o[6]           ; x_o[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.838 ; x_o[1]           ; x_o[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; characterpos[1]  ; characterpos[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; characterpos[6]  ; characterpos[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; characterpos[8]  ; characterpos[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; characterpos[10] ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; x_o[3]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; x_o[4]           ; x_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; characterpos[3]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.839 ; characterpos[4]  ; characterpos[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.105      ;
; 0.844 ; xcount[1]        ; xcount[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.110      ;
; 0.845 ; xcount[3]        ; xcount[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; xcount[5]        ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.921 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.245      ;
; 0.952 ; curr_state.ds    ; y_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.217      ;
; 0.953 ; curr_state.ds    ; y_o[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.218      ;
; 1.073 ; xcount[6]        ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.339      ;
; 1.183 ; xcount[5]        ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.449      ;
; 1.184 ; characterpos[7]  ; characterpos[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; characterpos[9]  ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.451      ;
; 1.188 ; xcount[6]        ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.188 ; xcount[2]        ; xcount[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; x_o[0]           ; x_o[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; characterpos[0]  ; characterpos[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; x_o[2]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; characterpos[2]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.189 ; xcount[4]        ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.455      ;
; 1.204 ; curr_state.ds    ; y_o[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.469      ;
; 1.206 ; curr_state.ds    ; y_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.471      ;
; 1.213 ; x_o[6]           ; x_o[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.479      ;
; 1.224 ; characterpos[6]  ; characterpos[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; characterpos[8]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; x_o[1]           ; x_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; characterpos[1]  ; characterpos[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.490      ;
; 1.225 ; x_o[4]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; characterpos[4]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; x_o[3]           ; x_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.225 ; characterpos[3]  ; characterpos[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.227 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.546      ;
; 1.229 ; x_o[1]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.548      ;
; 1.229 ; curr_state.ds    ; curr_state.IDLE                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.489      ;
; 1.230 ; xcount[1]        ; xcount[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.496      ;
; 1.231 ; xcount[3]        ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.497      ;
; 1.232 ; xcount[5]        ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.498      ;
; 1.240 ; x_o[1]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.552      ;
; 1.241 ; xcount[2]        ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.507      ;
; 1.243 ; curr_state.cs    ; curr_state.cs                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.509      ;
; 1.244 ; curr_state.cs    ; xcount[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; curr_state.cs    ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.510      ;
; 1.255 ; characterpos[7]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.568      ;
; 1.258 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.563      ;
; 1.259 ; xcount[2]        ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; x_o[0]           ; x_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; characterpos[0]  ; characterpos[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; x_o[2]           ; x_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; characterpos[2]  ; characterpos[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.260 ; xcount[4]        ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.526      ;
; 1.268 ; x_o[1]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.573      ;
; 1.280 ; x_o[1]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.575      ;
; 1.281 ; x_o[5]           ; x_o[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.547      ;
; 1.281 ; characterpos[5]  ; characterpos[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.547      ;
; 1.285 ; xcount[0]        ; xcount[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.551      ;
; 1.295 ; characterpos[6]  ; characterpos[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; characterpos[8]  ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; x_o[1]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; characterpos[1]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.561      ;
; 1.296 ; x_o[3]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.562      ;
; 1.296 ; characterpos[3]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.562      ;
; 1.298 ; y_o[4]           ; y_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.564      ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.512 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.778      ;
; 0.802 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.819 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.085      ;
; 0.822 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.088      ;
; 0.834 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.835 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.843 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.846 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.113      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.854 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.926 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.005     ; 1.187      ;
; 0.947 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.244      ;
; 0.954 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.221      ;
; 0.958 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.255      ;
; 0.965 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.063      ; 1.262      ;
; 0.982 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.249      ;
; 1.058 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.324      ;
; 1.086 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.353      ;
; 1.130 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.389      ;
; 1.143 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.402      ;
; 1.152 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 1.411      ;
; 1.158 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.425      ;
; 1.186 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.452      ;
; 1.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.454      ;
; 1.189 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.455      ;
; 1.202 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.468      ;
; 1.205 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.210 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.476      ;
; 1.213 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.479      ;
; 1.221 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.487      ;
; 1.229 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.495      ;
; 1.230 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.520      ;
; 1.230 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.484      ;
; 1.231 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.540      ;
; 1.238 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.547      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.239 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.506      ;
; 1.244 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.534      ;
; 1.249 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.553      ;
; 1.251 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.560      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.539      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.572      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.572      ;
; 1.259 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.525      ;
; 1.260 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.564      ;
; 1.263 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.553      ;
; 1.267 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 1.580      ;
; 1.268 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.548      ;
; 1.276 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.556      ;
; 1.276 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.542      ;
; 1.284 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.550      ;
; 1.285 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.575      ;
; 1.289 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.579      ;
; 1.292 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.558      ;
; 1.297 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.587      ;
; 1.300 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.566      ;
; 1.301 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.568      ;
; 1.310 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.576      ;
; 1.311 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.577      ;
; 1.330 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.596      ;
; 1.347 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.613      ;
; 1.363 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.629      ;
; 1.364 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.630      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.647      ;
; 1.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.646      ;
; 1.381 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.647      ;
; 1.405 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.672      ;
; 1.414 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.679      ;
; 1.419 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.685      ;
; 1.434 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.700      ;
; 1.451 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.717      ;
; 1.452 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.718      ;
; 1.469 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.735      ;
; 1.479 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.745      ;
; 1.480 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.746      ;
; 1.484 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.788      ;
; 1.485 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.750      ;
; 1.487 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.753      ;
; 1.490 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.756      ;
; 1.499 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.779      ;
; 1.504 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.770      ;
; 1.532 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.797      ;
; 1.534 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.801      ;
; 1.537 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.046      ; 1.817      ;
; 1.540 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.806      ;
; 1.541 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.807      ;
; 1.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.859      ;
; 1.556 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 1.821      ;
; 1.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.056      ; 1.848      ;
; 1.558 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.824      ;
; 1.561 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.827      ;
; 1.569 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 1.873      ;
; 1.570 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 1.879      ;
; 1.571 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 1.835      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 4.954 ; 4.954 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.062 ; 2.062 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 3.858 ; 3.858 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.954 ; 4.954 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 3.760 ; 3.760 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.649 ; 4.649 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.284  ; 0.284  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.127  ; 0.127  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.284  ; 0.284  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; -0.317 ; -0.317 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.940 ; -0.940 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.633 ; -0.633 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -4.276 ; -4.276 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.310 ; 8.310 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.374 ; 8.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.364 ; 8.364 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.353 ; 5.353 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.927 ; 7.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.927 ; 7.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.911 ; 7.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.911 ; 7.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.871 ; 7.871 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.891 ; 7.891 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.155 ; 5.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.463 ; 9.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.416 ; 9.416 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.453 ; 9.453 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.453 ; 9.453 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.463 ; 9.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.463 ; 9.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.185 ; 9.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.165 ; 9.165 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.175 ; 9.175 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.145 ; 9.145 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.145 ; 9.145 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.780 ; 4.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 5.244 ; 5.244 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 5.244 ; 5.244 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 5.244 ; 5.244 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 5.499 ; 5.499 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 5.489 ; 5.489 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 5.563 ; 5.563 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 5.553 ; 5.553 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 5.754 ; 5.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 5.754 ; 5.754 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 5.744 ; 5.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 5.744 ; 5.744 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.353 ; 5.353 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 4.988 ; 4.988 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 5.302 ; 5.302 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 5.302 ; 5.302 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 5.292 ; 5.292 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 5.292 ; 5.292 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 5.276 ; 5.276 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 5.276 ; 5.276 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 5.236 ; 5.236 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 5.256 ; 5.256 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 4.988 ; 4.988 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 4.988 ; 4.988 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.155 ; 5.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 5.554 ; 5.554 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 5.591 ; 5.591 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 5.591 ; 5.591 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 5.601 ; 5.601 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 5.601 ; 5.601 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 5.323 ; 5.323 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 5.303 ; 5.303 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 5.313 ; 5.313 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 5.283 ; 5.283 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.780 ; 4.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------+
; Fast Model Setup Summary                                       ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 15.033 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 37.188 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast Model Hold Summary                                       ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.215 ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 0.235 ; 0.000         ;
+---------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 7.620  ; 0.000         ;
; VGA|mypll|altpll_component|pll|clk[0] ; 17.873 ; 0.000         ;
+---------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                  ; To Node    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg0  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg1  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg2  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg3  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg4  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg5  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg6  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg7  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg8  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg9  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.033 ; F:comb_621|altsyncram:altsyncram_component|altsyncram_7c71:auto_generated|ram_block1a0~porta_address_reg10 ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.937      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.037 ; G:comb_622|altsyncram:altsyncram_component|altsyncram_8c71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 4.925      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.042 ; A:comb_616|altsyncram:altsyncram_component|altsyncram_2c71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 4.928      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg0  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg1  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg2  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg3  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg4  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg5  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg6  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg7  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg8  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg9  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.182 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a0~porta_address_reg10 ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 4.795      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg0  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg1  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg2  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg3  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg4  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg5  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg6  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg7  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg8  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg9  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.190 ; C:comb_618|altsyncram:altsyncram_component|altsyncram_4c71:auto_generated|ram_block1a1~porta_address_reg10 ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 4.761      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg0  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg1  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg2  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg3  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg4  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg5  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg6  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg7  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg8  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg9  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.199 ; B:comb_617|altsyncram:altsyncram_component|altsyncram_3c71:auto_generated|ram_block1a1~porta_address_reg10 ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 4.781      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.204 ; H:comb_623|altsyncram:altsyncram_component|altsyncram_9c71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.745      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg0  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg1  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg2  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg3  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg4  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg5  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg6  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg7  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg8  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg9  ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.409 ; S:comb_634|altsyncram:altsyncram_component|altsyncram_kc71:auto_generated|ram_block1a2~porta_address_reg10 ; color_o[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 4.559      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg0  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg1  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg2  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg3  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg4  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg5  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg6  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg7  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg8  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg9  ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.498 ; N:comb_629|altsyncram:altsyncram_component|altsyncram_fc71:auto_generated|ram_block1a1~porta_address_reg10 ; color_o[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 4.489      ;
; 15.612 ; I:comb_624|altsyncram:altsyncram_component|altsyncram_ac71:auto_generated|ram_block1a0~porta_address_reg0  ; color_o[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.076     ; 4.344      ;
+--------+------------------------------------------------------------------------------------------------------------+------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                                                                                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.188 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.861      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.194 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.855      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.212 ; vga_adapter:VGA|vga_controller:controller|yCounter[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.048      ; 2.835      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.230 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.828      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[5] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.050      ; 2.813      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.236 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a3~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.059      ; 2.822      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg7  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg8  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg9  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.237 ; vga_adapter:VGA|vga_controller:controller|yCounter[7] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.841      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg0   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg1   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg2   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg3   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg4   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg5   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg6   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg7   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg8   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg9   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg10  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.241 ; vga_adapter:VGA|vga_controller:controller|yCounter[3] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a5~porta_address_reg11  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.049      ; 2.807      ;
; 37.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.835      ;
; 37.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.835      ;
; 37.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.835      ;
; 37.243 ; vga_adapter:VGA|vga_controller:controller|yCounter[4] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 40.000       ; 0.079      ; 2.835      ;
+--------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; curr_state.IDLE  ; curr_state.IDLE                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y_o[6]           ; y_o[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; enable           ; enable                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y_o[5]           ; y_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; y_o[4]           ; y_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; x_o[7]           ; x_o[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.390      ;
; 0.245 ; xcount[7]        ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; curr_state.ds    ; curr_state.cs                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.255 ; curr_state.IDLE  ; curr_state.bs                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; curr_state.IDLE  ; enable                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.407      ;
; 0.263 ; curr_state.cs    ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.415      ;
; 0.358 ; characterpos[7]  ; characterpos[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; characterpos[9]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; x_o[0]           ; x_o[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; characterpos[0]  ; characterpos[0]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; x_o[2]           ; x_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; x_o[5]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; characterpos[2]  ; characterpos[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; characterpos[5]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; xcount[2]        ; xcount[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; xcount[4]        ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; xcount[6]        ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; xcount[0]        ; xcount[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; x_o[6]           ; x_o[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; x_o[1]           ; x_o[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; characterpos[1]  ; characterpos[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; characterpos[6]  ; characterpos[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; characterpos[8]  ; characterpos[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; x_o[3]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; x_o[4]           ; x_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; characterpos[3]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; characterpos[4]  ; characterpos[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; characterpos[10] ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; curr_state.bs    ; enable                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; xcount[3]        ; xcount[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; xcount[1]        ; xcount[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; xcount[5]        ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.406 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.616      ;
; 0.432 ; curr_state.ds    ; y_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.584      ;
; 0.433 ; curr_state.ds    ; y_o[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.585      ;
; 0.472 ; xcount[6]        ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.624      ;
; 0.496 ; characterpos[7]  ; characterpos[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; characterpos[9]  ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.498 ; x_o[0]           ; x_o[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.498 ; characterpos[0]  ; characterpos[1]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; x_o[2]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.499 ; characterpos[2]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.500 ; xcount[2]        ; xcount[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.500 ; xcount[4]        ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.652      ;
; 0.501 ; xcount[6]        ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.653      ;
; 0.506 ; x_o[6]           ; x_o[7]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.658      ;
; 0.511 ; characterpos[6]  ; characterpos[7]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; characterpos[8]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; x_o[1]           ; x_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; characterpos[1]  ; characterpos[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; x_o[4]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; characterpos[4]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; x_o[3]           ; x_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; characterpos[3]  ; characterpos[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.664      ;
; 0.517 ; xcount[1]        ; xcount[2]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.517 ; xcount[3]        ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.669      ;
; 0.518 ; xcount[5]        ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.670      ;
; 0.528 ; xcount[5]        ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.680      ;
; 0.531 ; characterpos[7]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.533 ; x_o[0]           ; x_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.533 ; characterpos[0]  ; characterpos[2]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; x_o[2]           ; x_o[4]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.534 ; characterpos[2]  ; characterpos[4]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.535 ; xcount[2]        ; xcount[4]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.535 ; xcount[4]        ; xcount[6]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.546 ; curr_state.ds    ; y_o[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.697      ;
; 0.546 ; characterpos[6]  ; characterpos[8]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; characterpos[8]  ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; x_o[1]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; characterpos[1]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; curr_state.ds    ; y_o[2]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.698      ;
; 0.547 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.752      ;
; 0.547 ; x_o[3]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.547 ; characterpos[3]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; x_o[1]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.753      ;
; 0.549 ; curr_state.cs    ; curr_state.cs                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.552 ; xcount[1]        ; xcount[3]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.552 ; xcount[3]        ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.704      ;
; 0.553 ; xcount[5]        ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.705      ;
; 0.554 ; x_o[5]           ; x_o[6]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; characterpos[5]  ; characterpos[6]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.706      ;
; 0.558 ; xcount[0]        ; xcount[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.710      ;
; 0.559 ; xcount[2]        ; curr_state.ds                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.711      ;
; 0.561 ; x_o[1]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.760      ;
; 0.566 ; characterpos[7]  ; characterpos[10]                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.568 ; x_o[0]           ; x_o[3]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.568 ; characterpos[0]  ; characterpos[3]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; curr_state.ds    ; curr_state.IDLE                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.715      ;
; 0.569 ; x_o[2]           ; x_o[5]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.721      ;
; 0.569 ; characterpos[2]  ; characterpos[5]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.721      ;
; 0.570 ; xcount[2]        ; xcount[5]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.570 ; xcount[4]        ; xcount[7]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.571 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.770      ;
; 0.578 ; x_o[0]           ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.770      ;
; 0.581 ; characterpos[6]  ; characterpos[9]                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.733      ;
+-------+------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                                                            ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.235 ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                               ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK                                                                                ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.387      ;
; 0.358 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.368 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.375 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.528      ;
; 0.376 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.410 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.617      ;
; 0.413 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.620      ;
; 0.418 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.625      ;
; 0.423 ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_HS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 0.569      ;
; 0.443 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.596      ;
; 0.453 ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.606      ;
; 0.484 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.637      ;
; 0.485 ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.637      ;
; 0.497 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.506 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.515 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.667      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.672      ;
; 0.533 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.754      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.537 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.690      ;
; 0.538 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.756      ;
; 0.539 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[0] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[0]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.684      ;
; 0.542 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.755      ;
; 0.544 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.545 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.765      ;
; 0.547 ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.548 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[1] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[1]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.693      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.763      ;
; 0.550 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.702      ;
; 0.551 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.773      ;
; 0.551 ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|address_reg_a[2] ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|out_address_reg_a[2]             ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.696      ;
; 0.552 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.774      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.707      ;
; 0.558 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1 ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.084      ; 0.780      ;
; 0.563 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.754      ;
; 0.565 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.759      ;
; 0.568 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.571 ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                  ; vga_adapter:VGA|vga_controller:controller|VGA_VS                                                                                   ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 0.711      ;
; 0.572 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.763      ;
; 0.578 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.579 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; vga_adapter:VGA|vga_controller:controller|xCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.582 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_HS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.735      ;
; 0.584 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.784      ;
; 0.590 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.742      ;
; 0.596 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.747      ;
; 0.604 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.756      ;
; 0.605 ; vga_adapter:VGA|vga_controller:controller|yCounter[9]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.758      ;
; 0.614 ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.621 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.773      ;
; 0.623 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.625 ; vga_adapter:VGA|vga_controller:controller|xCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.777      ;
; 0.631 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.782      ;
; 0.639 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.646 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.798      ;
; 0.647 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.860      ;
; 0.649 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.801      ;
; 0.650 ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[8]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.656 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.808      ;
; 0.658 ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.811      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.661 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[4]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.813      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg1  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.857      ;
; 0.666 ; vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.817      ;
; 0.668 ; vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_VS1                                                                                  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.001     ; 0.819      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[3]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[7]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.684 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.836      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[6]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg4  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.903      ;
; 0.690 ; vga_adapter:VGA|vga_controller:controller|xCounter[5]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1~porta_address_reg3  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.062      ; 0.890      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|xCounter[4]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a2~porta_address_reg2  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.053      ; 0.882      ;
; 0.691 ; vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[6]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.843      ;
; 0.696 ; vga_adapter:VGA|vga_controller:controller|yCounter[0]                                                              ; vga_adapter:VGA|vga_controller:controller|yCounter[5]                                                                              ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.848      ;
; 0.700 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a6~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 0.907      ;
; 0.700 ; vga_adapter:VGA|vga_controller:controller|yCounter[8]                                                              ; vga_adapter:VGA|vga_controller:controller|VGA_BLANK1                                                                               ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 0.849      ;
; 0.701 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a8~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.075      ; 0.914      ;
; 0.701 ; vga_adapter:VGA|vga_controller:controller|xCounter[2]                                                              ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a7~porta_address_reg0  ; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.919      ;
+-------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                              ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~portb_we_reg         ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~portb_we_reg        ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'VGA|mypll|altpll_component|pll|clk[0]'                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg0   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg1   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg10  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg11  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg2   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg3   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg4   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg5   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg6   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg7   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg8   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a0~porta_address_reg9   ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a1                      ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a10~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg7  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg8  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a11~porta_address_reg9  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12                     ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg0  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg1  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg10 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg11 ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg2  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg3  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg4  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg5  ;
; 17.873 ; 20.000       ; 2.127          ; High Pulse Width ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
; 17.873 ; 20.000       ; 2.127          ; Low Pulse Width  ; VGA|mypll|altpll_component|pll|clk[0] ; Rise       ; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ptd1:auto_generated|altsyncram_pno1:altsyncram1|ram_block2a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 2.516 ; 2.516 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 1.548 ; 1.548 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.695 ; 0.695 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 1.391 ; 1.391 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 1.952 ; 1.952 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 1.383 ; 1.383 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 2.516 ; 2.516 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.405  ; 0.405  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.213  ; 0.213  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.178 ; -0.178 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.041 ; -0.041 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.352 ; -2.352 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 3.894 ; 3.894 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 3.894 ; 3.894 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 4.011 ; 4.011 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 4.001 ; 4.001 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 4.074 ; 4.074 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 4.064 ; 4.064 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 4.143 ; 4.143 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 4.133 ; 4.133 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 4.133 ; 4.133 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 3.847 ; 3.847 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 3.837 ; 3.837 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 3.837 ; 3.837 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 3.833 ; 3.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 3.833 ; 3.833 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 3.793 ; 3.793 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 3.813 ; 3.813 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 3.690 ; 3.690 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 3.690 ; 3.690 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.609 ; 2.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 4.488 ; 4.488 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 4.461 ; 4.461 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 4.478 ; 4.478 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 4.478 ; 4.478 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 4.488 ; 4.488 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 4.488 ; 4.488 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 4.359 ; 4.359 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 4.339 ; 4.339 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 4.349 ; 4.349 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 4.321 ; 4.321 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.412 ; 2.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.714 ; 2.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.704 ; 2.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.777 ; 2.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.767 ; 2.767 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.490 ; 2.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.647 ; 2.647 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.647 ; 2.647 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.633 ; 2.633 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.633 ; 2.633 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.593 ; 2.593 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.613 ; 2.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.490 ; 2.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.490 ; 2.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.609 ; 2.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.783 ; 2.783 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.800 ; 2.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.800 ; 2.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.810 ; 2.810 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.810 ; 2.810 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.681 ; 2.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.671 ; 2.671 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.412 ; 2.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; 10.315 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  CLOCK_50                              ; 10.315 ; 0.215 ; N/A      ; N/A     ; 7.620               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 33.803 ; 0.235 ; N/A      ; N/A     ; 17.873              ;
; Design-wide TNS                        ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  VGA|mypll|altpll_component|pll|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 4.954 ; 4.954 ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 4.316 ; 4.316 ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 2.062 ; 2.062 ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 3.858 ; 3.858 ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; 4.954 ; 4.954 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; 3.760 ; 3.760 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 4.649 ; 4.649 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[0]    ; CLOCK_50   ; 0.405  ; 0.405  ; Rise       ; CLOCK_50        ;
;  SW[1]    ; CLOCK_50   ; 0.471  ; 0.471  ; Rise       ; CLOCK_50        ;
;  SW[2]    ; CLOCK_50   ; 0.213  ; 0.213  ; Rise       ; CLOCK_50        ;
;  SW[3]    ; CLOCK_50   ; -0.178 ; -0.178 ; Rise       ; CLOCK_50        ;
;  SW[4]    ; CLOCK_50   ; -0.041 ; -0.041 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -2.352 ; -2.352 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 8.055 ; 8.055 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 8.310 ; 8.310 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 8.300 ; 8.300 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 8.374 ; 8.374 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 8.364 ; 8.364 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 8.565 ; 8.565 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 8.555 ; 8.555 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 5.353 ; 5.353 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 2.937 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 7.937 ; 7.937 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 7.927 ; 7.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 7.927 ; 7.927 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 7.911 ; 7.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 7.911 ; 7.911 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 7.871 ; 7.871 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 7.891 ; 7.891 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 7.623 ; 7.623 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 5.155 ; 5.155 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 9.463 ; 9.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 9.416 ; 9.416 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 9.453 ; 9.453 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 9.453 ; 9.453 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 9.463 ; 9.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 9.463 ; 9.463 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 9.185 ; 9.185 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 9.165 ; 9.165 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 9.175 ; 9.175 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 9.145 ; 9.145 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 9.145 ; 9.145 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 4.780 ; 4.780 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 2.937 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+-----------+------------+-------+-------+------------+---------------------------------------+
; VGA_B[*]  ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[0] ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[1] ; CLOCK_50   ; 2.597 ; 2.597 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[2] ; CLOCK_50   ; 2.714 ; 2.714 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[3] ; CLOCK_50   ; 2.704 ; 2.704 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[4] ; CLOCK_50   ; 2.777 ; 2.777 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[5] ; CLOCK_50   ; 2.767 ; 2.767 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[6] ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[7] ; CLOCK_50   ; 2.846 ; 2.846 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[8] ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_B[9] ; CLOCK_50   ; 2.836 ; 2.836 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_BLANK ; CLOCK_50   ; 2.688 ; 2.688 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ; 1.473 ;       ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_G[*]  ; CLOCK_50   ; 2.490 ; 2.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[0] ; CLOCK_50   ; 2.647 ; 2.647 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[1] ; CLOCK_50   ; 2.647 ; 2.647 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[2] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[3] ; CLOCK_50   ; 2.637 ; 2.637 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[4] ; CLOCK_50   ; 2.633 ; 2.633 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[5] ; CLOCK_50   ; 2.633 ; 2.633 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[6] ; CLOCK_50   ; 2.593 ; 2.593 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[7] ; CLOCK_50   ; 2.613 ; 2.613 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[8] ; CLOCK_50   ; 2.490 ; 2.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_G[9] ; CLOCK_50   ; 2.490 ; 2.490 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_HS    ; CLOCK_50   ; 2.609 ; 2.609 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_R[*]  ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[0] ; CLOCK_50   ; 2.783 ; 2.783 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[1] ; CLOCK_50   ; 2.800 ; 2.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[2] ; CLOCK_50   ; 2.800 ; 2.800 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[3] ; CLOCK_50   ; 2.810 ; 2.810 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[4] ; CLOCK_50   ; 2.810 ; 2.810 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[5] ; CLOCK_50   ; 2.681 ; 2.681 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[6] ; CLOCK_50   ; 2.661 ; 2.661 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[7] ; CLOCK_50   ; 2.671 ; 2.671 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[8] ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
;  VGA_R[9] ; CLOCK_50   ; 2.643 ; 2.643 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_VS    ; CLOCK_50   ; 2.412 ; 2.412 ; Rise       ; VGA|mypll|altpll_component|pll|clk[0] ;
; VGA_CLK   ; CLOCK_50   ;       ; 1.473 ; Fall       ; VGA|mypll|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 121583   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                            ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
; CLOCK_50                              ; CLOCK_50                              ; 121583   ; 0        ; 0        ; 0        ;
; VGA|mypll|altpll_component|pll|clk[0] ; VGA|mypll|altpll_component|pll|clk[0] ; 33618    ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 52    ; 52   ;
; Unconstrained Output Ports      ; 34    ; 34   ;
; Unconstrained Output Port Paths ; 244   ; 244  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/B.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/B.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/C.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/C.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/D.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/D.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/E.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/E.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/F.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/F.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/G.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/G.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/H.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/H.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/I.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/I.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/J.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/J.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/K.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/K.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/L.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/L.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/M.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/M.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/N.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/N.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/O.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/O.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/P.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/P.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/Q.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/Q.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/R.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/R.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/S.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/S.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/T.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/T.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/U.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/U.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/V.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/V.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/W.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/W.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/X.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/X.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/Y.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/Y.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/Z.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/Z.qip
Warning (125092): Tcl Script File //SRVB/Homes$/abdelamu/Desktop/projectV2/project/part2/Am.qip not found
    Info (125063): set_global_assignment -name QIP_FILE //SRVB/Homes\$/abdelamu/Desktop/projectV2/project/part2/Am.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Nov 17 10:36:53 2014
Info: Command: quartus_sta sketch -c sketch
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches
    Warning (335094): Node "x_final[2]|combout" is a latch
    Warning (335094): Node "x_final[3]|combout" is a latch
    Warning (335094): Node "x_final[4]|combout" is a latch
    Warning (335094): Node "x_final[5]|combout" is a latch
    Warning (335094): Node "x_final[6]|combout" is a latch
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sketch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL Clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {VGA|mypll|altpll_component|pll|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {VGA|mypll|altpll_component|pll|clk[0]} {VGA|mypll|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 10.315
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.315         0.000 CLOCK_50 
    Info (332119):    33.803         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
    Info (332119):     0.512         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 35 output pins without output pin load capacitance assignment
    Info (306007): Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 15.033
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.033         0.000 CLOCK_50 
    Info (332119):    37.188         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
    Info (332119):     0.235         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 CLOCK_50 
    Info (332119):    17.873         0.000 VGA|mypll|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 310 megabytes
    Info: Processing ended: Mon Nov 17 10:37:10 2014
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:03


