#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Mar 27 18:13:43 2023
# Process ID: 10980
# Current directory: C:/Users/chelmec4/add_ddr/add_ddr/add_ddr.runs/design_1_my_index_axi_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_my_index_axi_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_index_axi_ip_0_0.tcl
# Log file: C:/Users/chelmec4/add_ddr/add_ddr/add_ddr.runs/design_1_my_index_axi_ip_0_0_synth_1/design_1_my_index_axi_ip_0_0.vds
# Journal file: C:/Users/chelmec4/add_ddr/add_ddr/add_ddr.runs/design_1_my_index_axi_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_my_index_axi_ip_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/chelmec4'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/chelmec4' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.runs/design_1_my_index_axi_ip_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/DESL/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_my_index_axi_ip_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 472.043 ; gain = 101.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_my_index_axi_ip_0_0' [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ip/design_1_my_index_axi_ip_0_0/synth/design_1_my_index_axi_ip_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'my_index_axi_ip_v1_0' [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'my_index_axi_ip_v1_0_S00_AXI' [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:372]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:170]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:223]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:225]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:226]
WARNING: [Synth 8-6014] Unused sequential element axi_araddr_reg was removed.  [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:316]
INFO: [Synth 8-6155] done synthesizing module 'my_index_axi_ip_v1_0_S00_AXI' (1#1) [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'my_index_axi_ip_v1_0' (2#1) [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ipshared/585c/hdl/my_index_axi_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_my_index_axi_ip_0_0' (3#1) [c:/Users/chelmec4/add_ddr/add_ddr/add_ddr.srcs/sources_1/bd/design_1/ip/design_1_my_index_axi_ip_0_0/synth/design_1_my_index_axi_ip_0_0.v:56]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[3]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[2]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[1]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWADDR[0]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WDATA[0]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[3]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[2]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[1]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARADDR[0]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_index_axi_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 528.113 ; gain = 157.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 528.113 ; gain = 157.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 528.113 ; gain = 157.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.098 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.098 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 854.145 ; gain = 3.047
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 854.145 ; gain = 483.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 854.145 ; gain = 483.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 854.145 ; gain = 483.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 854.145 ; gain = 483.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module my_index_axi_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awaddr[3]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awaddr[2]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awaddr[1]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awaddr[0]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[27]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[26]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[25]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[24]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[23]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[22]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[21]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[20]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[19]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[18]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[17]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[16]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[15]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[14]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[13]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[12]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[11]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[10]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[9]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[8]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[7]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[6]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[5]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[4]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[3]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[2]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[1]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wdata[0]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wstrb[3]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wstrb[2]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wstrb[1]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_wstrb[0]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_araddr[3]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_araddr[2]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_araddr[1]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_araddr[0]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_my_index_axi_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/my_index_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/my_index_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_index_axi_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/my_index_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/my_index_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/my_index_axi_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 854.145 ; gain = 483.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 856.586 ; gain = 485.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 856.586 ; gain = 485.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     3|
|5     |LUT6 |     2|
|6     |FDRE |    37|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |    46|
|2     |  inst                                |my_index_axi_ip_v1_0         |    46|
|3     |    my_index_axi_ip_v1_0_S00_AXI_inst |my_index_axi_ip_v1_0_S00_AXI |    46|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 50 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 866.676 ; gain = 170.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 866.676 ; gain = 496.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 108 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 879.797 ; gain = 520.672
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chelmec4/add_ddr/add_ddr/add_ddr.runs/design_1_my_index_axi_ip_0_0_synth_1/design_1_my_index_axi_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_index_axi_ip_0_0, cache-ID = 6bcd856de6a10064
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 879.797 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chelmec4/add_ddr/add_ddr/add_ddr.runs/design_1_my_index_axi_ip_0_0_synth_1/design_1_my_index_axi_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_index_axi_ip_0_0_utilization_synth.rpt -pb design_1_my_index_axi_ip_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 18:14:09 2023...
