Library {
  Name			  "xbsDSP_r4"
  Version		  7.1
  MdlSubVersion		  0
  Tag			  "SysGenIndex"
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "warning('off','MATLAB:mex:deprecatedExtension');xlmeta;com.xilinx.sysgen.util.StrategyUtil.loadAllStrategyNames();"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  on
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  off
  Created		  "Tue Dec 20 06:12:16 2011"
  Creator		  "sysgengroup"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sysgengroup"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Tue Dec 20 06:15:45 2011"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:2>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsDSP_r4"
    Location		    [5, 5, 1045, 750]
    Open		    off
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "CIC Compiler 2.0 "
      Ports		      [1, 3]
      Position		      [90, 164, 185, 306]
      SourceBlock	      "xbsIndex_r4/CIC Compiler 2.0 "
      SourceType	      "Xilinx CIC Compiler 2.0 Block"
      filter_type	      "Interpolation"
      number_of_stages	      "3"
      differential_delay      "1"
      number_of_channels      "1"
      sample_rate_changes     "Fixed"
      fixed_or_initial_rate   "4"
      minimum_rate	      "4"
      maximum_rate	      "4"
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "4"
      hardwareoversamplingrate "1"
      quantization	      "Full_Precision"
      output_data_width	      "18"
      use_xtreme_dsp_slice    on
      use_streaming_interface on
      sclr		      off
      ce		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      gui_behaviour	      "Sysgen"
      input_data_width	      "18"
      ip_name		      "CIC Compiler"
      ip_version	      "2.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cic_compiler_v2_0"
      sg_icon_stat	      "95,142,1,3,white,blue,0,671da946,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'rfd');\ncolor('black');port_label('output',3,'rdy');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "CIC Compiler 3.0 "
      Ports		      [1, 3]
      Position		      [270, 132, 510, 338]
      SourceBlock	      "xbsIndex_r4/CIC Compiler 3.0 "
      SourceType	      "Xilinx CIC Compiler 3.0 Block"
      filter_type	      "Interpolation"
      number_of_stages	      "3"
      differential_delay      "1"
      number_of_channels      "1"
      sample_rate_changes     "Fixed"
      fixed_or_initial_rate   "4"
      minimum_rate	      "4"
      maximum_rate	      "4"
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "4"
      hardwareoversamplingrate "1"
      quantization	      "Full_Precision"
      output_data_width	      "22"
      use_xtreme_dsp_slice    on
      use_streaming_interface on
      has_aclken	      off
      has_aresetn	      off
      has_dout_tready	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      trim_axipin_name	      on
      gui_behaviour	      "Sysgen_GUI"
      input_data_width	      "18"
      ip_name		      "CIC Compiler"
      ip_version	      "3.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cic_compiler_v3_0"
      sg_icon_stat	      "240,206,1,3,white,blue,0,30edc886,right,,[2 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[172 34 34 172 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[197 149 149 197 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[127 9 9 127 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 235 235 4 4 ],[0 0 206 206 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 235 235 4 4 ],[0 0 206 206 0 ]);\n\n\npatch([55.475 97.38 126.38 155.38 184.38 126.38 84.475 55.475 ],[135.19 135.19 164.19 135.19 164.19 164.19 164.19 135.19 ],[1 1 1 ]);\npatch([84.475 126.38 97.38 55.475 84.475 ],[106.19 106.19 135.19 135.19 106.19 ],[0.931 0.946 0.973 ]);\npatch([55.475 97.38 126.38 84.475 55.475 ],[77.19 77.19 106.19 106.19 77.19 ],[1 1 1 ]);\npatch([84.475 184.38 155.38 126.38 97.38 55.475 84.475 ],[48.19 48.19 77.19 48.19 77.19 77.19 48.19 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata_data  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata_data  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "CORDIC 4.0 "
      Ports		      [1, 1]
      Position		      [600, 164, 695, 306]
      SourceBlock	      "xbsIndex_r4/CORDIC 4.0 "
      SourceType	      "Xilinx CORDIC 4.0 Block"
      functional_selection    "Square_Root"
      architectural_configuration "Parallel"
      pipelining_mode	      "Maximum"
      data_format	      "UnsignedFraction"
      phase_format	      "Radians"
      output_width	      "16"
      round_mode	      "Truncate"
      iterations	      "0"
      precision		      "0"
      coarse_rotation	      on
      compensation_scaling    "No_Scale_Compensation"
      ce		      off
      sclr		      off
      nd		      off
      rdy		      off
      x_out		      on
      y_out		      on
      phase_output	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      register_inputs	      "true"
      register_outputs	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      wrapper_available	      "true"
      ip_name		      "CORDIC"
      ip_version	      "4.0"
      dsptool_ready	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cordic_v4_0"
      sg_icon_stat	      "95,142,1,1,white,blue,0,4592ed88,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'x_in');\ncolor('black');port_label('output',1,'x_out');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "CORDIC 5.0 "
      Ports		      [5, 3]
      Position		      [855, 164, 950, 306]
      SourceBlock	      "xbsIndex_r4/CORDIC 5.0 "
      SourceType	      "Xilinx CORDIC 5.0 Block"
      infoedit		      "CORDIC 5.0"
      functional_selection    "Rotate"
      architectural_configuration "Parallel"
      pipelining_mode	      "Maximum"
      data_format	      "SignedFraction"
      phase_format	      "Radians"
      input_width	      "16"
      output_width	      "16"
      round_mode	      "Truncate"
      iterations	      "0"
      precision		      "0"
      compensation_scaling    "No_Scale_Compensation"
      coarse_rotation	      on
      aclken		      off
      aresetn		      off
      out_tready	      off
      cartesian_has_tuser     off
      cartesian_has_tlast     off
      cartesian_tuser_width   "1"
      phase_has_tuser	      off
      phase_has_tlast	      off
      phase_tuser_width	      "1"
      out_tlast_behv	      "Null"
      flow_control	      "NonBlocking"
      optimize_goal	      "Resources"
      trim_axipin_name	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      ip_name		      "CORDIC"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cordic_v5_0"
      sg_icon_stat	      "95,142,5,3,white,blue,0,66baf398,right,,[2 2 2 3 3 ],[4 4 4 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[142 60 60 142 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 2 2 ],[52 0 0 52 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([93 93 95 95 ],[132 10 10 132 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 142 142 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 142 142 0 ]);\n\n\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  cartesian_tvalid  ');\ncolor('black');port_label('input',2,'  cartesian_tdata_imag  ');\ncolor('black');port_label('input',3,'  cartesian_tdata_real  ');\ncolor('black');port_label('input',4,'  phase_tvalid  ');\ncolor('black');port_label('input',5,'  phase_tdata_phase  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Complex Multiplier 3.1 "
      Ports		      [4, 2]
      Position		      [90, 456, 185, 599]
      SourceBlock	      "xbsIndex_r4/Complex Multiplier 3.1 "
      SourceType	      "Xilinx Complex Multiplier 3.1 Block"
      multtype		      "Use_Mults"
      optimizegoal	      "Resources"
      outputwidthhigh	      "32"
      outputwidthlow	      "0"
      latency		      "-1"
      roundmode		      "Truncate"
      clockenable	      off
      syncclear		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      ip_name		      "Complex Multiplier"
      ip_version	      "3.1"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      ipcore_latency_parameter "'latency'"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cmpy_v3_1"
      sg_icon_stat	      "95,143,4,2,white,blue,0,326efc33,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 143 143 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 143 143 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'ar');\ncolor('black');port_label('input',2,'ai');\ncolor('black');port_label('input',3,'br');\ncolor('black');port_label('input',4,'bi');\ncolor('black');port_label('output',1,'pr');\ncolor('black');port_label('output',2,'pi');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Complex Multiplier 5.0 "
      Ports		      [6, 3]
      Position		      [325, 445, 460, 610]
      SourceBlock	      "xbsIndex_r4/Complex Multiplier 5.0 "
      SourceType	      "Xilinx Complex Multiplier 5.0  Block"
      hasatlast		      off
      hasatuser		      off
      atuserwidth	      "1"
      hasbtlast		      off
      hasbtuser		      off
      btuserwidth	      "1"
      multtype		      "Use_Mults"
      optimizegoal	      "Resources"
      flowcontrol	      "NonBlocking"
      outputwidth	      "33"
      roundmode		      "Truncate"
      hasctrltlast	      off
      hasctrltuser	      off
      ctrltuserwidth	      "1"
      outtlastbehv	      "Null"
      latencyconfig	      "Automatic"
      minimumlatency	      "15"
      aclken		      off
      aresetn		      off
      trim_axipin_name	      on
      aportwidth	      "63"
      bportwidth	      "63"
      ip_name		      "Complex Multiplier"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      ipcore_latency_parameter "'minimumlatency'"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "cmpy_v5_0"
      sg_icon_stat	      "135,165,6,3,white,blue,0,7e63527f,right,,[2 2 2 3 3 3 ],[4 4 4 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 3 3 ],[154 86 86 154 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 3 3 ],[79 11 11 79 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([132 132 135 135 ],[154 6 6 154 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([3 131 131 3 3 ],[0 0 165 165 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([3 131 131 3 3 ],[0 0 165 165 0 ]);\n\n\npatch([24.725 52.18 71.18 90.18 109.18 71.18 43.725 24.725 ],[103.09 103.09 122.09 103.09 122.09 122.09 122.09 103.09 ],[1 1 1 ]);\npatch([43.725 71.18 52.18 24.725 43.725 ],[84.09 84.09 103.09 103.09 84.09 ],[0.931 0.946 0.973 ]);\npatch([24.725 52.18 71.18 43.725 24.725 ],[65.09 65.09 84.09 84.09 65.09 ],[1 1 1 ]);\npatch([43.725 109.18 90.18 71.18 52.18 24.725 43.725 ],[46.09 46.09 65.09 46.09 65.09 65.09 46.09 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  a_tvalid  ');\ncolor('black');port_label('input',2,'  a_tdata_imag  ');\ncolor('black');port_label('input',3,'  a_tdata_real  ');\ncolor('black');port_label('input',4,'  b_tvalid  ');\ncolor('black');port_label('input',5,'  b_tdata_imag  ');\ncolor('black');port_label('input',6,'  b_tdata_real  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata_imag  ');\ncolor('black');port_label('output',3,'  dout_tdata_real  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DDS Compiler 4.0 "
      Ports		      [0, 3]
      Position		      [600, 459, 695, 601]
      SourceBlock	      "xbsIndex_r4/DDS Compiler 4.0 "
      SourceType	      "Xilinx DDS Compiler 4.0 Block"
      partspresent	      "Phase_Generator_and_SIN_COS_LUT"
      dds_clock_rate	      "100"
      channels		      "1"
      parameter_entry	      "System_Parameters"
      spurious_free_dynamic_range "36"
      frequency_resolution    "0.4"
      noise_shaping	      "None"
      phase_width	      "28"
      output_width	      "6"
      output_selection	      "Sine_and_Cosine"
      negative_sine	      off
      negative_cosine	      off
      amplitude_mode	      "Full_Range"
      memory_type	      "Auto"
      optimization_goal	      "Auto"
      dsp48_use		      "Minimal"
      latency_configuration   "Auto"
      latency		      "1"
      has_phase_out	      on
      sclr_pin		      off
      clock_enable	      off
      rfd		      off
      rdy		      off
      channel_pin	      off
      explicit_period	      off
      period		      "1"
      phase_increment	      "Fixed"
      output_frequency1	      "0"
      output_frequency2	      "0"
      output_frequency3	      "0"
      output_frequency4	      "0"
      output_frequency5	      "0"
      output_frequency6	      "0"
      output_frequency7	      "0"
      output_frequency8	      "0"
      output_frequency9	      "0"
      output_frequency10      "0"
      output_frequency11      "0"
      output_frequency12      "0"
      output_frequency13      "0"
      output_frequency14      "0"
      output_frequency15      "0"
      output_frequency16      "0"
      pinc1		      "'0'"
      pinc2		      "'0'"
      pinc3		      "'0'"
      pinc4		      "'0'"
      pinc5		      "'0'"
      pinc6		      "'0'"
      pinc7		      "'0'"
      pinc8		      "'0'"
      pinc9		      "'0'"
      pinc10		      "'0'"
      pinc11		      "'0'"
      pinc12		      "'0'"
      pinc13		      "'0'"
      pinc14		      "'0'"
      pinc15		      "'0'"
      pinc16		      "'0'"
      phase_offset	      "None"
      phase_offset_angles1    "0"
      phase_offset_angles2    "0"
      phase_offset_angles3    "0"
      phase_offset_angles4    "0"
      phase_offset_angles5    "0"
      phase_offset_angles6    "0"
      phase_offset_angles7    "0"
      phase_offset_angles8    "0"
      phase_offset_angles9    "0"
      phase_offset_angles10   "0"
      phase_offset_angles11   "0"
      phase_offset_angles12   "0"
      phase_offset_angles13   "0"
      phase_offset_angles14   "0"
      phase_offset_angles15   "0"
      phase_offset_angles16   "0"
      poff1		      "'0'"
      poff2		      "'0'"
      poff3		      "'0'"
      poff4		      "'0'"
      poff5		      "'0'"
      poff6		      "'0'"
      poff7		      "'0'"
      poff8		      "'0'"
      poff9		      "'0'"
      poff10		      "'0'"
      poff11		      "'0'"
      poff12		      "'0'"
      poff13		      "'0'"
      poff14		      "'0'"
      poff15		      "'0'"
      poff16		      "'0'"
      por_mode		      "false"
      gui_behaviour	      "Sysgen"
      ip_name		      "DDS Compiler"
      ip_version	      "4.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dds_compiler_v4_0"
      sg_icon_stat	      "95,142,0,3,white,blue,0,ea1a5d06,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'sine');\ncolor('black');port_label('output',2,'cosine');\ncolor('black');port_label('output',3,'phase_out');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DDS Compiler 5.0 "
      Ports		      [2, 5]
      Position		      [780, 399, 1025, 661]
      SourceBlock	      "xbsIndex_r4/DDS Compiler 5.0 "
      SourceType	      "Xilinx DDS Compiler 5.0 Block"
      partspresent	      "Phase_Generator_and_SIN_COS_LUT"
      dds_clock_rate	      "100"
      channels		      "1"
      parameter_entry	      "System_Parameters"
      spurious_free_dynamic_range "36"
      frequency_resolution    "0.4"
      noise_shaping	      "None"
      phase_width	      "28"
      output_width	      "6"
      output_selection	      "Sine_and_Cosine"
      negative_sine	      off
      negative_cosine	      off
      amplitude_mode	      "Full_Range"
      memory_type	      "Auto"
      optimization_goal	      "Auto"
      dsp48_use		      "Minimal"
      latency_configuration   "Auto"
      latency		      "1"
      has_phase_out	      on
      has_aclken	      off
      has_aresetn	      off
      explicit_period	      off
      period		      "1"
      data_has_tlast	      "Not_Required"
      has_tready	      on
      s_phase_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      m_phase_has_tuser	      "Not_Required"
      s_phase_tuser_width     "1"
      s_config_sync_mode      "On_Vector"
      phase_increment	      "Fixed"
      output_frequency1	      "0"
      output_frequency2	      "0"
      output_frequency3	      "0"
      output_frequency4	      "0"
      output_frequency5	      "0"
      output_frequency6	      "0"
      output_frequency7	      "0"
      output_frequency8	      "0"
      output_frequency9	      "0"
      output_frequency10      "0"
      output_frequency11      "0"
      output_frequency12      "0"
      output_frequency13      "0"
      output_frequency14      "0"
      output_frequency15      "0"
      output_frequency16      "0"
      pinc1		      "'0'"
      pinc2		      "'0'"
      pinc3		      "'0'"
      pinc4		      "'0'"
      pinc5		      "'0'"
      pinc6		      "'0'"
      pinc7		      "'0'"
      pinc8		      "'0'"
      pinc9		      "'0'"
      pinc10		      "'0'"
      pinc11		      "'0'"
      pinc12		      "'0'"
      pinc13		      "'0'"
      pinc14		      "'0'"
      pinc15		      "'0'"
      pinc16		      "'0'"
      phase_offset	      "None"
      phase_offset_angles1    "0"
      phase_offset_angles2    "0"
      phase_offset_angles3    "0"
      phase_offset_angles4    "0"
      phase_offset_angles5    "0"
      phase_offset_angles6    "0"
      phase_offset_angles7    "0"
      phase_offset_angles8    "0"
      phase_offset_angles9    "0"
      phase_offset_angles10   "0"
      phase_offset_angles11   "0"
      phase_offset_angles12   "0"
      phase_offset_angles13   "0"
      phase_offset_angles14   "0"
      phase_offset_angles15   "0"
      phase_offset_angles16   "0"
      poff1		      "'0'"
      poff2		      "'0'"
      poff3		      "'0'"
      poff4		      "'0'"
      poff5		      "'0'"
      poff6		      "'0'"
      poff7		      "'0'"
      poff8		      "'0'"
      poff9		      "'0'"
      poff10		      "'0'"
      poff11		      "'0'"
      poff12		      "'0'"
      poff13		      "'0'"
      poff14		      "'0'"
      poff15		      "'0'"
      poff16		      "'0'"
      trim_axipin_name	      on
      por_mode		      "false"
      gui_behaviour	      "Sysgen"
      ip_name		      "DDS Compiler"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dds_compiler_v5_0"
      sg_icon_stat	      "245,262,2,5,white,blue,0,16b2e36b,right,,[2 3 ],[2 2 2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[240 152 152 240 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([0 0 4 4 ],[110 22 22 110 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([241 241 245 245 ],[248 114 114 248 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([241 241 245 245 ],[98 14 14 98 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 240 240 4 4 ],[0 0 262 262 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 240 240 4 4 ],[0 0 262 262 0 ]);\n\n\npatch([44.125 94.7 129.7 164.7 199.7 129.7 79.125 44.125 ],[169.85 169.85 204.85 169.85 204.85 204.85 204.85 169.85 ],[1 1 1 ]);\npatch([79.125 129.7 94.7 44.125 79.125 ],[134.85 134.85 169.85 169.85 134.85 ],[0.931 0.946 0.973 ]);\npatch([44.125 94.7 129.7 79.125 44.125 ],[99.85 99.85 134.85 134.85 99.85 ],[1 1 1 ]);\npatch([79.125 199.7 164.7 129.7 94.7 44.125 79.125 ],[64.85 64.85 99.85 64.85 99.85 99.85 64.85 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tready  ');\ncolor('black');port_label('input',2,'  phase_tready  ');\ncolor('black');port_label('output',1,'  data_tvalid  ');\ncolor('black');port_label('output',2,'  data_tdata_sine  ');\ncolor('black');port_label('output',3,'  data_tdata_cosine  ');\ncolor('black');port_label('output',4,'  phase_tvalid  ');\ncolor('black');port_label('output',5,'  phase_tdata  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48"
      Ports		      [6, 1]
      Position		      [100, 752, 175, 888]
      SourceBlock	      "xbsIndex_r4/DSP48"
      SourceType	      "Xilinx DSP48 Block"
      use_b		      "Direct from B Port"
      use_op		      off
      use_creg		      off
      use_pcin		      off
      use_pcout		      off
      use_bcout		      off
      rst_all		      off
      en_all		      off
      pipeline_a	      "1"
      pipeline_b	      "1"
      pipeline_c	      on
      pipeline_p	      on
      pipeline_mult	      on
      pipeline_opmode	      on
      pipeline_sub	      on
      pipeline_carryin	      on
      pipeline_carryinsel     on
      rst_a		      off
      rst_b		      off
      rst_c		      off
      rst_mult		      off
      rst_p		      off
      rst_carry_in	      off
      rst_ctrl		      off
      en_a		      off
      en_b		      off
      en_c		      off
      en_mult		      off
      en_p		      off
      en_carry_in	      off
      en_ctrl		      off
      dbl_ovrd		      off
      use_synth_model	      off
      xl_useadderonly	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dsp48"
      sg_icon_stat	      "75,136,6,1,white,blue,0,aaab5c39,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 136 136 0 ],[0.77 0.82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 136 136 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[79.1 79.1 89.1 79.1 89.1 89.1 89.1 79.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[69.1 69.1 79.1 79.1 69.1 ],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[59.1 59.1 69.1 69.1 59.1 ],[1 1 1 ]);\npatch([24.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[49.1 49.1 59.1 49.1 59.1 59.1 49.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'opmode');\ncolor('black');port_label('input',4,'subtract');\ncolor('black');port_label('input',5,'carry_in');\ncolor('black');port_label('input',6,'carry_in_sel');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      SubSystem
      Name		      "DSP48 Macro"
      Ports		      [3, 1]
      Position		      [345, 751, 435, 889]
      CopyFcn		      "tmp_gcbh = gcbh;set_param(tmp_gcbh,'linkstatus','none');xlBlockMoveCallback(gcbh);"
      DeleteFcn		      "xlDestroyGui(gcbh);"
      LoadFcn		      "xlBlockLoadCallback(gcbh);"
      ModelCloseFcn	      "xlDestroyGui(gcbh);"
      PreSaveFcn	      "xlBlockPreSaveCallback(gcbh);"
      PostSaveFcn	      "xlBlockPostSaveCallback(gcbh);"
      DestroyFcn	      "xlDestroyGui(gcbh);"
      OpenFcn		      "xlOpenGui(gcbh, 'dsp48macro_gui.xml', @dsp48macroenablement, @dsp48macroaction)"
      CloseFcn		      "xlDestroyGui(gcbh);"
      MoveFcn		      "xlBlockMoveCallback(gcbh);"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Xilinx DSP48 Macro Block"
      MaskDescription	      "Macro function to simplify use of the DSP48 primitive, especially as a dynamic operator"
      MaskHelp		      "eval('');xlDoc('-book','sysgen','-topic','DSP48_Macro');"
      MaskPromptString	      " |Inputs to port <tt>A</tt>|Inputs to port <tt>B</tt>|Inputs to port <tt>C</tt>|Instructions| |Pipeline options| |<tt>A</tt>| |<tt>B</tt>| |<tt>C</tt>| |<tt>P</tt>| |Multiplier| |Controls (<tt>opmode</tt>, <tt>subtract</tt>,<br> <tt>carry_in</tt>, <tt>carry_in_sel</tt>)| |MuxA| |MuxB| |MuxC| |MuxCtrl| |Define Using Array|Custom Pipeline Options([A,B,C,P,Ctrl,M,MuxA,MuxB,MuxC,MuxCtrl])| |Precision| |Output type|Number of bits|Binary point| |<tt>BCOUT</tt>| |<tt>ACOUT</tt>| |<tt>CARRYOUT</tt>| |<tt>CARRYCASCOUT</tt>| |<tt>PCOUT</tt>| |<tt>Global Reset</tt>| |Reset port for <tt>A</tt>| |Reset port for <tt>B</tt>| |Reset port for <tt>C</tt>| |Reset port for multiplier| |Reset port for <tt>P</tt>| |Reset port for controls <br> (<tt>opmode</tt>, <tt>subtract</tt>,<br> <tt>carry_in</tt>, <tt>carry_in_sel</tt>)| |<tt>Global Enable</tt>| |Enable port for <tt>A</tt>| |Enable port for <tt>B</tt>| |Enable port for <tt>C</tt>| |Enable port for multiplier| |Enable port for <tt>P</tt>| |Enable port for controls <br> (<tt>opmode</tt>, <tt>subtract</tt>,<br> <tt>carry_in</tt>, <tt>carry_in_sel</tt>)| |Override with doubles| |Use DSP48| | | | | | | | | | | | | "
      MaskStyleString	      "edit,edit,edit,edit,edit,edit,popup(External Registers|No External Registers|Custom),edit,popup(0|1|2),edit,popup(0|1|2),edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,popup(0|1|2),edit,popup(0|1|2),edit,popup(0|1|2),edit,popup(0|1|2),edit,checkbox,edit,edit,popup(Full|User Defined),edit,popup(Signed  (2's comp)|Unsigned),edit,edit,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,checkbox,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "off,on,on,on,off,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,on,off,on,off,on,on,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,on,off,off,off,off,off,off,off,off,off,off,off,off,off"
      MaskToolTipString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVarAliasString      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      MaskVariables	      "infoedit=&1;portalist=&2;portblist=&3;portclist=&4;instrlist=&5;pipeline_sgadvanced=&6;pipeline=@7;pipeachoices_sgadvanced=&8;pipeachoices=@9;pipebchoices_sgadvanced=&10;pipebchoices=@11;pipecchoices_sgadvanced=&12;pipecchoices=@13;pipepchoices_sgadvanced=&14;pipepchoices=@15;pipemchoices_sgadvanced=&16;pipemchoices=@17;pipectrlchoices_sgadvanced=&18;pipectrlchoices=@19;pipemuxachoices_sgadvanced=&20;pipemuxachoices=@21;pipemuxbchoices_sgadvanced=&22;pipemuxbchoices=@23;pipemuxcchoices_sgadvanced=&24;pipemuxcchoices=@25;pipemuxctrlchoices_sgadvanced=&26;pipemuxctrlchoices=@27;pipeline_array_flag_sgadvanced=&28;pipeline_array_flag=@29;custom_pipeline_cache=@30;precision_sgadvanced=&31;precision=@32;arith_type_sgadvanced=&33;arith_type=@34;n_bits=@35;bin_pt=@36;bcout_sgadvanced=&37;bcout=@38;acout_sgadvanced=&39;acout=@40;carryout_sgadvanced=&41;carryout=@42;carrycascout_sgadvanced=&43;carrycascout=@44;pcout_sgadvanced=&45;pcout=@46;rst_all_sgadvanced=&47;rst_all=@48;rst_a_sgadvanced=&49;rst_a=@50;rst_b_sgadvanced=&51;rst_b=@52;rst_c_sgadvanced=&53;rst_c=@54;rst_m_sgadvanced=&55;rst_m=@56;rst_p_sgadvanced=&57;rst_p=@58;rst_ctrl_sgadvanced=&59;rst_ctrl=@60;ce_all_sgadvanced=&61;ce_all=@62;ce_a_sgadvanced=&63;ce_a=@64;ce_b_sgadvanced=&65;ce_b=@66;ce_c_sgadvanced=&67;ce_c=@68;ce_m_sgadvanced=&69;ce_m=@70;ce_p_sgadvanced=&71;ce_p=@72;ce_ctrl_sgadvanced=&73;ce_ctrl=@74;dbl_ovrd_sgadvanced=&75;dbl_ovrd=@76;synth_opt_sgadvanced=&77;synth_opt=@78;errorlist=&79;statestr=&80;explicit_period=@81;period=@82;maskdoc=&83;has_advanced_control=@84;sggui_pos=&85;block_type=&86;block_version=&87;sg_icon_stat=&88;sg_mask_display=&89;sg_list_contents=&90;sg_blockgui_xml=&91;"
      MaskInitialization      "try\n  tmp_gcb = gcb;\n  tmp_gcbh = gcbh;\n  if (strcmp('SysGenIndex',get_param(bdroot(tmp_gcbh),'tag')) && ~isempty(regexp(bdroot(tmp_gcb), '^xbs', 'once')))\n    return;\n  end;\n  xlMungeMaskParams;\n\n  block_type='dsp48macro';\n\n  serialized_declarations = '{''block_type''=>''String''}';\n  xldsp48macro_init();\n  ptable_ = xlblockprep(get_param(tmp_gcb, 'MaskWSVariables'));\n  try\n    xlBlockMoveCallback(tmp_gcbh);\n  catch \n     clear global xl_updateicon_recursion_guard;\n  end;\ncatch\n  global dbgsysgen;\n  if(~isempty(dbgsysgen) && dbgsysgen)\n    e = regexprep(lasterr, '\\n', '\\nError: ');\n    disp(['Error: While running MaskInit code on block ' tmp_gcb ': ' e]);\n    error(e);\n  end\nend\n"
      MaskDisplay	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 90 90 0 0 ],[0 0 138 138 0 ],[0.77 0.82 0.91 ]);\nplot([0 90 90 0 0 ],[0 0 138 138 0 ]);\npatch([18.3 35.64 47.64 59.64 71.64 47.64 30.3 18.3 ],[82.32 82.32 94.32 82.32 94.32 94.32 94.32 82.32 ],[1 1 1 ]);\npatch([30.3 47.64 35.64 18.3 30.3 ],[70.32 70.32 82.32 82.32 70.32 ],[0.931 0.946 0.973 ]);\npatch([18.3 35.64 47.64 30.3 18.3 ],[58.32 58.32 70.32 70.32 58.32 ],[1 1 1 ]);\npatch([30.3 71.64 59.64 47.64 35.64 18.3 30.3 ],[46.32 46.32 58.32 46.32 58.32 58.32 46.32 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'Xo');\ncolor('black');port_label('input',2,'Yo');\ncolor('black');port_label('input',3,'No');\ncolor('black');port_label('output',1,'P');\nfprintf('','COMMENT: end icon text');"
      MaskSelfModifiable      on
      MaskIconFrame	      off
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "Macro function to simplify use of the DSP48 primitive, especially as a dynamic operator|Xo|Yo|No|<html><head><meta name=\"qrichtext\" content=\"1\" /></head><body style=\"font-size:8pt;font-family:MS Shell Dlg\">\n<p>P=Xo*Yo+No</p>\n</body></html>||Custom||1||1||on||on||on||on||0||0||0||0||off|[1  1  1  1  1  1  0  0  0  0]||Full||Unsigned|8|2||off||off||off||off||off||off||off||off||off||off||off||off||off||off||off||off||off||off||off||off||on|false|2d82c218ef9225b6e0048b8063710b3c||1||0|-1,-1,-1,-1|dsp48macro|8.2.1|90,138,3,1,white,blue,0,024d3c91cd129fc3834d91e223da5447,right,,[ ],[ ]|fprintf('','COMMENT: begin icon graphics');\npatch([0 90 90 0 0 ],[0 0 138 138 0 ],[0.77 0.82 0.91 ]);\nplot([0 90 90 0 0 ],[0 0 138 138 0 ]);\npatch([18.3 35.64 47.64 59.64 71.64 47.64 30.3 18.3 ],[82.32 82.32 94.32 82.32 94.32 94.32 94.32 82.32 ],[1 1 1 ]);\npatch([30.3 47.64 35.64 18.3 30.3 ],[70.32 70.32 82.32 82.32 70.32 ],[0.931 0.946 0.973 ]);\npatch([18.3 35.64 47.64 30.3 18.3 ],[58.32 58.32 70.32 70.32 58.32 ],[1 1 1 ]);\npatch([30.3 71.64 59.64 47.64 35.64 18.3 30.3 ],[46.32 46.32 58.32 46.32 58.32 58.32 46.32 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'Xo');\ncolor('black');port_label('input',2,'Yo');\ncolor('black');port_label('input',3,'No');\ncolor('black');port_label('output',1,'P');\nfprintf('','COMMENT: end icon text');||"
      MaskTabNameString	      ",,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,"
      System {
	Name			"DSP48 Macro"
	Location		[8, 89, 910, 713]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Xo"
	  Position		  [20, 105, 40, 125]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Yo"
	  Position		  [20, 260, 40, 280]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "No"
	  Position		  [20, 415, 40, 435]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "DSP48"
	  Ports			  [7, 1]
	  Position		  [355, 192, 430, 328]
	  SourceBlock		  "xbsIndex_r4/DSP48E"
	  SourceType		  "Xilinx DSP48E Block"
	  use_a			  "Direct from A Port"
	  use_b			  "Direct from B Port"
	  reset_preg		  off
	  pattern_from_creg	  "on"
	  pattern		  "'000000000000'"
	  mask_from_creg	  "on"
	  pattern_mask		  "'000000000000'"
	  sel_rounding_mask	  "Select mask"
	  use_op		  off
	  use_creg		  on
	  rst_all		  off
	  en_all		  off
	  use_pcin		  off
	  use_carrycascin	  off
	  use_multsignin	  off
	  use_carryout		  off
	  use_patterndetect	  off
	  use_patternbdetect	  off
	  use_overflow		  off
	  use_underflow		  off
	  use_acout		  off
	  use_bcout		  off
	  use_pcout		  off
	  use_multsignout	  off
	  use_carrycascout	  off
	  pipeline_a		  "1"
	  pipeline_b		  "1"
	  pipeline_acout	  "1"
	  pipeline_bcout	  "1"
	  pipeline_c		  on
	  pipeline_p		  on
	  pipeline_mult		  on
	  pipeline_opmode	  on
	  pipeline_alumode	  on
	  pipeline_carryin	  on
	  pipeline_carryinsel	  on
	  rst_a			  off
	  rst_b			  off
	  rst_c			  off
	  rst_mult		  off
	  rst_p			  off
	  rst_carry_in		  off
	  rst_alumode		  off
	  rst_ctrl		  off
	  en_a1			  off
	  en_a2			  off
	  en_b1			  off
	  en_b2			  off
	  en_c			  off
	  en_mult		  off
	  en_p			  off
	  en_carry_in		  off
	  en_alumode		  off
	  en_multcarryin	  off
	  en_ctrl		  off
	  use_synth_model	  off
	  addsub_mode		  "ONE48"
	  xl_useadderonly	  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "dsp48e"
	  sg_icon_stat		  "75,136,7,1,white,blue,0,51584ea8,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 136 136 0 ],[0.77 0.82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 136 136 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[79.1 79.1 89.1 79.1 89.1 89.1 89.1 79.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[69.1 69.1 79.1 79.1 69.1 ],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[59.1 59.1 69.1 69.1 59.1 ],[1 1 1 ]);\npatch([24.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[49.1 49.1 59.1 49.1 59.1 59.1 49.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'c');\ncolor('black');port_label('input',4,'opmode');\ncolor('black');port_label('input',5,'alumode');\ncolor('black');port_label('input',6,'carryin');\ncolor('black');port_label('input',7,'carryinsel');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xlmacroissueengine"
	  Ports			  [3, 8]
	  Position		  [120, 38, 275, 502]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input ports of the block are input arguments of the function. The output ports of the block are output arguments of the function."
	  mfname		  "xlissue_engine_v5"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  suppress_output	  "on"
	  defparams		  "{'id_a1', 0,'id_a2', 0,'id_a3', 0,'id_a4', 0,'id_a5', 0,'id_a6', 0,'id_a7', 0,'id_b1', 0,'id_b2', 0,'id_b3', 0,'id_b4', 0,'id_b5', 0,'id_b6', 0,'id_b7', 0,'id_c1', 0,'id_c2', 0,'id_c3', 0,'id_c4', 0,'id_c5', 0,'id_c6', 0,'id_c7', 0,'op_const0',53,'op_const1', 0,'op_const2', 0,'op_const3', 0,'op_const4', 0,'op_const5', 0,'op_const6', 0,'op_const7', 0,'alumode_const0',0,'alumode_const1', 0,'alumode_const2', 0,'alumode_const3', 0,'alumode_const4', 0,'alumode_const5', 0,'alumode_const6', 0,'alumode_const7', 0,'carry_in_sel0',0,'carry_in_sel1', 0,'carry_in_sel2', 0,'carry_in_sel3', 0,'carry_in_sel4', 0,'carry_in_sel5', 0,'carry_in_sel6', 0,'carry_in_sel7', 0,'external_cin0', 0,'external_cin1', 0,'external_cin2', 0,'external_cin3', 0,'external_cin4', 0,'external_cin5', 0,'external_cin6', 0,'external_cin7', 0,'reg_a',0,'reg_b',0,'reg_c',0,'reg_op',0,'mode0', 1,'mode1', 0,'mode2', 0,'mode3', 0,'mode4', 0,'mode5', 0,'mode6', 0,'mode7', 0,'ce_all',true,'use_ce_all',false,'sel',0,'rst_all',false,'use_rst_all',false,'cinused',false,'ninstr',1}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,393,368"
	  block_type		  "mcode"
	  sg_icon_stat		  "155,464,3,8,white,blue,0,c1731d3b,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 155 155 0 0 ],[0 0 464 464 0 ],[0.77 0.82 0.91 ]);\nplot([0 155 155 0 0 ],[0 0 464 464 0 ]);\npatch([28.05 59.84 81.84 103.84 125.84 81.84 50.05 28.05 ],[256.42 256.42 278.42 256.42 278.42 278.42 278.42 256.42 ],[1 1 1 ]);\npatch([50.05 81.84 59.84 28.05 50.05 ],[234.42 234.42 256.42 256.42 234.42 ],[0.931 0.946 0.973 ]);\npatch([28.05 59.84 81.84 50.05 28.05 ],[212.42 212.42 234.42 234.42 212.42 ],[1 1 1 ]);\npatch([50.05 125.84 103.84 81.84 59.84 28.05 50.05 ],[190.42 190.42 212.42 190.42 212.42 212.42 190.42 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'id_a0');\ncolor('black');port_label('input',2,'id_b0');\ncolor('black');port_label('input',3,'id_c0');\ncolor('black');port_label('output',1,'a');\ncolor('black');port_label('output',2,'b');\ncolor('black');port_label('output',3,'c');\ncolor('black');port_label('output',4,'opmode');\ncolor('black');port_label('output',5,'alumode');\ncolor('black');port_label('output',6,'carry_in');\ncolor('black');port_label('output',7,'carry_in_sel');\ncolor('black');port_label('output',8,'internal_id_c');\ncolor('black');disp('\\bf{xlissue\\_engine\\_v5}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Reference
	  Name			  "xlreinterpretdsp48macro"
	  Ports			  [6, 1]
	  Position		  [510, 332, 685, 408]
	  SourceBlock		  "xbsIndex_r4/MCode"
	  SourceType		  "Xilinx MCode Block Block"
	  infoedit		  "Pass input values to a MATLAB function for evaluation in Xilinx fixed-point type. The input ports of the block are input arguments of the function. The output ports of the block are output arguments of the function."
	  mfname		  "xlreinterpretdsp48macro"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  off
	  enable_stdout		  off
	  enable_debug		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  suppress_output	  "off"
	  defparams		  "{'full',precision,'n_bits',n_bits,'bin_pt',bin_pt,'arith_type',arith_type}"
	  hide_port_list	  "{}"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,393,368"
	  block_type		  "mcode"
	  sg_icon_stat		  "175,76,6,1,white,blue,0,b90c0ca9,right,,[ ],[ ]"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 175 175 0 0 ],[0 0 76 76 0 ],[0.77 0.82 0.91 ]);\nplot([0 175 175 0 0 ],[0 0 76 76 0 ]);\npatch([64.75 79.2 89.2 99.2 109.2 89.2 74.75 64.75 ],[49.1 49.1 59.1 49.1 59.1 59.1 59.1 49.1 ],[1 1 1 ]);\npatch([74.75 89.2 79.2 64.75 74.75 ],[39.1 39.1 49.1 49.1 39.1 ],[0.931 0.946 0.973 ]);\npatch([64.75 79.2 89.2 74.75 64.75 ],[29.1 29.1 39.1 39.1 29.1 ],[1 1 1 ]);\npatch([74.75 109.2 99.2 89.2 79.2 64.75 74.75 ],[19.1 19.1 29.1 19.1 29.1 29.1 19.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'pin');\ncolor('black');port_label('input',2,'c');\ncolor('black');port_label('input',3,'full');\ncolor('black');port_label('input',4,'n_bits');\ncolor('black');port_label('input',5,'bin_pt');\ncolor('black');port_label('input',6,'arith_type');\ncolor('black');port_label('output',1,'pout');\ncolor('black');disp('\\bf{xlreinterpretdsp48macro}','texmode','on');\nfprintf('','COMMENT: end icon text');"
	}
	Block {
	  BlockType		  Outport
	  Name			  "P"
	  Position		  [770, 360, 790, 380]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Xo"
	  SrcPort		  1
	  DstBlock		  "xlmacroissueengine"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Yo"
	  SrcPort		  1
	  DstBlock		  "xlmacroissueengine"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "No"
	  SrcPort		  1
	  DstBlock		  "xlmacroissueengine"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  1
	  Points		  [60, 0]
	  DstBlock		  "DSP48"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  2
	  Points		  [55, 0; 0, 100]
	  DstBlock		  "DSP48"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  3
	  Points		  [55, 0; 0, 60]
	  DstBlock		  "DSP48"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  4
	  Points		  [55, 0; 0, 20]
	  DstBlock		  "DSP48"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  5
	  Points		  [30, 0; 0, -20]
	  DstBlock		  "DSP48"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  6
	  Points		  [55, 0; 0, -60]
	  DstBlock		  "DSP48"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  7
	  Points		  [60, 0]
	  DstBlock		  "DSP48"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "xlmacroissueengine"
	  SrcPort		  8
	  Points		  [105, 0; 0, -125]
	  DstBlock		  "xlreinterpretdsp48macro"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DSP48"
	  SrcPort		  1
	  Points		  [30, 0; 0, 85]
	  DstBlock		  "xlreinterpretdsp48macro"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "xlreinterpretdsp48macro"
	  SrcPort		  1
	  DstBlock		  "P"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48 Macro 2.1 "
      Ports		      [3, 1]
      Position		      [600, 749, 695, 891]
      SourceBlock	      "xbsIndex_r4/DSP48 Macro 2.1 "
      SourceType	      "Xilinx DSP48 Macro 2.1  Block"
      infoedit		      "<html>Valid operands: CONCAT, P, C, PCIN, P>>17, PCIN>>17, CARRYIN, CARRYCASCIN, ACIN, A, BCIN,B<br><br>Valid operators: +, -, *, ()<br><br>Valid functions: RNDSIMPLE, RNDSYM<br><br>Instructions are case insensitive and tolerate spaces.</html>"
      instruction_list	      "A*B+C"
      AvailableInstructions   "A*B+C"
      show_filtered	      off
      pipeline_options	      "Automatic"
      dspimage		      "<html><img src=\"xbip_dsp48_macro_v2_1_regimag.png\"></html>"
      tier_1		      off
      tier_2		      off
      tier_3		      off
      tier_4		      off
      tier_5		      off
      tier_6		      off
      dreg_1		      off
      dreg_2		      off
      dreg_3		      off
      areg_1		      off
      areg_2		      off
      areg_3		      off
      areg_4		      off
      breg_1		      off
      breg_2		      off
      breg_3		      off
      breg_4		      off
      mreg_5		      off
      concatreg_3	      off
      concatreg_4	      off
      concatreg_5	      off
      creg_1		      off
      creg_2		      off
      creg_3		      off
      creg_4		      off
      creg_5		      off
      preg_6		      off
      cinreg_1		      off
      cinreg_2		      off
      cinreg_3		      off
      cinreg_4		      off
      cinreg_5		      off
      opreg_1		      off
      opreg_2		      off
      opreg_3		      off
      opreg_4		      off
      opreg_5		      off
      output_properties	      "Full_Precision"
      p_width		      "48"
      p_binarywidth	      "0"
      has_acout		      off
      has_bcout		      off
      has_pcout		      off
      has_carryout	      off
      has_carrycascout	      off
      has_ce		      off
      has_d_ce		      off
      has_a_ce		      off
      has_b_ce		      off
      has_concat_ce	      off
      has_c_ce		      off
      has_m_ce		      off
      has_p_ce		      off
      has_sel_ce	      off
      has_sclr		      off
      has_d_sclr	      off
      has_a_sclr	      off
      has_b_sclr	      off
      has_concat_sclr	      off
      has_c_sclr	      off
      has_m_sclr	      off
      has_p_sclr	      off
      has_sel_sclr	      off
      use_dsp48		      on
      gui_behaviour	      "Sysgen"
      instruction1	      "#"
      ip_name		      "DSP48 Macro"
      ip_version	      "2.1"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst'}"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      ipcore_latency_function "'has_combinational'"
      structural_sim	      "false"
      ipcore_verbose	      "false"
      ipcore_port_config      "{ 'carryin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascout' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carryout' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}}"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "xbip_dsp48_macro_v2_1"
      sg_icon_stat	      "95,142,3,1,white,blue,0,c2be6e95,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'c');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48 macro 2.0 "
      Ports		      [3, 1]
      Position		      [855, 749, 950, 891]
      SourceBlock	      "xbsIndex_r4/DSP48 macro 2.0 "
      SourceType	      "Xilinx DSP48 macro 2.0  Block"
      infoedit		      "<html>Valid operands: CONCAT, P, C, PCIN, P>>17, PCIN>>17, CARRYIN, CARRYCASCIN, ACIN, A, BCIN,B<br><br>Valid operators: +, -, *, ()<br><br>Valid functions: RNDSIMPLE, RNDSYM<br><br>Instructions are case insensitive and tolerate spaces.</html>"
      instruction_list	      "A*B+C"
      AvailableInstructions   "A*B+C"
      show_filtered	      off
      pipeline_options	      "Automatic"
      dspimage		      "<html><img src=\"xbip_dsp48_macro_v2_0_regimag.png\"></html>"
      tier_1		      off
      tier_2		      off
      tier_3		      off
      tier_4		      off
      tier_5		      off
      tier_6		      off
      dreg_1		      off
      dreg_2		      off
      dreg_3		      off
      areg_1		      off
      areg_2		      off
      areg_3		      off
      areg_4		      off
      breg_1		      off
      breg_2		      off
      breg_3		      off
      breg_4		      off
      mreg_5		      off
      concatreg_3	      off
      concatreg_4	      off
      concatreg_5	      off
      creg_1		      off
      creg_2		      off
      creg_3		      off
      creg_4		      off
      creg_5		      off
      preg_6		      off
      cinreg_1		      off
      cinreg_2		      off
      cinreg_3		      off
      cinreg_4		      off
      cinreg_5		      off
      opreg_1		      off
      opreg_2		      off
      opreg_3		      off
      opreg_4		      off
      opreg_5		      off
      output_properties	      "Full_Precision"
      p_width		      "48"
      p_binarywidth	      "0"
      has_carryout	      off
      has_acout		      off
      has_bcout		      off
      has_carrycascout	      off
      has_pcout		      off
      has_ce		      off
      has_sclr		      off
      use_dsp48		      on
      gui_behaviour	      "Sysgen"
      instruction1	      "#"
      ip_name		      "DSP48 macro"
      ip_version	      "2.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst'}"
      ipcore_xco_need_fpga_part	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
      ipcore_latency_function "'has_combinational'"
      structural_sim	      "false"
      ipcore_verbose	      "false"
      ipcore_port_config      "{ 'carryin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascin' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carrycascout' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}, 'carryout' => { 'arith' => 'ufix', 'binpt' => 0.00000000000, 'width' => 1.00000000000}}"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "xbip_dsp48_macro_v2_0"
      sg_icon_stat	      "95,142,3,1,white,blue,0,c2be6e95,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'c');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48A"
      Ports		      [3, 1]
      Position		      [100, 1042, 175, 1178]
      SourceBlock	      "xbsIndex_r4/DSP48A"
      SourceType	      "Xilinx DSP48A Block"
      use_op		      on
      use_creg		      off
      use_d		      off
      use_pcin		      off
      use_pcout		      off
      use_bcout		      off
      use_carryin	      off
      use_carryout	      off
      rst_all		      off
      en_all		      off
      carryin_type	      "Direct from carry in port"
      use_a0reg		      on
      use_a1reg		      on
      use_b0reg		      on
      use_b1reg		      on
      pipeline_c	      on
      pipeline_d	      on
      pipeline_mult	      on
      pipeline_p	      on
      pipeline_opmode	      on
      pipeline_carryin	      on
      rst_a		      off
      rst_b		      off
      rst_c		      off
      rst_d		      off
      rst_mult		      off
      rst_p		      off
      rst_opmode	      off
      rst_carry_in	      off
      en_a		      off
      en_b		      off
      en_c		      off
      en_d		      off
      en_mult		      off
      en_p		      off
      en_opmode		      off
      en_carry_in	      off
      dbl_ovrd		      off
      use_synth_model	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      device		      "3"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dsp48a"
      sg_icon_stat	      "75,136,3,1,white,blue,0,b50c3739,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 136 136 0 ],[0.77 0.82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 136 136 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[79.1 79.1 89.1 79.1 89.1 89.1 89.1 79.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[69.1 69.1 79.1 79.1 69.1 ],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[59.1 59.1 69.1 69.1 59.1 ],[1 1 1 ]);\npatch([24.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[49.1 49.1 59.1 49.1 59.1 59.1 49.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'op');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48E"
      Ports		      [6, 1]
      Position		      [355, 1042, 430, 1178]
      SourceBlock	      "xbsIndex_r4/DSP48E"
      SourceType	      "Xilinx DSP48E Block"
      use_a		      "Direct from A Port"
      use_b		      "Direct from B Port"
      reset_preg	      off
      pattern_from_creg	      "on"
      pattern		      "'000000000000'"
      mask_from_creg	      "on"
      pattern_mask	      "'000000000000'"
      sel_rounding_mask	      "Select mask"
      use_op		      off
      use_creg		      off
      rst_all		      off
      en_all		      off
      use_pcin		      off
      use_carrycascin	      off
      use_multsignin	      off
      use_carryout	      off
      use_patterndetect	      off
      use_patternbdetect      off
      use_overflow	      off
      use_underflow	      off
      use_acout		      off
      use_bcout		      off
      use_pcout		      off
      use_multsignout	      off
      use_carrycascout	      off
      pipeline_a	      "1"
      pipeline_b	      "1"
      pipeline_acout	      "1"
      pipeline_bcout	      "1"
      pipeline_c	      on
      pipeline_p	      on
      pipeline_mult	      on
      pipeline_opmode	      on
      pipeline_alumode	      on
      pipeline_carryin	      on
      pipeline_carryinsel     on
      rst_a		      off
      rst_b		      off
      rst_c		      off
      rst_mult		      off
      rst_p		      off
      rst_carry_in	      off
      rst_alumode	      off
      rst_ctrl		      off
      en_a1		      off
      en_a2		      off
      en_b1		      off
      en_b2		      off
      en_c		      off
      en_mult		      off
      en_p		      off
      en_carry_in	      off
      en_alumode	      off
      en_multcarryin	      off
      en_ctrl		      off
      use_synth_model	      off
      addsub_mode	      "ONE48"
      xl_useadderonly	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dsp48e"
      sg_icon_stat	      "75,136,6,1,white,blue,0,253a264c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 136 136 0 ],[0.77 0.82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 136 136 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[79.1 79.1 89.1 79.1 89.1 89.1 89.1 79.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[69.1 69.1 79.1 79.1 69.1 ],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[59.1 59.1 69.1 69.1 59.1 ],[1 1 1 ]);\npatch([24.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[49.1 49.1 59.1 49.1 59.1 59.1 49.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'opmode');\ncolor('black');port_label('input',4,'alumode');\ncolor('black');port_label('input',5,'carryin');\ncolor('black');port_label('input',6,'carryinsel');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "DSP48E1 "
      Ports		      [6, 1]
      Position		      [610, 1042, 685, 1178]
      SourceBlock	      "xbsIndex_r4/DSP48E1 "
      SourceType	      "Xilinx DSP48E1 Block"
      use_a		      "Direct from A Port"
      use_b		      "Direct from B Port"
      addsub_mode	      "ONE48"
      xl_useadderonly	      off
      xl_dynamicmult	      off
      enable_preadder	      off
      reset_preg	      off
      pattern_from_creg	      "1"
      pattern		      "'000000000000'"
      mask_from_creg	      "1"
      pattern_mask	      "'000000000000'"
      use_op		      off
      use_creg		      off
      rst_all		      off
      en_all		      off
      use_pcin		      off
      use_carrycascin	      off
      use_multsignin	      off
      use_carryout	      off
      use_patterndetect	      off
      use_patternbdetect      off
      use_overflow	      off
      use_underflow	      off
      use_acout		      off
      use_bcout		      off
      use_pcout		      off
      use_multsignout	      off
      use_carrycascout	      off
      pipeline_a	      "1"
      pipeline_b	      "1"
      pipeline_acout	      "1"
      pipeline_bcout	      "1"
      pipeline_c	      on
      pipeline_p	      on
      pipeline_mult	      on
      pipeline_opmode	      on
      pipeline_alumode	      on
      pipeline_carryin	      on
      pipeline_carryinsel     on
      dreg		      off
      adreg		      off
      register_inmode	      off
      rst_a		      off
      rst_b		      off
      rst_c		      off
      rst_mult		      off
      rst_p		      off
      rst_carry_in	      off
      rst_alumode	      off
      rst_ctrl		      off
      reset_port_d	      off
      reset_port_inmode	      off
      en_a1		      off
      en_a2		      off
      en_b1		      off
      en_b2		      off
      en_c		      off
      en_mult		      off
      en_p		      off
      en_carry_in	      off
      en_alumode	      off
      en_multcarryin	      off
      en_ctrl		      off
      enable_port_regd	      off
      enable_port_regad	      off
      enable_port_reginmode   off
      use_synth_model	      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "dsp48e1"
      sg_icon_stat	      "75,136,6,1,white,blue,0,253a264c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 75 75 0 0 ],[0 0 136 136 0 ],[0.77 0.82 0.91 ]);\nplot([0 75 75 0 0 ],[0 0 136 136 0 ]);\npatch([14.75 29.2 39.2 49.2 59.2 39.2 24.75 14.75 ],[79.1 79.1 89.1 79.1 89.1 89.1 89.1 79.1 ],[1 1 1 ]);\npatch([24.75 39.2 29.2 14.75 24.75 ],[69.1 69.1 79.1 79.1 69.1 ],[0.931 0.946 0.973 ]);\npatch([14.75 29.2 39.2 24.75 14.75 ],[59.1 59.1 69.1 69.1 59.1 ],[1 1 1 ]);\npatch([24.75 59.2 49.2 39.2 29.2 14.75 24.75 ],[49.1 49.1 59.1 49.1 59.1 59.1 49.1 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');port_label('input',3,'opmode');\ncolor('black');port_label('input',4,'alumode');\ncolor('black');port_label('input',5,'carryin');\ncolor('black');port_label('input',6,'carryinsel');\ncolor('black');port_label('output',1,'p');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Divider Generator 3.0 "
      Ports		      [2, 3]
      Position		      [855, 1039, 950, 1181]
      SourceBlock	      "xbsIndex_r4/Divider Generator 3.0 "
      SourceType	      "Xilinx Divider Generator 3.0 Block"
      dividend_and_quotient_width "2"
      divisor_width	      "32"
      algorithm_type	      "Radix2"
      remainder_type	      "Remainder"
      fractional_width	      "16"
      clocks_per_division     "1"
      divide_by_zero_detect   off
      latency_configuration   "Automatic"
      latency		      "25"
      ce		      off
      sclr		      off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      sclr_ce_priority	      "CE_overrides_SCLR"
      operand_sign	      "Signed"
      ip_name		      "Divider Generator"
      ip_version	      "3.0"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "div_gen_v3_0"
      sg_icon_stat	      "95,142,2,3,white,blue,0,1fc55160,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'dividend');\ncolor('black');port_label('input',2,'divisor');\ncolor('black');port_label('output',1,'rfd');\ncolor('black');port_label('output',2,'quotient');\ncolor('black');port_label('output',3,'fractional');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Divider Generator 4.0 "
      Ports		      [4, 3]
      Position		      [90, 1331, 185, 1474]
      SourceBlock	      "xbsIndex_r4/Divider Generator 4.0 "
      SourceType	      "Xilinx Divider Generator 4.0 Block"
      infoedit		      "Divider Generator 4.0"
      algorithm_type	      "Radix2"
      remainder_type	      "Remainder"
      fractional_width	      "16"
      clocks_per_division     "1"
      divide_by_zero_detect   off
      flowcontrol	      "NonBlocking"
      optimizegoal	      "Resources"
      latency_configuration   "Automatic"
      latency		      "20"
      dividend_has_tuser      off
      dividend_has_tlast      off
      divisor_has_tuser	      off
      divisor_has_tlast	      off
      aclken		      off
      aresetn		      off
      outtready		      off
      outtlastbehv	      "Null"
      trim_axipin_name	      on
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      dividend_tuser_width    "1"
      divisor_tuser_width     "1"
      operand_sign	      "Signed"
      dividend_and_quotient_width "16"
      divisor_width	      "16"
      ip_name		      "Divider Generator"
      ip_version	      "4.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{'aclken' => 'en','aresetn' => 'rst'}"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex7', 'xc7v1500t', '-2', 'fhg1157'})"
      ipcore_verbose	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "div_gen_v4_0"
      sg_icon_stat	      "95,143,4,3,white,blue,0,3f82dac1,right,,[2 2 3 3 ],[4 4 4 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 2 2 ],[136 77 77 136 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 2 2 ],[66 7 7 66 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([93 93 95 95 ],[130 8 8 130 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([2 92 92 2 2 ],[0 0 143 143 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([2 92 92 2 2 ],[0 0 143 143 0 ]);\n\n\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  dividend_tvalid  ');\ncolor('black');port_label('input',2,'  dividend_tdata_dividend  ');\ncolor('black');port_label('input',3,'  divisor_tvalid  ');\ncolor('black');port_label('input',4,'  divisor_tdata_divisor  ');\ncolor('black');port_label('output',1,'  dout_tvalid  ');\ncolor('black');port_label('output',2,'  dout_tdata_quotient  ');\ncolor('black');port_label('output',3,'  dout_tdata_remainder  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "FDATool"
      Ports		      []
      Position		      [365, 1376, 419, 1432]
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/FDATool"
      SourceType	      "Xilinx FDATool Interface Block"
      infoedit		      "FDATool"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fdatool"
      sg_icon_stat	      "54,56,-1,-1,blue,white,0,07734,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 54 54 0 0 ],[0 0 56 56 0 ],[1 1 1 ]);\nplot([0 54 54 0 0 ],[0 0 56 56 0 ]);\npatch([11.425 21.54 28.54 35.54 42.54 28.54 18.425 11.425 ],[35.77 35.77 42.77 35.77 42.77 42.77 42.77 35.77 ],[0.839 0.874 0.937 ]);\npatch([18.425 28.54 21.54 11.425 18.425 ],[28.77 28.77 35.77 35.77 28.77 ],[0.77 0.82 0.91 ]);\npatch([11.425 21.54 28.54 18.425 11.425 ],[21.77 21.77 28.77 28.77 21.77 ],[0.839 0.874 0.937 ]);\npatch([18.425 42.54 35.54 28.54 21.54 11.425 18.425 ],[14.77 14.77 21.77 14.77 21.77 21.77 14.77 ],[0.77 0.82 0.91 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');plot(foox,foo);\n"
    }
    Block {
      BlockType		      Reference
      Name		      "FIR Compiler 5.0 "
      Ports		      [1, 3]
      Position		      [600, 1334, 695, 1476]
      SourceBlock	      "xbsIndex_r4/FIR Compiler 5.0 "
      SourceType	      "Xilinx FIR Compiler 5.0 Block"
      coefficientvector	      "[6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6]"
      coefficient_sets	      "1"
      filter_type	      "Single_Rate"
      rate_change_type	      "Integer"
      interpolation_rate      "2"
      decimation_rate	      "1"
      zero_pack_factor	      "1"
      number_channels	      "1"
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "1"
      hardwareoversamplingrate "1"
      filter_architecture     "Systolic_Multiply_Accumulate"
      coefficient_reload      off
      coefficient_structure   "Inferred"
      coefficient_sign	      "Signed"
      quantization	      "Integer_Coefficients"
      coefficient_width	      "16"
      bestprecision	      on
      coefficient_fractional_bits "0"
      number_paths	      "1"
      output_rounding_mode    "Full_Precision"
      output_width	      "24"
      allow_rounding_approximation off
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      optimization_goal	      "Area"
      has_sclr		      off
      has_data_valid	      off
      has_nd		      off
      has_ce		      off
      usechan_in_adv	      off
      chan_in_adv	      "0"
      data_buffer_type	      "Automatic"
      coefficient_buffer_type "Automatic"
      input_buffer_type	      "Automatic"
      output_buffer_type      "Automatic"
      preference_for_other_storage "Automatic"
      multi_column_support    "Disabled"
      columnconfig	      "'1'"
      inter_column_pipe_length "4"
      passband_min	      "0.0"
      passband_max	      "0.5"
      stopband_min	      "0.5"
      stopband_max	      "1.0"
      filter_selection	      "1"
      gui_behaviour	      "Sysgen"
      registered_output	      "true"
      data_sign		      "Signed"
      data_width	      "16"
      data_fractional_bits    "0"
      wrapper_available	      "true"
      ip_wrap_arbitrary_binary_point "true"
      ip_name		      "FIR Compiler"
      ip_version	      "5.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_xco_need_fpga_part	"true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      run_core_at_system_period	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fir_compiler_v5_0"
      sg_icon_stat	      "95,142,1,3,white,blue,0,671da946,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label('output',1,'dout');\ncolor('black');port_label('output',2,'rfd');\ncolor('black');port_label('output',3,'rdy');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "FIR Compiler 6.2 "
      Ports		      [1, 3]
      Position		      [780, 1302, 1020, 1508]
      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.2 "
      SourceType	      "Xilinx FIR Compiler 6.2 Block"
      coefficientvector	      "[6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6]"
      coefficient_sets	      "1"
      filter_type	      "Single_Rate"
      rate_change_type	      "Integer"
      interpolation_rate      "1"
      decimation_rate	      "1"
      number_channels	      "1"
      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "1"
      hardwareoversamplingrate "1"
      filter_architecture     "Systolic_Multiply_Accumulate"
      coefficient_reload      off
      coefficient_sign	      "Signed"
      quantization	      "Integer_Coefficients"
      coefficient_width	      "16"
      bestprecision	      on
      coefficient_fractional_bits "0"
      coefficient_structure   "Inferred"
      number_paths	      "1"
      output_rounding_mode    "Full_Precision"
      output_width	      "24"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      optimization_goal	      "Area"
      data_has_tlast	      "Not_Required"
      m_data_has_tready	      off
      s_data_has_fifo	      off
      s_data_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      s_config_sync_mode      "On_Vector"
      s_config_method	      "Single"
      num_reload_slots	      "1"
      has_aclken	      off
      has_aresetn	      off
      multi_column_support    "Disabled"
      columnconfig	      "'1'"
      inter_column_pipe_length "4"
      data_buffer_type	      "Automatic"
      coefficient_buffer_type "Automatic"
      input_buffer_type	      "Automatic"
      output_buffer_type      "Automatic"
      preference_for_other_storage "Automatic"
      trim_axipin_name	      on
      passband_min	      "0.0"
      passband_max	      "0.5"
      stopband_min	      "0.5"
      stopband_max	      "1.0"
      filter_selection	      "1"
      gui_behaviour	      "Sysgen_GUI"
      data_sign		      "Signed"
      data_width	      "16"
      data_fractional_bits    "0"
      wrapper_available	      "true"
      ip_wrap_arbitrary_binary_point "true"
      ip_name		      "FIR Compiler"
      ip_version	      "6.2"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_xco_need_fpga_part	"true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      run_core_at_system_period	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      structural_sim	      "false"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fir_compiler_v6_2"
      sg_icon_stat	      "240,206,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[172 34 34 172 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[197 149 149 197 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[127 9 9 127 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 235 235 4 4 ],[0 0 206 206 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 235 235 4 4 ],[0 0 206 206 0 ]);\n\n\npatch([55.475 97.38 126.38 155.38 184.38 126.38 84.475 55.475 ],[135.19 135.19 164.19 135.19 164.19 164.19 164.19 135.19 ],[1 1 1 ]);\npatch([84.475 126.38 97.38 55.475 84.475 ],[106.19 106.19 135.19 135.19 106.19 ],[0.931 0.946 0.973 ]);\npatch([55.475 97.38 126.38 84.475 55.475 ],[77.19 77.19 106.19 106.19 77.19 ],[1 1 1 ]);\npatch([84.475 184.38 155.38 126.38 97.38 55.475 84.475 ],[48.19 48.19 77.19 48.19 77.19 77.19 48.19 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "FIR Compiler 6.3 "
      Ports		      [1, 3]
      Position		      [15, 1592, 255, 1798]
      SourceBlock	      "xbsIndex_r4/FIR Compiler 6.3 "
      SourceType	      "Xilinx FIR Compiler 6.3 Block"
      coefficientvector	      "[6,0,-4,-3,5,6,-6,-13,7,44,64,44,7,-13,-6,6,5,-3,-4,0,6]"
      coefficient_sets	      "1"
      coefficient_reload      off
      filter_type	      "Single_Rate"
      rate_change_type	      "Integer"
      interpolation_rate      "1"
      decimation_rate	      "1"
      zero_pack_factor	      "1"
      channel_sequence	      "Basic"
      number_channels	      "1"
      pattern_list	      "'P4-0,P4-1,P4-2,P4-3,P4-4'"
      number_paths	      "1"
      infoedit		      "Maximum Possible : Maximizes oversampling rate. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Hardware Oversampling Rate : Specifies oversampling rate relative to the input sample period. Abstracted input handshake (no s_data_tvalid) and automatic rate propagation.<br>Sample Period : Specifies absolute oversampling rate. No input handshake abstraction (exposes s_data_tvalid) and no rate propagation."
      ratespecification	      "Maximum_Possible"
      sampleperiod	      "1"
      hardwareoversamplingrate "1"
      coefficient_sign	      "Signed"
      quantization	      "Integer_Coefficients"
      coefficient_width	      "16"
      bestprecision	      on
      coefficient_fractional_bits "0"
      coefficient_structure   "Inferred"
      output_rounding_mode    "Full_Precision"
      output_width	      "24"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      filter_architecture     "Systolic_Multiply_Accumulate"
      optimization_goal	      "Area"
      data_buffer_type	      "Automatic"
      coefficient_buffer_type "Automatic"
      input_buffer_type	      "Automatic"
      output_buffer_type      "Automatic"
      preference_for_other_storage "Automatic"
      multi_column_support    "Automatic"
      columnconfig	      "'1'"
      inter_column_pipe_length "4"
      data_has_tlast	      "Not_Required"
      m_data_has_tready	      off
      s_data_has_fifo	      off
      s_data_has_tuser	      "Not_Required"
      m_data_has_tuser	      "Not_Required"
      s_config_sync_mode      "On_Vector"
      s_config_method	      "Single"
      num_reload_slots	      "1"
      has_aclken	      off
      has_aresetn	      off
      infoeditControl	      "ARESETn must be asserted for a minmum of 2 cycles"
      trim_axipin_name	      on
      passband_min	      "0.0"
      passband_max	      "0.5"
      stopband_min	      "0.5"
      stopband_max	      "1.0"
      filter_selection	      "1"
      gui_behaviour	      "Sysgen_GUI"
      data_sign		      "Signed"
      data_width	      "16"
      data_fractional_bits    "0"
      data_tuser_width	      "1"
      wrapper_available	      "true"
      ip_wrap_arbitrary_binary_point "true"
      simulation_type	      "external_xfix"
      simulation_model	      "firv6_3_CModel:firv6_3_cmodel"
      ip_name		      "FIR Compiler"
      ip_version	      "6.3"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      ipcore_xco_need_fpga_part	"true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst' }"
      run_core_at_system_period	"true"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex6', 'xc6vlx75t', '-3', 'ff784'})"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "fir_compiler_v6_3"
      sg_icon_stat	      "240,206,1,3,white,blue,0,f63fefcf,right,,[2 ],[2 3 3 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[172 34 34 172 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[197 149 149 197 ],[5.466667e-001 5.800000e-001 6.400000e-001 ]);\npatch([236 236 240 240 ],[127 9 9 127 ],[3.233333e-001 3.400000e-001 3.700000e-001 ]);\npatch([4 235 235 4 4 ],[0 0 206 206 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 235 235 4 4 ],[0 0 206 206 0 ]);\n\n\npatch([55.475 97.38 126.38 155.38 184.38 126.38 84.475 55.475 ],[135.19 135.19 164.19 135.19 164.19 164.19 164.19 135.19 ],[1 1 1 ]);\npatch([84.475 126.38 97.38 55.475 84.475 ],[106.19 106.19 135.19 135.19 106.19 ],[0.931 0.946 0.973 ]);\npatch([55.475 97.38 126.38 84.475 55.475 ],[77.19 77.19 106.19 106.19 77.19 ],[1 1 1 ]);\npatch([84.475 184.38 155.38 126.38 97.38 55.475 84.475 ],[48.19 48.19 77.19 48.19 77.19 77.19 48.19 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  data_tdata  ');\ncolor('black');port_label('output',1,'  data_tready  ');\ncolor('black');port_label('output',2,'  data_tvalid  ');\ncolor('black');port_label('output',3,'  data_tdata  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Fast Fourier Transform 7.1 "
      Ports		      [7, 9]
      Position		      [345, 1624, 440, 1766]
      SourceBlock	      "xbsIndex_r4/Fast Fourier Transform 7.1 "
      SourceType	      "Xilinx Fast Fourier Transform 7.1 Block"
      transform_length	      "1024"
      implementation_options  "pipelined_streaming_io"
      target_clock_frequency  "250"
      target_data_throughput  "50"
      run_time_configurable_transform_length off
      phase_factor_width      "16"
      scaling_options	      "scaled"
      rounding_modes	      "truncation"
      output_ordering	      "bit_reversed_order"
      cyclic_prefix_insertion off
      ce		      off
      sclr		      off
      ovflo		      off
      input_data_offset	      "no_offset"
      memory_options_data     "block_ram"
      memory_options_phase_factors "block_ram"
      number_of_stages_using_block_ram_for_data_and_phase_factors "1"
      memory_options_reorder  "block_ram"
      memory_options_hybrid   off
      complex_mult_type	      "use_mults_resources"
      butterfly_type	      "use_luts"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      channels		      "1"
      input_ordering	      "natural_order"
      input_width	      "16"
      simulation_type	      "external_xfix"
      simulation_model	      "fftv71_CModel:fftv71_cmodel"
      ip_name		      "Fast Fourier Transform"
      ip_version	      "7.1"
      dsptool_ready	      "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'ce' => 'en', 'sclr' => 'rst' }"
      ipcore_fpga_part	      "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "xfft_v7_1"
      sg_icon_stat	      "95,142,7,9,white,blue,0,c08fcb17,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 95 95 0 0 ],[0 0 142 142 0 ],[0.77 0.82 0.91 ]);\nplot([0 95 95 0 0 ],[0 0 142 142 0 ]);\npatch([18.075 36.86 49.86 62.86 75.86 49.86 31.075 18.075 ],[85.43 85.43 98.43 85.43 98.43 98.43 98.43 85.43 ],[1 1 1 ]);\npatch([31.075 49.86 36.86 18.075 31.075 ],[72.43 72.43 85.43 85.43 72.43 ],[0.931 0.946 0.973 ]);\npatch([18.075 36.86 49.86 31.075 18.075 ],[59.43 59.43 72.43 72.43 59.43 ],[1 1 1 ]);\npatch([31.075 75.86 62.86 49.86 36.86 18.075 31.075 ],[46.43 46.43 59.43 46.43 59.43 59.43 46.43 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'xn_re');\ncolor('black');port_label('input',2,'xn_im');\ncolor('black');port_label('input',3,'start');\ncolor('black');port_label('input',4,'fwd_inv');\ncolor('black');port_label('input',5,'fwd_inv_we');\ncolor('black');port_label('input',6,'scale_sch');\ncolor('black');port_label('input',7,'scale_sch_we');\ncolor('black');port_label('output',1,'xk_re');\ncolor('black');port_label('output',2,'xk_im');\ncolor('black');port_label('output',3,'xn_index');\ncolor('black');port_label('output',4,'xk_index');\ncolor('black');port_label('output',5,'rfd');\ncolor('black');port_label('output',6,'busy');\ncolor('black');port_label('output',7,'dv');\ncolor('black');port_label('output',8,'edone');\ncolor('black');port_label('output',9,'done');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Fast Fourier Transform 8.0 "
      Ports		      [8, 12]
      Position		      [535, 1570, 760, 1820]
      SourceBlock	      "xbsIndex_r4/Fast Fourier Transform 8.0 "
      SourceType	      "Xilinx Fast Fourier Transform 8.0  Block"
      transform_length	      "1024"
      target_clock_frequency  "250"
      target_data_throughput  "50"
      implementation_options  "pipelined_streaming_io"
      run_time_configurable_transform_length off
      phase_factor_width      "16"
      scaling_options	      "scaled"
      rounding_modes	      "truncation"
      aclken		      off
      aresetn		      off
      cyclic_prefix_insertion off
      output_ordering	      "bit_reversed_order"
      throttle_scheme	      "nonrealtime"
      xk_index		      off
      ovflo		      off
      trim_axipin_name	      on
      memory_options_data     "block_ram"
      memory_options_phase_factors "block_ram"
      number_of_stages_using_block_ram_for_data_and_phase_factors "1"
      memory_options_reorder  "block_ram"
      memory_options_hybrid   off
      complex_mult_type	      "use_mults_resources"
      butterfly_type	      "use_luts"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      channels		      "1"
      input_ordering	      "natural_order"
      input_width	      "16"
      simulation_model	      "fftv8_CModel:fftv8_cmodel"
      ip_name		      "Fast Fourier Transform"
      ip_version	      "8.0"
      dsptool_ready	      "true"
      ipcore_usecache	      "true"
      ipcore_useipmodelcache  "true"
      wrapper_available	      "true"
      port_translation_map    "{ 'aclken' => 'en', 'aresetn' => 'rst'}"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "xfft_v8_0"
      sg_icon_stat	      "225,250,8,12,white,blue,0,007d4553,right,,[2 2 2 3 3 3 3 4 ],[2 3 4 4 4 4 1 1 1 1 1 1 ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 0 4 4 ],[241 159 159 241 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([0 0 4 4 ],[151 39 39 151 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([0 0 4 4 ],[31 9 9 31 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([221 221 225 225 ],[242 228 228 242 ],[6.025000e-001 6.400000e-001 7.075000e-001 ]);\npatch([221 221 225 225 ],[222 208 208 222 ],[4.350000e-001 4.600000e-001 5.050000e-001 ]);\npatch([221 221 225 225 ],[202 128 128 202 ],[2.675000e-001 2.800000e-001 3.025000e-001 ]);\npatch([221 221 225 225 ],[122 8 8 122 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\npatch([4 220 220 4 4 ],[0 0 250 250 0 ],[7.700000e-001 8.200000e-001 9.100000e-001 ]);\nplot([4 220 220 4 4 ],[0 0 250 250 0 ]);\n\n\npatch([40.8 87.04 119.04 151.04 183.04 119.04 72.8 40.8 ],[160.52 160.52 192.52 160.52 192.52 192.52 192.52 160.52 ],[1 1 1 ]);\npatch([72.8 119.04 87.04 40.8 72.8 ],[128.52 128.52 160.52 160.52 128.52 ],[0.931 0.946 0.973 ]);\npatch([40.8 87.04 119.04 72.8 40.8 ],[96.52 96.52 128.52 128.52 96.52 ],[1 1 1 ]);\npatch([72.8 183.04 151.04 119.04 87.04 40.8 72.8 ],[64.52 64.52 96.52 64.52 96.52 96.52 64.52 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'  config_tdata_scale_sch  ');\ncolor('black');port_label('input',2,'  config_tdata_fwd_inv  ');\ncolor('black');port_label('input',3,'  config_tvalid  ');\ncolor('black');port_label('input',4,'  data_tdata_xn_im  ');\ncolor('black');port_label('input',5,'  data_tdata_xn_re  ');\ncolor('black');port_label('input',6,'  data_tvalid  ');\ncolor('black');port_label('input',7,'  data_tlast  ');\ncolor('black');port_label('input',8,'  data_tready  ');\ncolor('black');port_label('output',1,'  config_tready  ');\ncolor('black');port_label('output',2,'  data_tready  ');\ncolor('black');port_label('output',3,'  data_tdata_xk_im  ');\ncolor('black');port_label('output',4,'  data_tdata_xk_re  ');\ncolor('black');port_label('output',5,'  data_tvalid  ');\ncolor('black');port_label('output',6,'  data_tlast  ');\ncolor('black');port_label('output',7,'  event_frame_started  ');\ncolor('black');port_label('output',8,'  event_tlast_unexpected  ');\ncolor('black');port_label('output',9,'  event_tlast_missing  ');\ncolor('black');port_label('output',10,'  event_data_in_channel_halt  ');\ncolor('black');port_label('output',11,'  event_status_channel_halt  ');\ncolor('black');port_label('output',12,'  event_data_out_channel_halt  ');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "LFSR"
      Ports		      [0, 1]
      Position		      [870, 1665, 930, 1725]
      SourceBlock	      "xbsIndex_r4/LFSR"
      SourceType	      "Xilinx Linear Feedback Shift Register Block"
      lfsr_type		      "Fibonacci"
      gate_type		      "XOR"
      n_bits		      "6"
      polynomial	      "'11'"
      rst_value		      "'3F'"
      rst		      off
      en		      off
      reloadable_seed	      off
      input_type	      off
      output_type	      off
      arith_type	      "Signed  (2's comp)"
      bin_pt		      "4"
      dbl_ovrd		      off
      explicit_period	      off
      period		      "1"
      xl_use_area	      off
      xl_area		      "[0,0,0,0,0,0,0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "lfsr"
      sg_icon_stat	      "60,60,0,1,white,blue,0,b27a07ff,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 0 ],[0 0 60 60 0 ],[0.77 0.82 0.91 ]);\nplot([0 60 60 0 0 ],[0 0 60 60 0 ]);\npatch([12.2 23.76 31.76 39.76 47.76 31.76 20.2 12.2 ],[38.88 38.88 46.88 38.88 46.88 46.88 46.88 38.88 ],[1 1 1 ]);\npatch([20.2 31.76 23.76 12.2 20.2 ],[30.88 30.88 38.88 38.88 30.88 ],[0.931 0.946 0.973 ]);\npatch([12.2 23.76 31.76 20.2 12.2 ],[22.88 22.88 30.88 30.88 22.88 ],[1 1 1 ]);\npatch([20.2 47.76 39.76 31.76 23.76 12.2 20.2 ],[14.88 14.88 22.88 14.88 22.88 22.88 14.88 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'dout');\nfprintf('','COMMENT: end icon text');"
    }
    Block {
      BlockType		      Reference
      Name		      "Opmode"
      Ports		      [0, 1]
      Position		      [110, 1977, 165, 2003]
      SourceBlock	      "xbsIndex_r4/Opmode"
      SourceType	      "Xilinx Instruction Block Block"
      device		      "DSP48E"
      equ		      "P=C"
      operation		      "C"
      inmode_0_3	      "D+A2"
      inmode_4		      "B2"
      logicinstr	      "X + Z"
      z_mux		      "PCIN>>17"
      operand		      "+"
      xy_mux		      "P"
      x_mux		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "opmode"
      sg_icon_stat	      "55,26,0,1,white,blue,0,b91ab50c,right,,[ ],[ ]"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 0 ],[0 0 26 26 0 ],[0.77 0.82 0.91 ]);\nplot([0 55 55 0 0 ],[0 0 26 26 0 ]);\npatch([20.325 24.66 27.66 30.66 33.66 27.66 23.325 20.325 ],[16.33 16.33 19.33 16.33 19.33 19.33 19.33 16.33 ],[1 1 1 ]);\npatch([23.325 27.66 24.66 20.325 23.325 ],[13.33 13.33 16.33 16.33 13.33 ],[0.931 0.946 0.973 ]);\npatch([20.325 24.66 27.66 23.325 20.325 ],[10.33 10.33 13.33 13.33 10.33 ],[1 1 1 ]);\npatch([23.325 33.66 30.66 27.66 24.66 20.325 23.325 ],[7.33 7.33 10.33 7.33 10.33 10.33 7.33 ],[0.931 0.946 0.973 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'P=C');\nfprintf('','COMMENT: end icon text');"
    }
    Annotation {
      Name		      "Xilinx Blockset v\n(c) 2011 Xilinx, Inc.\n\nDSP Library"
      Position		      [520, 25]
      VerticalAlignment	      "top"
      FontSize		      12
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    :!8   8    (     @         %    \"     $    !     0         %  0 #0    $   !H    <VED96)A<@       &9V=&]O;         !C=7)R96YT7V9I;'0 9FEL=&5R36%D94)Y &-U<G)E;G1&<P    !V97)S:6]N        :$9I9P           &A&1$$            .    V L   8    (     @         %    \"     $    !     0         %  0 #0    $    :    8W5R<F5N='!A;F5L &1E<VEG;@                 .    .     8    (    !          %    \"     $    &     0         0    !@   &1E<VEG;@  #@   #@+   &    \"     (         !0    @    !     0    $         !0 $  \\    !    >    %1A9P               %9E<G-I;VX          &ES1&5S:6=N960      $9I;'1E<E1Y<&4      $1E<VEG;DUE=&AO9    $-U<G)E;G1&<P       %-T871I8U)E<W!O;G-E $-O;7!O;F5N=',       X   !(    !@    @    $          4    (     0   !(    !         !     2    <VEG9W5I+F1E<VEG;G!A;F5L        #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P    !@    @    ) @        4    (     0    $    !          (  0 !    #@   #     &    \"     0         !0    @    !     @    $         $  \" &QP   .    0     8    (    !          %    \"     $    -     0         0    #0   &9I;'1D97,N<F5M97H    .    T     8    (     @         %    \"     $    !     0         %  0 !@    $    ,    =F%L=64 =6YI=',       X    P    !@    @    &          4    (               !          D         #@   $@    &    \"     0         !0    @    !    $P    $         $    !,   !.;W)M86QI>F5D(\"@P('1O(#$I       .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    H\"   !@    @    !          4    (     0    0    !          X   \"H 0  !@    @    \"          4    (     0    $    !          4 !  )     0   \"T   !486<       !697)S:6]N  !I<TUI;D]R9 !M;V1E      !O<F1E<@         .    2     8    (    !          %    \"     $    2     0         0    $@   '-I9V=U:2YF:6QT97)O<F1E<@        X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8    (    \"0(        %    \"     $    !     0         \"  $  0    X    X    !@    @    $          4    (     0    <    !         !     '    ;6EN:6UU;0 .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X    P 0  !@    @    \"          4    (     0    $    !          4 !  .     0   \"H   !486<              %9E<G-I;VX         1&5N<VET>49A8W1O<@         .    2     8    (    !          %    \"     $    8     0         0    &    '-I9V=U:2YR96UE>F]P=&EO;G-F<F%M90X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    ,     8    (    !          %    \"     $    \"     0         0  ( ,38   X    0 @  !@    @    \"          4    (     0    $    !          4 !  *     0   #P   !486<         5F5R<VEO;@   &9R97%5;FET<P!&<P          1G!A<W,      $9S=&]P            #@   %     &    \"     0         !0    @    !    '0    $         $    !T   !F9&%D97-I9VYP86YE;\"YL<&9R97%P87-S<W1O<     X    X    !@    @    &          4    (     0    $    !          D    (            \\#\\.    2     8    (    !          %    \"     $    3     0         0    $P   $YO<FUA;&EZ960@*# @=&\\@,2D       X    X    !@    @    $          4    (     0    4    !         !     %    -#@P,#     .    ,     8    (    !          %    \"     $    \"     0         0  ( +C(   X    P    !@    @    $          4    (     0    (    !         !   @ N-0  #@   /@\"   &    \"     (         !0    @    !     0    $         !0 $  D    !    6@   %1A9P       %9E<G-I;VX  $E25'EP90   &UA9U5N:71S $%P87-S     $%S=&]P     $1P87-S     $1S=&]P     $5P87-S     $5S=&]P              X   !(    !@    @    $          4    (     0   !0    !         !     4    9F1A9&5S:6=N<&%N96PN;'!M86<     #@   #@    &    \"     8         !0    @    !     0    $         \"0    @           #P/PX    P    !@    @    $          4    (     0    ,    !         !   P!)25( #@   #     &    \"     0         !0    @    !     @    $         $  \" &1\"   .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    !@    @    $          4    (     0    (    !         !   @ X,   #@   #     &    \"     0         !0    @    !     P    $         $  # # N,0 .    .     8    (    !          %    \"     $    %     0         0    !0   # N,# Q    #@   #     &    \"     0         !0    @    !     P    $         $  # # N,0 .    .     8    (    !          %    \"     $    %     0         0    !0   # N,# Q    #@   (@    &    \"     (         !0    @    !     0    $         !0 $ !     !    $    &-U<G)E;G1!;F%L>7-I<P .    .     8    (    !          %    \"     $    '     0         0    !P   &UA9W)E<W  #@   \"@(   &    \"    !$          0         !    !@   &AA;F1L90   0    L   !D9FEL=\"YD9F9I<@      #@   . '   &    \"     $         !0    @    $     0    $         #@   $ !   &    \"     D         !0    @    0 0   0    $          @   ! !   !    !0   &    \"0    J    /     ( 0  $ $             9&9I;'0 9&9F:7( 9FEL=&5R<75A;G1I>F5R &YC;V5F9G, 34%43$%\"(&%R<F%Y                                 0    (       $       $    #                          $    %     0    $                                    !               !               \"                     0                    $    $     0                    X   !X    !@    @    !          4    (     0    $    !          X   !(    !@    @    -          4    (    !0    $    !          8    4        W0(    !     0    $         #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            Q0 X   \"H!0  !@    @    \"          4    (     0    $    !          4 !  4     0   /    !C;&%S<P                   '9E<G-I;VX                 4&5R<VES=&5N=$UE;6]R>0    !.=6U386UP;&5S4')O8V5S<V5D %-T871E<P                  <F5F;G5M                  !F9&5S:6=N                 &9M971H;V0                 ;65A<W5R96UE;G1S          !P<FEV9G$                  $%R:71H;65T:6,             <')I=FYO<FU'86EN           .    0     8    (    !          %    \"     $    +     0         0    \"P   &1F:6QT+F1F9FER       .    T     8    (     @         %    \"     $    !     0         %  0 #     $    8    ;G5M8F5R        9&5S8W)I<'1I;VX #@   #@    &    \"     8         !0    @    !     0    $         \"0    @            (0 X    X    !@    @    $          4    (     0    8    !         !     &    4C$T<W S   .    ,     8    (    \"0(        %    \"     $    !     0         \"  $       X    X    !@    @    &          4    (     0    $    !          D    (               .    L     8    (    !@         %    \"    !     !     0         )    @                                                                                                                                                                               #@   +@    &    \"     8         !0    @    !    $0    $         \"0   (@   #B;P.XR#YAOTMOE#3>(H:_RT3:P,L/G+_1\\'?/V/:DORT:BQ^),YN_D<0WWIDAHS^&,W.W\\US\"/X8-(G8.CL\\_V\"[9*V^(TC^&#2)V#H[//X8S<[?S7,(_D<0WWIDAHS\\M&HL?B3.;O]'P=\\_8]J2_RT3:P,L/G+]+;Y0TWB*&O^)O [C(/F&_#@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X    P    !@    @    &          4    (               !          D         #@   $@    &    \"     T         !0    @    %     0    $         !@   !0       #= @    $    !     @         .    .     8    (    !          %    \"     $    &     0         0    !@   &1O=6)L90  #@   #     &    \"     8         !0    @               $         \"0         .    .     8    (    !          %    \"     $    (     0         0    \"    $1E<VEG;F5D#@   #     &    \"     8         !0    @               $         \"0         .    .     8    (    !@         %    \"     $    !     0         )    \"    )J9F9F9F?$_#@   #     &    \"     8         !0    @               $         \"0         .    ,     8    (    !@         %    \"                0         )          X   \"(    !@    @    )          4    (     0   %@    !          (   !8      %)30     .    2     8    (     @         %    \"     $    !     0         %  0 !P    $    '    :&%N9&QE   .          "
  }
}
