5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd define1.1.vcd -o define1.1.cdd -v define1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" define1.1.v 3 22 1
2 1 8 120012 2 1 c 0 0 b
2 2 8 b000e 1 0 1004 0 0 1 36 0
2 3 8 b0012 3 9 10cc 1 2 1 34 11002
2 4 8 70007 0 1 400 0 0 a
2 5 8 70012 3 35 e 3 4
1 a 5 30005 1 0 0 0 1 33 102
1 b 6 30008 1 0 0 0 1 33 102
4 5 f 5 5
3 1 main.$u0 "main.$u0" define1.1.v 0 20 1
