// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module gzipcMulticoreStreaming_bitPackingStatic (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        hufCodeStream_dout,
        hufCodeStream_num_data_valid,
        hufCodeStream_fifo_cap,
        hufCodeStream_empty_n,
        hufCodeStream_read,
        huffStream_7_din,
        huffStream_7_num_data_valid,
        huffStream_7_fifo_cap,
        huffStream_7_full_n,
        huffStream_7_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [19:0] hufCodeStream_dout;
input  [2:0] hufCodeStream_num_data_valid;
input  [2:0] hufCodeStream_fifo_cap;
input   hufCodeStream_empty_n;
output   hufCodeStream_read;
output  [17:0] huffStream_7_din;
input  [2:0] huffStream_7_num_data_valid;
input  [2:0] huffStream_7_fifo_cap;
input   huffStream_7_full_n;
output   huffStream_7_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg hufCodeStream_read;
reg[17:0] huffStream_7_din;
reg huffStream_7_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    hufCodeStream_blk_n;
wire    ap_CS_fsm_state2;
reg    huffStream_7_blk_n;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state5;
wire   [0:0] last_block_loc_load_load_fu_139_p1;
reg   [19:0] hufCodeStream_read_reg_343;
wire   [0:0] icmp_ln81_fu_149_p2;
reg   [0:0] icmp_ln81_reg_363;
reg    ap_block_state5;
wire   [7:0] localBits_idx_47_fu_187_p3;
reg   [7:0] localBits_idx_47_reg_369;
wire   [7:0] localBits_idx_3_fu_245_p3;
reg   [7:0] localBits_idx_3_reg_375;
wire    ap_CS_fsm_state6;
wire   [31:0] or_ln79_fu_256_p2;
reg   [31:0] or_ln79_reg_380;
reg   [31:0] tmp_reg_385;
wire   [63:0] packedBits_fu_271_p3;
reg   [63:0] packedBits_reg_390;
wire    ap_CS_fsm_state7;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_done;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_idle;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_ready;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_hufCodeStream_read;
wire   [17:0] grp_bitPackingStatic_Pipeline_bitpack_fu_101_huffStream_7_din;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_huffStream_7_write;
wire   [7:0] grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_176_out;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_176_out_ap_vld;
wire   [7:0] grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_175_out;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_175_out_ap_vld;
wire   [31:0] grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_out;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_out_ap_vld;
wire   [0:0] grp_bitPackingStatic_Pipeline_bitpack_fu_101_last_block_out;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_last_block_out_ap_vld;
wire   [7:0] grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out;
wire    grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out_ap_vld;
wire    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start;
wire    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done;
wire    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_idle;
wire    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_ready;
wire   [17:0] grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_7_din;
wire    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_7_write;
wire   [7:0] grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_181_out;
wire    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_181_out_ap_vld;
reg    grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [0:0] last_block_loc_fu_72;
reg    grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [7:0] outValue_data_fu_60;
reg    hufCodeStream_read_local;
wire   [17:0] zext_ln73_fu_205_p1;
reg   [17:0] huffStream_7_din_local;
wire   [17:0] zext_ln120_fu_291_p1;
reg    huffStream_7_write_local;
wire   [2:0] trunc_ln50_fu_145_p1;
wire   [7:0] localBits_idx_45_fu_155_p2;
wire   [2:0] trunc_ln46_fu_161_p1;
wire   [7:0] add_ln89_fu_175_p2;
wire   [7:0] zext_ln87_fu_165_p1;
wire   [0:0] icmp_ln87_fu_169_p2;
wire   [7:0] localBits_idx_46_fu_181_p2;
wire   [16:0] tmp_s_fu_195_p4;
wire   [63:0] zext_ln100_fu_210_p1;
wire   [63:0] zext_ln94_fu_224_p1;
wire   [63:0] shl_ln100_fu_213_p2;
wire   [63:0] shl_ln94_fu_227_p2;
wire   [7:0] localBits_idx_fu_219_p2;
wire   [7:0] localBits_idx_48_fu_233_p2;
wire   [63:0] shl_pn_fu_238_p3;
wire   [31:0] trunc_ln79_fu_252_p1;
wire   [16:0] tmp_231_fu_281_p4;
reg   [8:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
#0 grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start_reg = 1'b0;
#0 grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg = 1'b0;
#0 outValue_data_fu_60 = 8'd0;
end

gzipcMulticoreStreaming_bitPackingStatic_Pipeline_bitpack grp_bitPackingStatic_Pipeline_bitpack_fu_101(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start),
    .ap_done(grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_done),
    .ap_idle(grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_idle),
    .ap_ready(grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_ready),
    .hufCodeStream_dout(hufCodeStream_dout),
    .hufCodeStream_num_data_valid(3'd0),
    .hufCodeStream_fifo_cap(3'd0),
    .hufCodeStream_empty_n(hufCodeStream_empty_n),
    .hufCodeStream_read(grp_bitPackingStatic_Pipeline_bitpack_fu_101_hufCodeStream_read),
    .huffStream_7_din(grp_bitPackingStatic_Pipeline_bitpack_fu_101_huffStream_7_din),
    .huffStream_7_num_data_valid(3'd0),
    .huffStream_7_fifo_cap(3'd0),
    .huffStream_7_full_n(huffStream_7_full_n),
    .huffStream_7_write(grp_bitPackingStatic_Pipeline_bitpack_fu_101_huffStream_7_write),
    .empty(hufCodeStream_read_reg_343),
    .outValue_data(outValue_data_fu_60),
    .outValue_data_176_out(grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_176_out),
    .outValue_data_176_out_ap_vld(grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_176_out_ap_vld),
    .outValue_data_175_out(grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_175_out),
    .outValue_data_175_out_ap_vld(grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_175_out_ap_vld),
    .localBits_out(grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_out),
    .localBits_out_ap_vld(grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_out_ap_vld),
    .last_block_out(grp_bitPackingStatic_Pipeline_bitpack_fu_101_last_block_out),
    .last_block_out_ap_vld(grp_bitPackingStatic_Pipeline_bitpack_fu_101_last_block_out_ap_vld),
    .localBits_idx_out(grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out),
    .localBits_idx_out_ap_vld(grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out_ap_vld)
);

gzipcMulticoreStreaming_bitPackingStatic_Pipeline_VITIS_LOOP_103_2 grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start),
    .ap_done(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done),
    .ap_idle(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_idle),
    .ap_ready(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_ready),
    .huffStream_7_din(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_7_din),
    .huffStream_7_num_data_valid(3'd0),
    .huffStream_7_fifo_cap(3'd0),
    .huffStream_7_full_n(huffStream_7_full_n),
    .huffStream_7_write(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_7_write),
    .packedBits(packedBits_reg_390),
    .outValue_data_176_reload(grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_176_out),
    .zext_ln42(localBits_idx_3_reg_375),
    .outValue_data_181_out(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_181_out),
    .outValue_data_181_out_ap_vld(grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_181_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state5) & (last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg <= 1'b1;
        end else if ((grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_ready == 1'b1)) begin
            grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start_reg <= 1'b1;
        end else if ((grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_ready == 1'b1)) begin
            grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((hufCodeStream_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        hufCodeStream_read_reg_343 <= hufCodeStream_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state5) & (1'b1 == ap_CS_fsm_state5))) begin
        icmp_ln81_reg_363 <= icmp_ln81_fu_149_p2;
        localBits_idx_47_reg_369 <= localBits_idx_47_fu_187_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_bitPackingStatic_Pipeline_bitpack_fu_101_last_block_out_ap_vld == 1'b1))) begin
        last_block_loc_fu_72 <= grp_bitPackingStatic_Pipeline_bitpack_fu_101_last_block_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        localBits_idx_3_reg_375 <= localBits_idx_3_fu_245_p3;
        or_ln79_reg_380 <= or_ln79_fu_256_p2;
        tmp_reg_385 <= {{shl_pn_fu_238_p3[63:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((huffStream_7_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        outValue_data_fu_60 <= grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_181_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        packedBits_reg_390 <= packedBits_fu_271_p3;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((hufCodeStream_empty_n == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((huffStream_7_full_n == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5) & (last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5) & (last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        hufCodeStream_blk_n = hufCodeStream_empty_n;
    end else begin
        hufCodeStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        hufCodeStream_read = grp_bitPackingStatic_Pipeline_bitpack_fu_101_hufCodeStream_read;
    end else begin
        hufCodeStream_read = hufCodeStream_read_local;
    end
end

always @ (*) begin
    if (((hufCodeStream_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        hufCodeStream_read_local = 1'b1;
    end else begin
        hufCodeStream_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | ((last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5)))) begin
        huffStream_7_blk_n = huffStream_7_full_n;
    end else begin
        huffStream_7_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        huffStream_7_din = grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_7_din;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        huffStream_7_din = grp_bitPackingStatic_Pipeline_bitpack_fu_101_huffStream_7_din;
    end else begin
        huffStream_7_din = huffStream_7_din_local;
    end
end

always @ (*) begin
    if (((huffStream_7_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        huffStream_7_din_local = zext_ln120_fu_291_p1;
    end else if (((1'b0 == ap_block_state5) & (last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        huffStream_7_din_local = zext_ln73_fu_205_p1;
    end else begin
        huffStream_7_din_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        huffStream_7_write = grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_huffStream_7_write;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        huffStream_7_write = grp_bitPackingStatic_Pipeline_bitpack_fu_101_huffStream_7_write;
    end else begin
        huffStream_7_write = huffStream_7_write_local;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5) & (last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((huffStream_7_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        huffStream_7_write_local = 1'b1;
    end else begin
        huffStream_7_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((hufCodeStream_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5) & (last_block_loc_fu_72 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b0 == ap_block_state5) & (last_block_loc_load_load_fu_139_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((huffStream_7_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln89_fu_175_p2 = (grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out + 8'd11);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((last_block_loc_fu_72 == 1'd1) & (huffStream_7_full_n == 1'b0));
end

assign grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start = grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_ap_start_reg;

assign grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start = grp_bitPackingStatic_Pipeline_bitpack_fu_101_ap_start_reg;

assign icmp_ln81_fu_149_p2 = ((trunc_ln50_fu_145_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_169_p2 = ((trunc_ln46_fu_161_p1 != 3'd0) ? 1'b1 : 1'b0);

assign last_block_loc_load_load_fu_139_p1 = last_block_loc_fu_72;

assign localBits_idx_3_fu_245_p3 = ((icmp_ln81_reg_363[0:0] == 1'b1) ? localBits_idx_fu_219_p2 : localBits_idx_48_fu_233_p2);

assign localBits_idx_45_fu_155_p2 = (grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out + 8'd3);

assign localBits_idx_46_fu_181_p2 = (add_ln89_fu_175_p2 - zext_ln87_fu_165_p1);

assign localBits_idx_47_fu_187_p3 = ((icmp_ln87_fu_169_p2[0:0] == 1'b1) ? localBits_idx_46_fu_181_p2 : localBits_idx_45_fu_155_p2);

assign localBits_idx_48_fu_233_p2 = (localBits_idx_47_reg_369 + 8'd32);

assign localBits_idx_fu_219_p2 = (grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out + 8'd40);

assign or_ln79_fu_256_p2 = (trunc_ln79_fu_252_p1 | grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_out);

assign packedBits_fu_271_p3 = {{tmp_reg_385}, {or_ln79_reg_380}};

assign shl_ln100_fu_213_p2 = 64'd1099494850560 << zext_ln100_fu_210_p1;

assign shl_ln94_fu_227_p2 = 64'd4294901760 << zext_ln94_fu_224_p1;

assign shl_pn_fu_238_p3 = ((icmp_ln81_reg_363[0:0] == 1'b1) ? shl_ln100_fu_213_p2 : shl_ln94_fu_227_p2);

assign tmp_231_fu_281_p4 = {{{{1'd0}, {grp_bitPackingStatic_Pipeline_VITIS_LOOP_103_2_fu_116_outValue_data_181_out}}}, {8'd0}};

assign tmp_s_fu_195_p4 = {{{{1'd0}, {grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_176_out}}}, {grp_bitPackingStatic_Pipeline_bitpack_fu_101_outValue_data_175_out}};

assign trunc_ln46_fu_161_p1 = localBits_idx_45_fu_155_p2[2:0];

assign trunc_ln50_fu_145_p1 = grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out[2:0];

assign trunc_ln79_fu_252_p1 = shl_pn_fu_238_p3[31:0];

assign zext_ln100_fu_210_p1 = grp_bitPackingStatic_Pipeline_bitpack_fu_101_localBits_idx_out;

assign zext_ln120_fu_291_p1 = tmp_231_fu_281_p4;

assign zext_ln73_fu_205_p1 = tmp_s_fu_195_p4;

assign zext_ln87_fu_165_p1 = trunc_ln46_fu_161_p1;

assign zext_ln94_fu_224_p1 = localBits_idx_47_reg_369;

endmodule //gzipcMulticoreStreaming_bitPackingStatic
