
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.47

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.43    0.43   library removal time
                                  0.43   data required time
-----------------------------------------------------------------------------
                                  0.43   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  1.30   slack (MET)


Startpoint: din[0] (input port clocked by core_clock)
Endpoint: mem[2][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     7    0.04    0.00    0.00    0.20 v din[0] (in)
                                         din[0] (net)
                  0.00    0.00    0.20 v _695_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.19    0.39 v _695_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _076_ (net)
                  0.06    0.00    0.39 v mem[2][0]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[2][0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.14    0.42    0.42 v rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.14    0.00    0.42 v _414_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.11    0.09    0.52 ^ _414_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.11    0.00    0.52 ^ _791_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.41    0.39    0.91 ^ _791_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _388_ (net)
                  0.41    0.00    0.91 ^ _439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.50    0.39    1.30 ^ _439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _181_ (net)
                  0.50    0.00    1.30 ^ _476_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.51    0.40    1.71 ^ _476_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _217_ (net)
                  0.51    0.00    1.71 ^ _598_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.14    1.85 v _598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _333_ (net)
                  0.25    0.00    1.85 v _600_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.28    0.21    2.06 ^ _600_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _335_ (net)
                  0.28    0.00    2.06 ^ _601_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.01    0.21    0.15    2.21 v _601_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _336_ (net)
                  0.21    0.00    2.21 v _604_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.19    0.17    2.37 ^ _604_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _011_ (net)
                  0.19    0.00    2.37 ^ dout[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: dout[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
    18    0.17    1.31    1.52    1.72 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_1)
                                         net1 (net)
                  1.31    0.00    1.72 ^ dout[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.72   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.38    9.62   library recovery time
                                  9.62   data required time
-----------------------------------------------------------------------------
                                  9.62   data required time
                                 -1.72   data arrival time
-----------------------------------------------------------------------------
                                  7.89   slack (MET)


Startpoint: rd_ptr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.05    0.14    0.42    0.42 v rd_ptr[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr[0] (net)
                  0.14    0.00    0.42 v _414_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.11    0.09    0.52 ^ _414_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _002_ (net)
                  0.11    0.00    0.52 ^ _791_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.41    0.39    0.91 ^ _791_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _388_ (net)
                  0.41    0.00    0.91 ^ _439_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.50    0.39    1.30 ^ _439_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _181_ (net)
                  0.50    0.00    1.30 ^ _476_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    10    0.13    0.51    0.40    1.71 ^ _476_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _217_ (net)
                  0.51    0.00    1.71 ^ _598_/B1 (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
     1    0.01    0.25    0.14    1.85 v _598_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi22_2)
                                         _333_ (net)
                  0.25    0.00    1.85 v _600_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.28    0.21    2.06 ^ _600_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _335_ (net)
                  0.28    0.00    2.06 ^ _601_/A4 (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
     1    0.01    0.21    0.15    2.21 v _601_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor4_2)
                                         _336_ (net)
                  0.21    0.00    2.21 v _604_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.19    0.17    2.37 ^ _604_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _011_ (net)
                  0.19    0.00    2.37 ^ dout[7]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.37   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ dout[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -2.37   data arrival time
-----------------------------------------------------------------------------
                                  7.47   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.58e-02   4.58e-03   8.61e-08   3.04e-02  44.8%
Combinational          2.65e-02   1.10e-02   9.58e-08   3.74e-02  55.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.23e-02   1.56e-02   1.82e-07   6.78e-02 100.0%
                          77.1%      22.9%       0.0%
