<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/1.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="VERID" description="Version ID Register">
    <alias type="CMSIS" value="VERID"/>
    <bit_field_array offset="0" width="16" item_width="1" name="FEATURE" access="RO" reset_value="0" description="Feature Specification Number">
      <alias type="CMSIS" value="FLEXIO_VERID_FEATURE(x)"/>
    </bit_field_array>
    <bit_field offset="16" width="8" name="MINOR" access="RO" reset_value="0x1" description="Minor Version Number">
      <alias type="CMSIS" value="FLEXIO_VERID_MINOR(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="MAJOR" access="RO" reset_value="0x1" description="Major Version Number">
      <alias type="CMSIS" value="FLEXIO_VERID_MAJOR(x)"/>
    </bit_field>
  </register>
  <register offset="0x4" width="32" name="PARAM" description="Parameter Register">
    <alias type="CMSIS" value="PARAM"/>
    <bit_field offset="0" width="8" name="SHIFTER" access="RO" reset_value="0x4" description="Shifter Number">
      <alias type="CMSIS" value="FLEXIO_PARAM_SHIFTER(x)"/>
    </bit_field>
    <bit_field offset="8" width="8" name="TIMER" access="RO" reset_value="0x4" description="Timer Number">
      <alias type="CMSIS" value="FLEXIO_PARAM_TIMER(x)"/>
    </bit_field>
    <bit_field offset="16" width="8" name="PIN" access="RO" reset_value="0x8" description="Pin Number">
      <alias type="CMSIS" value="FLEXIO_PARAM_PIN(x)"/>
    </bit_field>
    <bit_field offset="24" width="8" name="TRIGGER" access="RO" reset_value="0x4" description="Trigger Number">
      <alias type="CMSIS" value="FLEXIO_PARAM_TRIGGER(x)"/>
    </bit_field>
  </register>
  <register offset="0x8" width="32" name="CTRL" description="FlexIO Control Register">
    <alias type="CMSIS" value="CTRL"/>
    <bit_field offset="0" width="1" name="FLEXEN" access="RW" reset_value="0" description="FlexIO Enable">
      <alias type="CMSIS" value="FLEXIO_CTRL_FLEXEN(x)"/>
    </bit_field>
    <bit_field offset="1" width="1" name="SWRST" access="RW" reset_value="0" description="Software Reset">
      <alias type="CMSIS" value="FLEXIO_CTRL_SWRST(x)"/>
    </bit_field>
    <bit_field offset="2" width="1" name="FASTACC" access="RW" reset_value="0" description="Fast Access">
      <alias type="CMSIS" value="FLEXIO_CTRL_FASTACC(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="27" reset_value="0"/>
    <bit_field offset="30" width="1" name="DBGE" access="RW" reset_value="0" description="Debug Enable">
      <alias type="CMSIS" value="FLEXIO_CTRL_DBGE(x)"/>
    </bit_field>
    <bit_field offset="31" width="1" name="DOZEN" access="RW" reset_value="0" description="Doze Enable">
      <alias type="CMSIS" value="FLEXIO_CTRL_DOZEN(x)"/>
    </bit_field>
  </register>
  <register offset="0xC" width="32" name="PIN" description="Pin State Register">
    <alias type="CMSIS" value="PIN"/>
    <bit_field offset="0" width="8" name="PDI" access="RO" reset_value="0" description="Pin Data Input">
      <alias type="CMSIS" value="FLEXIO_PIN_PDI(x)"/>
    </bit_field>
    <reserved_bit_field offset="8" width="24" reset_value="0"/>
  </register>
  <register offset="0x10" width="32" name="SHIFTSTAT" description="Shifter Status Register">
    <alias type="CMSIS" value="SHIFTSTAT"/>
    <bit_field offset="0" width="4" name="SSF" access="W1C" reset_value="0" description="Shifter Status Flag">
      <alias type="CMSIS" value="FLEXIO_SHIFTSTAT_SSF(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x14" width="32" name="SHIFTERR" description="Shifter Error Register">
    <alias type="CMSIS" value="SHIFTERR"/>
    <bit_field offset="0" width="4" name="SEF" access="W1C" reset_value="0" description="Shifter Error Flags">
      <alias type="CMSIS" value="FLEXIO_SHIFTERR_SEF(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x18" width="32" name="TIMSTAT" description="Timer Status Register">
    <alias type="CMSIS" value="TIMSTAT"/>
    <bit_field offset="0" width="4" name="TSF" access="W1C" reset_value="0" description="Timer Status Flags">
      <alias type="CMSIS" value="FLEXIO_TIMSTAT_TSF(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x20" width="32" name="SHIFTSIEN" description="Shifter Status Interrupt Enable">
    <alias type="CMSIS" value="SHIFTSIEN"/>
    <bit_field offset="0" width="4" name="SSIE" access="RW" reset_value="0" description="Shifter Status Interrupt Enable">
      <alias type="CMSIS" value="FLEXIO_SHIFTSIEN_SSIE(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x24" width="32" name="SHIFTEIEN" description="Shifter Error Interrupt Enable">
    <alias type="CMSIS" value="SHIFTEIEN"/>
    <bit_field offset="0" width="4" name="SEIE" access="RW" reset_value="0" description="Shifter Error Interrupt Enable">
      <alias type="CMSIS" value="FLEXIO_SHIFTEIEN_SEIE(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x28" width="32" name="TIMIEN" description="Timer Interrupt Enable Register">
    <alias type="CMSIS" value="TIMIEN"/>
    <bit_field offset="0" width="4" name="TEIE" access="RW" reset_value="0" description="Timer Status Interrupt Enable">
      <alias type="CMSIS" value="FLEXIO_TIMIEN_TEIE(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x30" width="32" name="SHIFTSDEN" description="Shifter Status DMA Enable">
    <alias type="CMSIS" value="SHIFTSDEN"/>
    <bit_field offset="0" width="4" name="SSDE" access="RW" reset_value="0" description="Shifter Status DMA Enable">
      <alias type="CMSIS" value="FLEXIO_SHIFTSDEN_SSDE(x)"/>
    </bit_field>
    <reserved_bit_field offset="4" width="28" reset_value="0"/>
  </register>
  <register offset="0x80" width="32" name="SHIFTCTL0" description="Shifter Control N Register">
    <alias type="CMSIS" value="SHIFTCTL[0]"/>
    <bit_field offset="0" width="3" name="SMOD" access="RW" reset_value="0" description="Shifter Mode">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_SMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="4" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Shifter Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Shifter Pin Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Shifter Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="5" reset_value="0"/>
    <bit_field offset="23" width="1" name="TIMPOL" access="RW" reset_value="0" description="Timer Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="2" name="TIMSEL" access="RW" reset_value="0" description="Timer Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x84" width="32" name="SHIFTCTL1" description="Shifter Control N Register">
    <alias type="CMSIS" value="SHIFTCTL[1]"/>
    <bit_field offset="0" width="3" name="SMOD" access="RW" reset_value="0" description="Shifter Mode">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_SMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="4" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Shifter Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Shifter Pin Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Shifter Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="5" reset_value="0"/>
    <bit_field offset="23" width="1" name="TIMPOL" access="RW" reset_value="0" description="Timer Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="2" name="TIMSEL" access="RW" reset_value="0" description="Timer Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x88" width="32" name="SHIFTCTL2" description="Shifter Control N Register">
    <alias type="CMSIS" value="SHIFTCTL[2]"/>
    <bit_field offset="0" width="3" name="SMOD" access="RW" reset_value="0" description="Shifter Mode">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_SMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="4" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Shifter Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Shifter Pin Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Shifter Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="5" reset_value="0"/>
    <bit_field offset="23" width="1" name="TIMPOL" access="RW" reset_value="0" description="Timer Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="2" name="TIMSEL" access="RW" reset_value="0" description="Timer Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x8C" width="32" name="SHIFTCTL3" description="Shifter Control N Register">
    <alias type="CMSIS" value="SHIFTCTL[3]"/>
    <bit_field offset="0" width="3" name="SMOD" access="RW" reset_value="0" description="Shifter Mode">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_SMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="3" width="4" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Shifter Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Shifter Pin Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Shifter Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="5" reset_value="0"/>
    <bit_field offset="23" width="1" name="TIMPOL" access="RW" reset_value="0" description="Timer Polarity">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="2" name="TIMSEL" access="RW" reset_value="0" description="Timer Select">
      <alias type="CMSIS" value="FLEXIO_SHIFTCTL_TIMSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x100" width="32" name="SHIFTCFG0" description="Shifter Configuration N Register">
    <alias type="CMSIS" value="SHIFTCFG[0]"/>
    <bit_field offset="0" width="2" name="SSTART" access="RW" reset_value="0" description="Shifter Start bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="SSTOP" access="RW" reset_value="0" description="Shifter Stop bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="1" name="INSRC" access="RW" reset_value="0" description="Input Source">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_INSRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="7" reset_value="0"/>
    <reserved_bit_field offset="16" width="5" reset_value="0"/>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x104" width="32" name="SHIFTCFG1" description="Shifter Configuration N Register">
    <alias type="CMSIS" value="SHIFTCFG[1]"/>
    <bit_field offset="0" width="2" name="SSTART" access="RW" reset_value="0" description="Shifter Start bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="SSTOP" access="RW" reset_value="0" description="Shifter Stop bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="1" name="INSRC" access="RW" reset_value="0" description="Input Source">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_INSRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="7" reset_value="0"/>
    <reserved_bit_field offset="16" width="5" reset_value="0"/>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x108" width="32" name="SHIFTCFG2" description="Shifter Configuration N Register">
    <alias type="CMSIS" value="SHIFTCFG[2]"/>
    <bit_field offset="0" width="2" name="SSTART" access="RW" reset_value="0" description="Shifter Start bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="SSTOP" access="RW" reset_value="0" description="Shifter Stop bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="1" name="INSRC" access="RW" reset_value="0" description="Input Source">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_INSRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="7" reset_value="0"/>
    <reserved_bit_field offset="16" width="5" reset_value="0"/>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x10C" width="32" name="SHIFTCFG3" description="Shifter Configuration N Register">
    <alias type="CMSIS" value="SHIFTCFG[3]"/>
    <bit_field offset="0" width="2" name="SSTART" access="RW" reset_value="0" description="Shifter Start bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="SSTOP" access="RW" reset_value="0" description="Shifter Stop bit">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_SSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="1" reset_value="0"/>
    <reserved_bit_field offset="7" width="1" reset_value="0"/>
    <bit_field offset="8" width="1" name="INSRC" access="RW" reset_value="0" description="Input Source">
      <alias type="CMSIS" value="FLEXIO_SHIFTCFG_INSRC(x)"/>
    </bit_field>
    <reserved_bit_field offset="9" width="7" reset_value="0"/>
    <reserved_bit_field offset="16" width="5" reset_value="0"/>
    <reserved_bit_field offset="21" width="11" reset_value="0"/>
  </register>
  <register offset="0x200" width="32" name="SHIFTBUF0" description="Shifter Buffer N Register">
    <alias type="CMSIS" value="SHIFTBUF[0]"/>
    <bit_field offset="0" width="32" name="SHIFTBUF" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUF_SHIFTBUF(x)"/>
    </bit_field>
  </register>
  <register offset="0x204" width="32" name="SHIFTBUF1" description="Shifter Buffer N Register">
    <alias type="CMSIS" value="SHIFTBUF[1]"/>
    <bit_field offset="0" width="32" name="SHIFTBUF" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUF_SHIFTBUF(x)"/>
    </bit_field>
  </register>
  <register offset="0x208" width="32" name="SHIFTBUF2" description="Shifter Buffer N Register">
    <alias type="CMSIS" value="SHIFTBUF[2]"/>
    <bit_field offset="0" width="32" name="SHIFTBUF" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUF_SHIFTBUF(x)"/>
    </bit_field>
  </register>
  <register offset="0x20C" width="32" name="SHIFTBUF3" description="Shifter Buffer N Register">
    <alias type="CMSIS" value="SHIFTBUF[3]"/>
    <bit_field offset="0" width="32" name="SHIFTBUF" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUF_SHIFTBUF(x)"/>
    </bit_field>
  </register>
  <register offset="0x280" width="32" name="SHIFTBUFBIS0" description="Shifter Buffer N Bit Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBIS[0]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBIS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)"/>
    </bit_field>
  </register>
  <register offset="0x284" width="32" name="SHIFTBUFBIS1" description="Shifter Buffer N Bit Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBIS[1]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBIS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)"/>
    </bit_field>
  </register>
  <register offset="0x288" width="32" name="SHIFTBUFBIS2" description="Shifter Buffer N Bit Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBIS[2]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBIS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)"/>
    </bit_field>
  </register>
  <register offset="0x28C" width="32" name="SHIFTBUFBIS3" description="Shifter Buffer N Bit Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBIS[3]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBIS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x)"/>
    </bit_field>
  </register>
  <register offset="0x300" width="32" name="SHIFTBUFBYS0" description="Shifter Buffer N Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBYS[0]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBYS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)"/>
    </bit_field>
  </register>
  <register offset="0x304" width="32" name="SHIFTBUFBYS1" description="Shifter Buffer N Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBYS[1]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBYS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)"/>
    </bit_field>
  </register>
  <register offset="0x308" width="32" name="SHIFTBUFBYS2" description="Shifter Buffer N Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBYS[2]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBYS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)"/>
    </bit_field>
  </register>
  <register offset="0x30C" width="32" name="SHIFTBUFBYS3" description="Shifter Buffer N Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBYS[3]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBYS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x)"/>
    </bit_field>
  </register>
  <register offset="0x380" width="32" name="SHIFTBUFBBS0" description="Shifter Buffer N Bit Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBBS[0]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBBS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)"/>
    </bit_field>
  </register>
  <register offset="0x384" width="32" name="SHIFTBUFBBS1" description="Shifter Buffer N Bit Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBBS[1]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBBS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)"/>
    </bit_field>
  </register>
  <register offset="0x388" width="32" name="SHIFTBUFBBS2" description="Shifter Buffer N Bit Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBBS[2]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBBS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)"/>
    </bit_field>
  </register>
  <register offset="0x38C" width="32" name="SHIFTBUFBBS3" description="Shifter Buffer N Bit Byte Swapped Register">
    <alias type="CMSIS" value="SHIFTBUFBBS[3]"/>
    <bit_field offset="0" width="32" name="SHIFTBUFBBS" access="RW" reset_value="0" description="Shift Buffer">
      <alias type="CMSIS" value="FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x)"/>
    </bit_field>
  </register>
  <register offset="0x400" width="32" name="TIMCTL0" description="Timer Control N Register">
    <alias type="CMSIS" value="TIMCTL[0]"/>
    <bit_field offset="0" width="2" name="TIMOD" access="RW" reset_value="0" description="Timer Mode">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TIMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="5" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Timer Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Timer Pin Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Timer Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="4" reset_value="0"/>
    <bit_field offset="22" width="1" name="TRGSRC" access="RW" reset_value="0" description="Trigger Source">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSRC(x)"/>
    </bit_field>
    <bit_field offset="23" width="1" name="TRGPOL" access="RW" reset_value="0" description="Trigger Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRGSEL" access="RW" reset_value="0" description="Trigger Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x404" width="32" name="TIMCTL1" description="Timer Control N Register">
    <alias type="CMSIS" value="TIMCTL[1]"/>
    <bit_field offset="0" width="2" name="TIMOD" access="RW" reset_value="0" description="Timer Mode">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TIMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="5" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Timer Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Timer Pin Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Timer Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="4" reset_value="0"/>
    <bit_field offset="22" width="1" name="TRGSRC" access="RW" reset_value="0" description="Trigger Source">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSRC(x)"/>
    </bit_field>
    <bit_field offset="23" width="1" name="TRGPOL" access="RW" reset_value="0" description="Trigger Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRGSEL" access="RW" reset_value="0" description="Trigger Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x408" width="32" name="TIMCTL2" description="Timer Control N Register">
    <alias type="CMSIS" value="TIMCTL[2]"/>
    <bit_field offset="0" width="2" name="TIMOD" access="RW" reset_value="0" description="Timer Mode">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TIMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="5" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Timer Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Timer Pin Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Timer Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="4" reset_value="0"/>
    <bit_field offset="22" width="1" name="TRGSRC" access="RW" reset_value="0" description="Trigger Source">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSRC(x)"/>
    </bit_field>
    <bit_field offset="23" width="1" name="TRGPOL" access="RW" reset_value="0" description="Trigger Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRGSEL" access="RW" reset_value="0" description="Trigger Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x40C" width="32" name="TIMCTL3" description="Timer Control N Register">
    <alias type="CMSIS" value="TIMCTL[3]"/>
    <bit_field offset="0" width="2" name="TIMOD" access="RW" reset_value="0" description="Timer Mode">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TIMOD(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="5" reset_value="0"/>
    <bit_field offset="7" width="1" name="PINPOL" access="RW" reset_value="0" description="Timer Pin Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINPOL(x)"/>
    </bit_field>
    <bit_field offset="8" width="3" name="PINSEL" access="RW" reset_value="0" description="Timer Pin Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="5" reset_value="0"/>
    <bit_field offset="16" width="2" name="PINCFG" access="RW" reset_value="0" description="Timer Pin Configuration">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_PINCFG(x)"/>
    </bit_field>
    <reserved_bit_field offset="18" width="4" reset_value="0"/>
    <bit_field offset="22" width="1" name="TRGSRC" access="RW" reset_value="0" description="Trigger Source">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSRC(x)"/>
    </bit_field>
    <bit_field offset="23" width="1" name="TRGPOL" access="RW" reset_value="0" description="Trigger Polarity">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGPOL(x)"/>
    </bit_field>
    <bit_field offset="24" width="4" name="TRGSEL" access="RW" reset_value="0" description="Trigger Select">
      <alias type="CMSIS" value="FLEXIO_TIMCTL_TRGSEL(x)"/>
    </bit_field>
    <reserved_bit_field offset="28" width="4" reset_value="0"/>
  </register>
  <register offset="0x480" width="32" name="TIMCFG0" description="Timer Configuration N Register">
    <alias type="CMSIS" value="TIMCFG[0]"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="TSTART" access="RW" reset_value="0" description="Timer Start Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="TSTOP" access="RW" reset_value="0" description="Timer Stop Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="3" name="TIMENA" access="RW" reset_value="0" description="Timer Enable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMENA(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="TIMDIS" access="RW" reset_value="0" description="Timer Disable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDIS(x)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="TIMRST" access="RW" reset_value="0" description="Timer Reset">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMRST(x)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="2" name="TIMDEC" access="RW" reset_value="0" description="Timer Decrement">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDEC(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="2" name="TIMOUT" access="RW" reset_value="0" description="Timer Output">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMOUT(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x484" width="32" name="TIMCFG1" description="Timer Configuration N Register">
    <alias type="CMSIS" value="TIMCFG[1]"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="TSTART" access="RW" reset_value="0" description="Timer Start Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="TSTOP" access="RW" reset_value="0" description="Timer Stop Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="3" name="TIMENA" access="RW" reset_value="0" description="Timer Enable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMENA(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="TIMDIS" access="RW" reset_value="0" description="Timer Disable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDIS(x)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="TIMRST" access="RW" reset_value="0" description="Timer Reset">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMRST(x)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="2" name="TIMDEC" access="RW" reset_value="0" description="Timer Decrement">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDEC(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="2" name="TIMOUT" access="RW" reset_value="0" description="Timer Output">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMOUT(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x488" width="32" name="TIMCFG2" description="Timer Configuration N Register">
    <alias type="CMSIS" value="TIMCFG[2]"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="TSTART" access="RW" reset_value="0" description="Timer Start Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="TSTOP" access="RW" reset_value="0" description="Timer Stop Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="3" name="TIMENA" access="RW" reset_value="0" description="Timer Enable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMENA(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="TIMDIS" access="RW" reset_value="0" description="Timer Disable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDIS(x)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="TIMRST" access="RW" reset_value="0" description="Timer Reset">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMRST(x)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="2" name="TIMDEC" access="RW" reset_value="0" description="Timer Decrement">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDEC(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="2" name="TIMOUT" access="RW" reset_value="0" description="Timer Output">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMOUT(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x48C" width="32" name="TIMCFG3" description="Timer Configuration N Register">
    <alias type="CMSIS" value="TIMCFG[3]"/>
    <reserved_bit_field offset="0" width="1" reset_value="0"/>
    <bit_field offset="1" width="1" name="TSTART" access="RW" reset_value="0" description="Timer Start Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTART(x)"/>
    </bit_field>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <bit_field offset="4" width="2" name="TSTOP" access="RW" reset_value="0" description="Timer Stop Bit">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TSTOP(x)"/>
    </bit_field>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <bit_field offset="8" width="3" name="TIMENA" access="RW" reset_value="0" description="Timer Enable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMENA(x)"/>
    </bit_field>
    <reserved_bit_field offset="11" width="1" reset_value="0"/>
    <bit_field offset="12" width="3" name="TIMDIS" access="RW" reset_value="0" description="Timer Disable">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDIS(x)"/>
    </bit_field>
    <reserved_bit_field offset="15" width="1" reset_value="0"/>
    <bit_field offset="16" width="3" name="TIMRST" access="RW" reset_value="0" description="Timer Reset">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMRST(x)"/>
    </bit_field>
    <reserved_bit_field offset="19" width="1" reset_value="0"/>
    <bit_field offset="20" width="2" name="TIMDEC" access="RW" reset_value="0" description="Timer Decrement">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMDEC(x)"/>
    </bit_field>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <bit_field offset="24" width="2" name="TIMOUT" access="RW" reset_value="0" description="Timer Output">
      <alias type="CMSIS" value="FLEXIO_TIMCFG_TIMOUT(x)"/>
    </bit_field>
    <reserved_bit_field offset="26" width="6" reset_value="0"/>
  </register>
  <register offset="0x500" width="32" name="TIMCMP0" description="Timer Compare N Register">
    <alias type="CMSIS" value="TIMCMP[0]"/>
    <bit_field offset="0" width="16" name="CMP" access="RW" reset_value="0" description="Timer Compare Value">
      <alias type="CMSIS" value="FLEXIO_TIMCMP_CMP(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x504" width="32" name="TIMCMP1" description="Timer Compare N Register">
    <alias type="CMSIS" value="TIMCMP[1]"/>
    <bit_field offset="0" width="16" name="CMP" access="RW" reset_value="0" description="Timer Compare Value">
      <alias type="CMSIS" value="FLEXIO_TIMCMP_CMP(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x508" width="32" name="TIMCMP2" description="Timer Compare N Register">
    <alias type="CMSIS" value="TIMCMP[2]"/>
    <bit_field offset="0" width="16" name="CMP" access="RW" reset_value="0" description="Timer Compare Value">
      <alias type="CMSIS" value="FLEXIO_TIMCMP_CMP(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
  <register offset="0x50C" width="32" name="TIMCMP3" description="Timer Compare N Register">
    <alias type="CMSIS" value="TIMCMP[3]"/>
    <bit_field offset="0" width="16" name="CMP" access="RW" reset_value="0" description="Timer Compare Value">
      <alias type="CMSIS" value="FLEXIO_TIMCMP_CMP(x)"/>
    </bit_field>
    <reserved_bit_field offset="16" width="16" reset_value="0"/>
  </register>
</regs:peripheral>