// Seed: 1481311992
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5, id_6;
  logic id_7;
  ;
endmodule
module module_1 ();
  tri1 id_1, id_2, id_3, id_4;
  logic id_5;
  parameter id_6 = 1 | -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
  assign id_2 = -1'h0;
  int id_7;
  wire id_8;
  wire [1 : 1] id_9;
endmodule
module module_2 (
    output logic id_0,
    input  tri   id_1
);
  always_latch id_0 <= id_1 + id_1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  logic id_4;
  ;
  logic id_5;
  ;
endmodule
