[{"DBLP title": "FuzzRoute: A Thermally Efficient Congestion-Free Global Routing Method for Three-Dimensional Integrated Circuits.", "DBLP authors": ["Debashri Roy", "Prasun Ghosal", "Saraju P. Mohanty"], "year": 2015, "doi": "https://doi.org/10.1145/2767127", "OA papers": [{"PaperId": "https://openalex.org/W2182765545", "PaperTitle": "FuzzRoute", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "University of North Texas": 1.0}, "Authors": ["Debashri Roy", "Prasun Ghosal", "Saraju P. Mohanty"]}]}, {"DBLP title": "Layout Decomposition with Pairwise Coloring and Adaptive Multi-Start for Triple Patterning Lithography.", "DBLP authors": ["Ye Zhang", "Wai-Shing Luk", "Yunfeng Yang", "Hai Zhou", "Changhao Yan", "David Z. Pan", "Xuan Zeng"], "year": 2015, "doi": "https://doi.org/10.1145/2764904", "OA papers": [{"PaperId": "https://openalex.org/W2184406719", "PaperTitle": "Layout Decomposition with Pairwise Coloring and Adaptive Multi-Start for Triple Patterning Lithography", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Fudan University": 5.0, "Northwestern Univ., Evanston, IL#TAB#": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Ye Zhang", "Wai-Shing Luk", "Yunfeng Yang", "Hai Zhou", "Changhao Yan", "David Z. Pan", "Xuan Zeng"]}]}, {"DBLP title": "DARP-MP: Dynamically Adaptable Resilient Pipeline Design in Multicore Processors.", "DBLP authors": ["Hu Chen", "Sanghamitra Roy", "Koushik Chakraborty"], "year": 2015, "doi": "https://doi.org/10.1145/2755558", "OA papers": [{"PaperId": "https://openalex.org/W2183118678", "PaperTitle": "DARP-MP", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Hu Chen", "Sanghamitra Roy", "Koushik Chakraborty"]}]}, {"DBLP title": "Memory Management Scheme to Improve Utilization Efficiency and Provide Fast Contiguous Allocation without a Statically Reserved Area.", "DBLP authors": ["Myungsun Kim", "Jinkyu Koo", "Hyojung Lee", "James R. Geraci"], "year": 2015, "doi": "https://doi.org/10.1145/2770871", "OA papers": [{"PaperId": "https://openalex.org/W2187091322", "PaperTitle": "Memory Management Scheme to Improve Utilization Efficiency and Provide Fast Contiguous Allocation without a Statically Reserved Area", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Seoul National University and Samsung Electronics, Republic of Korea": 1.0, "Samsung (South Korea)": 3.0}, "Authors": ["Myungsun Kim", "Jin-Kyu Koo", "Hyo-Jung Lee", "James R. Geraci"]}]}, {"DBLP title": "Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design.", "DBLP authors": ["Fabian Oboril", "Mehdi Baradaran Tahoori"], "year": 2015, "doi": "https://doi.org/10.1145/2783435", "OA papers": [{"PaperId": "https://openalex.org/W2185829336", "PaperTitle": "Exploiting Instruction Set Encoding for Aging-Aware Microprocessor Design", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Karlsruhe Institute of Technology": 2.0}, "Authors": ["Fabian Oboril", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Locality-Aware Network Utilization Balancing in NoCs.", "DBLP authors": ["Ankit More", "Baris Taskin"], "year": 2015, "doi": "https://doi.org/10.1145/2743012", "OA papers": [{"PaperId": "https://openalex.org/W2185021801", "PaperTitle": "Locality-Aware Network Utilization Balancing in NoCs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Ankit More", "Baris Taskin"]}]}, {"DBLP title": "Adaptive Burst-Writes (ABW): Memory Requests Scheduling to Reduce Write-Induced Interference.", "DBLP authors": ["Hsiang-Yun Cheng", "Mary Jane Irwin", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1145/2753757", "OA papers": [{"PaperId": "https://openalex.org/W2186359646", "PaperTitle": "Adaptive Burst-Writes (ABW)", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Pennsylvania State University": 2.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Hsiang-Yun Cheng", "Mary Jane Irwin", "Yuan Xie"]}]}, {"DBLP title": "An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems.", "DBLP authors": ["Gilberto Ochoa-Ruiz", "S\u00e9bastien Guillet", "Florent de Lamotte", "\u00c9ric Rutten", "El-Bay Bourennane", "Jean-Philippe Diguet", "Guy Gogniat"], "year": 2015, "doi": "https://doi.org/10.1145/2800784", "OA papers": [{"PaperId": "https://openalex.org/W4300723706", "PaperTitle": "An MDE Approach for Rapid Prototyping and Implementation of Dynamic Reconfigurable Systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Lab-STICC, Lorient, France": 4.0, "LIARA Laboratory, Qu\u00e9bec, Canada": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "Laboratoire d\u2019\u00c9lectronique, Informatique et Image": 1.0}, "Authors": ["Gilberto Ochoa Ruiz", "Guillet S\u00e9bastien", "Florent de Lamotte", "Eric Rutten", "El-Bay Bourennane", "Jean-Philippe Diguet", "Guy Gogniat"]}]}, {"DBLP title": "Clock Period Minimization with Minimum Leakage Power.", "DBLP authors": ["Shih-Hsu Huang", "Hua-Hsin Yeh", "Yow-Tyng Nieh"], "year": 2015, "doi": "https://doi.org/10.1145/2778954", "OA papers": [{"PaperId": "https://openalex.org/W2183222073", "PaperTitle": "Clock Period Minimization with Minimum Leakage Power", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Chung Yuan Christian University": 2.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Shih-Hsu Huang", "Hua-Hsin Yeh", "Yow-Tyng Nieh"]}]}, {"DBLP title": "A Finite-Point Method for Efficient Gate Characterization Under Multiple Input Switching.", "DBLP authors": ["Anupama R. Subramaniam", "Janet Roveda", "Yu Cao"], "year": 2015, "doi": "https://doi.org/10.1145/2778970", "OA papers": [{"PaperId": "https://openalex.org/W2188437737", "PaperTitle": "A Finite-Point Method for Efficient Gate Characterization Under Multiple Input Switching", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Arizona State University": 2.0, "University of Arizona": 1.0}, "Authors": ["Anupama R. Subramaniam", "Janet Roveda", "Yu Cao"]}]}, {"DBLP title": "Lowering Minimum Supply Voltage for Power-Efficient Cache Design by Exploiting Data Redundancy.", "DBLP authors": ["Dongha Jung", "Hokyoon Lee", "Seon Wook Kim"], "year": 2015, "doi": "https://doi.org/10.1145/2795229", "OA papers": [{"PaperId": "https://openalex.org/W2185403945", "PaperTitle": "Lowering Minimum Supply Voltage for Power-Efficient Cache Design by Exploiting Data Redundancy", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea University": 3.0}, "Authors": ["Dongha Jung", "Hokyoon Lee", "Seon Jeong Kim"]}]}, {"DBLP title": "Complementary Synthesis for Encoder with Flow Control Mechanism.", "DBLP authors": ["Ying Qin", "ShengYu Shen", "Qingbo Wu", "Huadong Dai", "Yan Jia"], "year": 2015, "doi": "https://doi.org/10.1145/2794079", "OA papers": [{"PaperId": "https://openalex.org/W2182762928", "PaperTitle": "Complementary Synthesis for Encoder with Flow Control Mechanism", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National University of Defense Technology": 5.0}, "Authors": ["Ying Qin", "ShengYu Shen", "Qingbo Wu", "Huadong Dai", "Yan Jia"]}]}, {"DBLP title": "Enhanced Test Compaction for Multicycle Broadside Tests by Using State Complementation.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1145/2778953", "OA papers": [{"PaperId": "https://openalex.org/W2190312426", "PaperTitle": "Enhanced Test Compaction for Multicycle Broadside Tests by Using State Complementation", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing.", "DBLP authors": ["Seetal Potluri", "Satya Trinadh", "Ch. Sobhan Babu", "V. Kamakoti", "Nitin Chandrachoodan"], "year": 2015, "doi": "https://doi.org/10.1145/2790297", "OA papers": [{"PaperId": "https://openalex.org/W2196330920", "PaperTitle": "DFT Assisted Techniques for Peak Launch-to-Capture Power Reduction during Launch-On-Shift At-Speed Testing", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Madras": 3.0, "IIT,Hyderabad": 2.0}, "Authors": ["Seetal Potluri", "A. Satya Trinadh", "Sobhan Babu Ch.", "Vikramshankar Kamakoti", "Nitin Chandrachoodan"]}]}, {"DBLP title": "Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs.", "DBLP authors": ["Chien-Chih Huang", "Chin-Long Wey", "Jwu-E Chen", "Pei-Wen Luo"], "year": 2015, "doi": "https://doi.org/10.1145/2770872", "OA papers": [{"PaperId": "https://openalex.org/W2194574225", "PaperTitle": "Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Central University": 1.5, "Industrial Technology Research Institute": 1.5, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chien-Chih Huang", "Chin-Long Wey", "Jwu E. Chen", "Pei-Wen Luo"]}]}, {"DBLP title": "A New Uncertainty Budgeting-Based Method for Robust Analog/Mixed-Signal Design.", "DBLP authors": ["Jin Sun", "Claudio Talarico", "Priyank Gupta", "Janet Roveda"], "year": 2015, "doi": "https://doi.org/10.1145/2778959", "OA papers": [{"PaperId": "https://openalex.org/W2214653368", "PaperTitle": "A New Uncertainty Budgeting-Based Method for Robust Analog/Mixed-Signal Design", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanjing University of Science and Technology": 0.5, "University of Arizona": 1.5, "Gonzaga University": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Jin Sun", "Claudio Talarico", "Priyank Gupta", "Janet Roveda"]}]}, {"DBLP title": "Offline Washing Schemes for Residue Removal in Digital Microfluidic Biochips.", "DBLP authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2015, "doi": "https://doi.org/10.1145/2798726", "OA papers": [{"PaperId": "https://openalex.org/W2192515946", "PaperTitle": "Offline Washing Schemes for Residue Removal in Digital Microfluidic Biochips", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Institute of Technology Durgapur": 1.0, "Indian Institute of Engineering Science and Technology, Shibpur": 2.0, "Duke University": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Debasis Mitra", "Sarmishtha Ghoshal", "Hafizur Rahaman", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Security-Aware Design Methodology and Optimization for Automotive Systems.", "DBLP authors": ["Chung-Wei Lin", "Bowen Zheng", "Qi Zhu", "Alberto L. Sangiovanni-Vincentelli"], "year": 2015, "doi": "https://doi.org/10.1145/2803174", "OA papers": [{"PaperId": "https://openalex.org/W2196434470", "PaperTitle": "Security-Aware Design Methodology and Optimization for Automotive Systems", "Year": 2015, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of California, Berkeley": 2.0, "University of California, Riverside": 2.0}, "Authors": ["Chung-Wei Lin", "Bowen Zheng", "Qi Zhu", "Alberto Sangiovanni-Vincentelli"]}]}, {"DBLP title": "ePlace: Electrostatics-Based Placement Using Fast Fourier Transform and Nesterov's Method.", "DBLP authors": ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis Jen-Hsin Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"], "year": 2015, "doi": "https://doi.org/10.1145/2699873", "OA papers": [{"PaperId": "https://openalex.org/W1985292881", "PaperTitle": "ePlace", "Year": 2015, "CitationCount": 52, "EstimatedCitation": 52, "Affiliations": {"University of California, San Diego": 2.0, "National Chung Hsing University": 1.0, "Cadence Design Systems (United States)": 4.0}, "Authors": ["Jingwei Lu", "Pengwen Chen", "Chin-Chih Chang", "Lu Sha", "Dennis S. Huang", "Chin-Chi Teng", "Chung-Kuan Cheng"]}]}, {"DBLP title": "Robust Design Space Modeling.", "DBLP authors": ["Qi Guo", "Tianshi Chen", "Zhi-Hua Zhou", "Olivier Temam", "Ling Li", "Depei Qian", "Yunji Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2668118", "OA papers": [{"PaperId": "https://openalex.org/W2008784780", "PaperTitle": "Robust Design Space Modeling", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Carnegie Mellon University": 1.0, "Chinese Academy of Sciences": 2.0, "Nanjing University": 1.0, "French Institute for Research in Computer Science and Automation": 1.0, "Beihang University": 1.0}, "Authors": ["Qi Guo", "Tianshi Chen", "Zhi-Hua Zhou", "Olivier Temam", "Ling Li", "Depei Qian"]}]}, {"DBLP title": "Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching.", "DBLP authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Erik Jan Marinissen"], "year": 2015, "doi": "https://doi.org/10.1145/2699832", "OA papers": [{"PaperId": "https://openalex.org/W2065534833", "PaperTitle": "Yield Improvement for 3D Wafer-to-Wafer Stacked ICs Using Wafer Matching", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Delft University of Technology": 2.0, "[imec vzw, Leuven, Belgium]": 1.0}, "Authors": ["Mottaqiallah Taouil", "Said Hamdioui", "Erik Jan Marinissen"]}]}, {"DBLP title": "Conditional Diagnosability of Cayley Graphs Generated by Transposition Trees under the PMC Model.", "DBLP authors": ["Nai-Wen Chang", "Eddie Cheng", "Sun-Yuan Hsieh"], "year": 2015, "doi": "https://doi.org/10.1145/2699854", "OA papers": [{"PaperId": "https://openalex.org/W2043960444", "PaperTitle": "Conditional Diagnosability of Cayley Graphs Generated by Transposition Trees under the PMC Model", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Cheng Kung University": 2.0, "Oakland University": 1.0}, "Authors": ["Nai-Wen Chang", "Eddie Cheng", "Sun-Yuan Hsieh"]}]}, {"DBLP title": "Data-Driven Optimization of Order Admission Policies in a Digital Print Factory.", "DBLP authors": ["Qing Duan", "Jun Zeng", "Krishnendu Chakrabarty", "Gary Dispoto"], "year": 2015, "doi": "https://doi.org/10.1145/2699836", "OA papers": [{"PaperId": "https://openalex.org/W2043648987", "PaperTitle": "Data-Driven Optimization of Order Admission Policies in a Digital Print Factory", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Duke University": 2.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Qing Duan", "Jun Zeng", "Krishnendu Chakrabarty", "Gary J. Dispoto"]}]}, {"DBLP title": "The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems.", "DBLP authors": ["Cheng-Yen Lin", "Chung-Wen Huang", "Chi-Bang Kuan", "Shi-Yu Huang", "Jenq Kuen Lee"], "year": 2015, "doi": "https://doi.org/10.1145/2699834", "OA papers": [{"PaperId": "https://openalex.org/W2086056732", "PaperTitle": "The Design and Experiments of A SID-Based Power-Aware Simulator for Embedded Multicore Systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Cheng-Yen Lin", "Chung-Wen Huang", "Chi-Bang Kuan", "Shi-Yu Huang", "Jenq Kuen Lee"]}]}, {"DBLP title": "Prolonging Lifetime of PCM-Based Main Memories through On-Demand Page Pairing.", "DBLP authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2015, "doi": "https://doi.org/10.1145/2699867", "OA papers": [{"PaperId": "https://openalex.org/W1977713234", "PaperTitle": "Prolonging Lifetime of PCM-Based Main Memories through On-Demand Page Pairing", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Sharif University of Technology": 2.5, "Institute for Research in Fundamental Sciences": 0.5}, "Authors": ["Marjan Asadinia", "Mohammad Arjomand", "H. R. Azad"]}]}, {"DBLP title": "Obstacle-Avoiding Algorithm in X-Architecture Based on Discrete Particle Swarm Optimization for VLSI Design.", "DBLP authors": ["Xing Huang", "Genggeng Liu", "Wenzhong Guo", "Yuzhen Niu", "Guolong Chen"], "year": 2015, "doi": "https://doi.org/10.1145/2699862", "OA papers": [{"PaperId": "https://openalex.org/W2072005378", "PaperTitle": "Obstacle-Avoiding Algorithm in X-Architecture Based on Discrete Particle Swarm Optimization for VLSI Design", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Fuzhou University": 5.0}, "Authors": ["Xing Huang", "Genggeng Liu", "Wenzhong Guo", "Yuzhen Niu", "Guolong Chen"]}]}, {"DBLP title": "Marching-Based Wear-Leveling for PCM-Based Storage Systems.", "DBLP authors": ["Hung-Sheng Chang", "Yuan-Hao Chang", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Hsiang-Pang Li"], "year": 2015, "doi": "https://doi.org/10.1145/2699831", "OA papers": [{"PaperId": "https://openalex.org/W2092885536", "PaperTitle": "Marching-Based Wear-Leveling for PCM-Based Storage Systems", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Taiwan University": 1.0, "Macronix International (Taiwan)": 1.5, "Academia Sinica": 2.5}, "Authors": ["Hung-Sheng Chang", "Yuan-Hao Chang", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Hsiang-Pang Li"]}]}, {"DBLP title": "Applying Pay-Burst-Only-Once Principle for Periodic Power Management in Hard Real-Time Pipelined Multiprocessor Systems.", "DBLP authors": ["Gang Chen", "Kai Huang", "Christian Buckl", "Alois C. Knoll"], "year": 2015, "doi": "https://doi.org/10.1145/2699865", "OA papers": [{"PaperId": "https://openalex.org/W2083831202", "PaperTitle": "Applying Pay-Burst-Only-Once Principle for Periodic Power Management in Hard Real-Time Pipelined Multiprocessor Systems", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Technische Universit\u00e4t Muenchen, Germany": 2.0, "Sun Yat-sen University": 1.0, "Fortiss": 1.0}, "Authors": ["Gang Chen", "Kai Huang", "Christian Buckl", "Alois Knoll"]}]}, {"DBLP title": "ASP-Based Encoding Model of Architecture Synthesis for Smart Cameras in Distributed Networks.", "DBLP authors": ["Franck Yonga", "Michael Mefenza", "Christophe Bobda"], "year": 2015, "doi": "https://doi.org/10.1145/2701419", "OA papers": [{"PaperId": "https://openalex.org/W1989018305", "PaperTitle": "ASP-Based Encoding Model of Architecture Synthesis for Smart Cameras in Distributed Networks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Arkansas at Fayetteville": 2.0}, "Authors": ["Christophe Bobda", "Michael Mefenza"]}]}, {"DBLP title": "Automated Iterative Pipelining for ASIC Design.", "DBLP authors": ["Lok-Won Kim", "Dong-U Lee", "John D. Villasenor"], "year": 2015, "doi": "https://doi.org/10.1145/2660768", "OA papers": [{"PaperId": "https://openalex.org/W2054833962", "PaperTitle": "Automated Iterative Pipelining for ASIC Design", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[Cisco Syst. Inc., San Jose, CA]": 1.0, "Broadcom (United States)": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Lok-Won Kim", "Dong-U Lee", "John Villasenor"]}]}, {"DBLP title": "A Generalized Definition of Unnecessary Test Vectors in Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1145/2699853", "OA papers": [{"PaperId": "https://openalex.org/W1997017248", "PaperTitle": "A Generalized Definition of Unnecessary Test Vectors in Functional Test Sequences", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Reconfigurable Scan Networks: Modeling, Verification, and Optimal Pattern Generation.", "DBLP authors": ["Rafal Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2015, "doi": "https://doi.org/10.1145/2699863", "OA papers": [{"PaperId": "https://openalex.org/W2040760679", "PaperTitle": "Reconfigurable Scan Networks", "Year": 2015, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Rafa\u0142 Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters.", "DBLP authors": ["Kamel Beznia", "Ahc\u00e8ne Bounceur", "Reinhardt Euler", "Salvador Mir"], "year": 2015, "doi": "https://doi.org/10.1145/2699837", "OA papers": [{"PaperId": "https://openalex.org/W2067161261", "PaperTitle": "A Tool for Analog/RF BIST Evaluation Using Statistical Models of Circuit Parameters", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Western Brittany": 3.0, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0}, "Authors": ["Kamel Beznia", "Ahc\u00e8ne Bounceur", "Reinhardt Euler", "Salvador Mir"]}]}, {"DBLP title": "A Fault-Aware Toolchain Approach for FPGA Fault Tolerance.", "DBLP authors": ["Adwait Gupte", "Sudhanshu Vyas", "Phillip H. Jones"], "year": 2015, "doi": "https://doi.org/10.1145/2699838", "OA papers": [{"PaperId": "https://openalex.org/W2084986771", "PaperTitle": "A Fault-Aware Toolchain Approach for FPGA Fault Tolerance", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Iowa State University": 3.0}, "Authors": ["Adwait Gupte", "Sudhanshu Vyas", "Phillip John Jones"]}]}, {"DBLP title": "Reconfigurable Binding against FPGA Replay Attacks.", "DBLP authors": ["Jiliang Zhang", "Yaping Lin", "Gang Qu"], "year": 2015, "doi": "https://doi.org/10.1145/2699833", "OA papers": [{"PaperId": "https://openalex.org/W2013574495", "PaperTitle": "Reconfigurable Binding against FPGA Replay Attacks", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Hunan University": 2.0, "University of Maryland, College Park": 1.0}, "Authors": ["Jiliang Zhang", "Yaping Lin", "Gang Qu"]}]}, {"DBLP title": "Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications.", "DBLP authors": ["Meeta Srivastav", "Mohammed Ehteshamuddin", "Kyle Stegner", "Leyla Nazhandali"], "year": 2015, "doi": "https://doi.org/10.1145/2720018", "OA papers": [{"PaperId": "https://openalex.org/W1189103277", "PaperTitle": "Design of Ultra-Low Power Scalable-Throughput Many-Core DSP Applications", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Virginia Tech": 4.0}, "Authors": ["Meeta Srivastav", "M. Ehteshamuddin", "Kyle Stegner", "Leyla Nazhandali"]}]}, {"DBLP title": "Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels.", "DBLP authors": ["Fahimeh Jafari", "Zhonghai Lu", "Axel Jantsch"], "year": 2015, "doi": "https://doi.org/10.1145/2733374", "OA papers": [{"PaperId": "https://openalex.org/W1519206895", "PaperTitle": "Least Upper Delay Bound for VBR Flows in Networks-on-Chip with Virtual Channels", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Royal Institute of Technology": 2.0, "TU Wien": 1.0}, "Authors": ["Fahimeh Jafari", "Zhonghai Lu", "Axel Jantsch"]}]}, {"DBLP title": "A Methodology to Recover RTL IP Functionality for Automatic Generation of SW Applications.", "DBLP authors": ["Nicola Bombieri", "Franco Fummi", "Sara Vinco"], "year": 2015, "doi": "https://doi.org/10.1145/2720019", "OA papers": [{"PaperId": "https://openalex.org/W2144849043", "PaperTitle": "A Methodology to Recover RTL IP Functionality for Automatic Generation of SW Applications", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Verona": 1.0, "EDALab s.r.l., Italy": 1.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Nicola Bombieri", "Franco Fummi", "Sara Vinco"]}]}, {"DBLP title": "High-Throughput Logic Timing Simulation on GPGPUs.", "DBLP authors": ["Stefan Holst", "Michael E. Imhof", "Hans-Joachim Wunderlich"], "year": 2015, "doi": "https://doi.org/10.1145/2714564", "OA papers": [{"PaperId": "https://openalex.org/W2277653173", "PaperTitle": "High-Throughput Logic Timing Simulation on GPGPUs", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Kyushu Institute of Technology": 1.0, "University of Stuttgart": 2.0}, "Authors": ["Stefan Holst", "Michael A. Imhof", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating.", "DBLP authors": ["Tong Xu", "Peng Li", "Savithri Sundareswaran"], "year": 2015, "doi": "https://doi.org/10.1145/2700825", "OA papers": [{"PaperId": "https://openalex.org/W1683469016", "PaperTitle": "Decoupling Capacitance Design Strategies for Power Delivery Networks with Power Gating", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Texas A&M University": 2.0, "Freescale semiconductor": 1.0}, "Authors": ["Tong Xu", "Peng Li", "Savithri Sundareswaran"]}]}, {"DBLP title": "Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection.", "DBLP authors": ["Farshad Firouzi", "Fangming Ye", "Krishnendu Chakrabarty", "Mehdi Baradaran Tahoori"], "year": 2015, "doi": "https://doi.org/10.1145/2746237", "OA papers": [{"PaperId": "https://openalex.org/W2271673038", "PaperTitle": "Aging- and Variation-Aware Delay Monitoring Using Representative Critical Path Selection", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Karlsruhe Institute of Technology": 2.0, "Duke University": 2.0}, "Authors": ["Farshad Firouzi", "Fangming Ye", "Krishnendu Chakrabarty", "Mehdi B. Tahoori"]}]}, {"DBLP title": "Scheduling Globally Asynchronous Locally Synchronous Programs for Guaranteed Response Times.", "DBLP authors": ["HeeJong Park", "Avinash Malik", "Zoran A. Salcic"], "year": 2015, "doi": "https://doi.org/10.1145/2740961", "OA papers": [{"PaperId": "https://openalex.org/W2251243674", "PaperTitle": "Scheduling Globally Asynchronous Locally Synchronous Programs for Guaranteed Response Times", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Auckland": 3.0}, "Authors": ["Heejong Park", "Avinash Malik", "Zoran Salcic"]}]}, {"DBLP title": "Explaining Software Failures by Cascade Fault Localization.", "DBLP authors": ["Qiuping Yi", "Zijiang Yang", "Jian Liu", "Chen Zhao", "Chao Wang"], "year": 2015, "doi": "https://doi.org/10.1145/2738038", "OA papers": [{"PaperId": "https://openalex.org/W2251207443", "PaperTitle": "Explaining Software Failures by Cascade Fault Localization", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Chinese Academy of Sciences": 3.0, "Western Michigan University": 1.0, "Virginia Tech": 1.0}, "Authors": ["Qiuping Yi", "Zijiang Yang", "Jian Liu", "Chen Zhao", "Chao Wang"]}]}, {"DBLP title": "System-Level Observation Framework for Non-Intrusive Runtime Monitoring of Embedded Systems.", "DBLP authors": ["Jong Chul Lee", "Roman L. Lysecky"], "year": 2015, "doi": "https://doi.org/10.1145/2717310", "OA papers": [{"PaperId": "https://openalex.org/W175278625", "PaperTitle": "System-Level Observation Framework for Non-Intrusive Runtime Monitoring of Embedded Systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Arizona": 2.0}, "Authors": ["Jong-Ho Lee", "Roman Lysecky"]}]}, {"DBLP title": "Lazy-RTGC: A Real-Time Lazy Garbage Collection Mechanism with Jointly Optimizing Average and Worst Performance for NAND Flash Memory Storage Systems.", "DBLP authors": ["Qi Zhang", "Xuandong Li", "Linzhang Wang", "Tian Zhang", "Yi Wang", "Zili Shao"], "year": 2015, "doi": "https://doi.org/10.1145/2746236", "OA papers": [{"PaperId": "https://openalex.org/W2272962182", "PaperTitle": "Lazy-RTGC", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Nanjing University": 4.0, "Hong Kong Polytechnic University": 2.0}, "Authors": ["Qi Zhang", "Xuandong Li", "Linzhang Wang", "Tian Zhang", "Yi Wang", "Zili Shao"]}]}, {"DBLP title": "Array Interleaving - An Energy-Efficient Data Layout Transformation.", "DBLP authors": ["Namita Sharma", "Preeti Ranjan Panda", "Francky Catthoor", "Praveen Raghavan", "Tom Vander Aa"], "year": 2015, "doi": "https://doi.org/10.1145/2747875", "OA papers": [{"PaperId": "https://openalex.org/W2265966405", "PaperTitle": "Array Interleaving\u2014An Energy-Efficient Data Layout Transformation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Delhi": 2.0, "Imec": 2.5, "KU Leuven": 0.5}, "Authors": ["Namita Sharma", "Preeti Ranjan Panda", "Francky Catthoor", "Praveen Raghavan", "Tom Vander Aa"]}]}, {"DBLP title": "Layout-Aware Mixture Preparation of Biochemical Fluids on Application-Specific Digital Microfluidic Biochips.", "DBLP authors": ["Sudip Roy", "Partha Pratim Chakrabarti", "Srijan Kumar", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2015, "doi": "https://doi.org/10.1145/2714562", "OA papers": [{"PaperId": "https://openalex.org/W2201606084", "PaperTitle": "Layout-Aware Mixture Preparation of Biochemical Fluids on Application-Specific Digital Microfluidic Biochips", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Indian Institute of Technology Roorkee": 1.0, "Indian Institute of Technology Kharagpur": 2.0, "Duke University": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Sudip Roy", "Partha Chakrabarti", "Srijan Kumar", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "Adaptive Generation of Unique IDs for Digital Chips through Analog Excitation.", "DBLP authors": ["Chandra K. H. Suresh", "Sule Ozev", "Ozgur Sinanoglu"], "year": 2015, "doi": "https://doi.org/10.1145/2732408", "OA papers": [{"PaperId": "https://openalex.org/W1418844487", "PaperTitle": "Adaptive Generation of Unique IDs for Digital Chips through Analog Excitation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"New York University": 2.0, "Arizona State University": 1.0}, "Authors": ["Chandra Suresh", "Sule Ozev", "Ozgur Sinanoglu"]}]}, {"DBLP title": "H-Matrix-Based Finite-Element-Based Thermal Analysis for 3D ICs.", "DBLP authors": ["Hai-Bao Chen", "Ying-Chi Li", "Sheldon X.-D. Tan", "Xin Huang", "Hai Wang", "Ngai Wong"], "year": 2015, "doi": "https://doi.org/10.1145/2714563", "OA papers": [{"PaperId": "https://openalex.org/W2158684602", "PaperTitle": "<i>H</i> -Matrix-Based Finite-Element-Based Thermal Analysis for 3D ICs", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Shanghai Jiao Tong University": 1.0, "Chinese University of Hong Kong": 2.0, "University of California, Riverside": 2.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Hai-Bao Chen", "Ying-Chi Li", "Sheldon X.-D. Tan", "Xin Huang", "Hai Wang", "Ngai Wong"]}]}, {"DBLP title": "TCONMAP: Technology Mapping for Parameterised FPGA Configurations.", "DBLP authors": ["Karel Heyse", "Brahim Al Farisi", "Karel Bruneel", "Dirk Stroobandt"], "year": 2015, "doi": "https://doi.org/10.1145/2751558", "OA papers": [{"PaperId": "https://openalex.org/W2155417261", "PaperTitle": "TCONMAP", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Ghent University": 4.0}, "Authors": ["Karel Heyse", "Brahim Al Farisi", "Karel Bruneel", "Dirk Stroobandt"]}]}, {"DBLP title": "Component-Based Synthesis of Embedded Systems Using Satisfiability Modulo Theories.", "DBLP authors": ["Steffen Peter", "Tony Givargis"], "year": 2015, "doi": "https://doi.org/10.1145/2746235", "OA papers": [{"PaperId": "https://openalex.org/W2009673834", "PaperTitle": "Component-Based Synthesis of Embedded Systems Using Satisfiability Modulo Theories", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Steffen Peter", "Tony Givargis"]}]}, {"DBLP title": "An Application Adaptation Approach to Mitigate the Impact of Dynamic Thermal Management on Video Encoding.", "DBLP authors": ["Ali Mirtar", "Sujit Dey", "Anand Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1145/2753758", "OA papers": [{"PaperId": "https://openalex.org/W2030570353", "PaperTitle": "An Application Adaptation Approach to Mitigate the Impact of Dynamic Thermal Management on Video Encoding", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of California, San Diego": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Ali Mirtar", "Sujit Dey", "Anand Raghunathan"]}]}, {"DBLP title": "VSSD: Performance Isolation in a Solid-State Drive.", "DBLP authors": ["Da-Wei Chang", "Hsin-Hung Chen", "Wei-Jian Su"], "year": 2015, "doi": "https://doi.org/10.1145/2755560", "OA papers": [{"PaperId": "https://openalex.org/W2017896829", "PaperTitle": "VSSD", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Cheng Kung University": 3.0}, "Authors": ["Da-Wei Chang", "Hsin-Hung Chen", "Wei-Jian Su"]}]}, {"DBLP title": "Accurate Analysis and Prediction of Enterprise Service-Level Performance.", "DBLP authors": ["Qing Duan", "Abhishek Koneru", "Jun Zeng", "Krishnendu Chakrabarty", "Gary Dispoto"], "year": 2015, "doi": "https://doi.org/10.1145/2757279", "OA papers": [{"PaperId": "https://openalex.org/W2029756330", "PaperTitle": "Accurate Analysis and Prediction of Enterprise Service-Level Performance", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Duke University": 3.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Qing Duan", "Abhishek Koneru", "Jun Zeng", "Krishnendu Chakrabarty", "Gary J. Dispoto"]}]}, {"DBLP title": "Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines.", "DBLP authors": ["Ingoo Heo", "Minsu Kim", "Yongje Lee", "Changho Choi", "Jinyong Lee", "Brent ByungHoon Kang", "Yunheung Paek"], "year": 2015, "doi": "https://doi.org/10.1145/2746238", "OA papers": [{"PaperId": "https://openalex.org/W2010435059", "PaperTitle": "Implementing an Application-Specific Instruction-Set Processor for System-Level Dynamic Program Analysis Engines", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 3.5, "Korea Advanced Institute of Science and Technology": 3.0, "Samsung (South Korea)": 0.5}, "Authors": ["Ingoo Heo", "Min-su Kim", "Yongje Lee", "Choong Gon Choi", "Jin-Yong Lee", "Brent Byunghoon Kang", "Yunheung Paek"]}]}, {"DBLP title": "Constructing Large and Fast On-Chip Cache for Mobile Processors with Multilevel Cell STT-MRAM Technology.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"], "year": 2015, "doi": "https://doi.org/10.1145/2764903", "OA papers": [{"PaperId": "https://openalex.org/W2074836897", "PaperTitle": "Constructing Large and Fast On-Chip Cache for Mobile Processors with Multilevel Cell STT-MRAM Technology", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Lei Jiang", "Bo Zhao", "Jun Yang", "Youtao Zhang"]}]}, {"DBLP title": "Architecting the Last-Level Cache for GPUs using STT-RAM Technology.", "DBLP authors": ["Mohammad Hossein Samavatian", "Mohammad Arjomand", "Ramin Bashizade", "Hamid Sarbazi-Azad"], "year": 2015, "doi": "https://doi.org/10.1145/2764905", "OA papers": [{"PaperId": "https://openalex.org/W2063731364", "PaperTitle": "Architecting the Last-Level Cache for GPUs using STT-RAM Technology", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Sharif University of Technology": 4.0}, "Authors": ["Mohammad Hossein Samavatian", "Mohammad Arjomand", "Ramin Bashizade", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration.", "DBLP authors": ["Leandro Soares Indrusiak", "James Harbin", "Osmar Marchi dos Santos"], "year": 2015, "doi": "https://doi.org/10.1145/2755559", "OA papers": [{"PaperId": "https://openalex.org/W2022110509", "PaperTitle": "Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of York": 2.0, "Universidade Federal de Santa Maria": 1.0}, "Authors": ["Leandro Soares Indrusiak", "James Harbin", "Osmar Souza dos Santos"]}]}, {"DBLP title": "FOLD: Extreme Static Test Compaction by Folding of Functional Test Sequences.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1145/2764455", "OA papers": [{"PaperId": "https://openalex.org/W2026790637", "PaperTitle": "FOLD", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty", "Sudipta Bhawmik"], "year": 2015, "doi": "https://doi.org/10.1145/2757278", "OA papers": [{"PaperId": "https://openalex.org/W2067111338", "PaperTitle": "Built-In Self-Test and Test Scheduling for Interposer-Based 2.5D IC", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Duke University": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Ran Wang", "Krishnendu Chakrabarty", "Sudipta Bhawmik"]}]}, {"DBLP title": "Single-Event Multiple-Transient Characterization and Mitigation via Alternative Standard Cell Placement Methods.", "DBLP authors": ["Bradley T. Kiddie", "William H. Robinson", "Daniel B. Limbrick"], "year": 2015, "doi": "https://doi.org/10.1145/2740962", "OA papers": [{"PaperId": "https://openalex.org/W2047468661", "PaperTitle": "Single-Event Multiple-Transient Characterization and Mitigation via Alternative Standard Cell Placement Methods", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Vanderbilt University": 2.0, "North Carolina Agricultural and Technical State University": 1.0}, "Authors": ["Bradley T. Kiddie", "William H. Robinson", "Daniel B. Limbrick"]}]}, {"DBLP title": "In-Scratchpad Memory Replication: Protecting Scratchpad Memories in Multicore Embedded Systems against Soft Errors.", "DBLP authors": ["Leila Delshadtehrani", "Hamed Farbeh", "Seyed Ghassem Miremadi"], "year": 2015, "doi": "https://doi.org/10.1145/2770874", "OA papers": [{"PaperId": "https://openalex.org/W2046313076", "PaperTitle": "In-Scratchpad Memory Replication", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Leila Delshadtehrani", "Hamed Farbeh", "Seyed Ghassem Miremadi"]}]}, {"DBLP title": "Enhancing the Reliability of MLC NAND Flash Memory Systems by Read Channel Optimization.", "DBLP authors": ["Nikolaos Papandreou", "Thomas P. Parnell", "Haralampos Pozidis", "Thomas Mittelholzer", "Evangelos Eleftheriou", "Charles Camp", "Thomas Griffin", "Gary A. Tressler", "Andrew Walls"], "year": 2015, "doi": "https://doi.org/10.1145/2699866", "OA papers": [{"PaperId": "https://openalex.org/W1994295486", "PaperTitle": "Enhancing the Reliability of MLC NAND Flash Memory Systems by Read Channel Optimization", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM Research - Zurich": 5.0, "IBM Systems, Houston, TX": 1.0, "Poughkeepsie Public Library District": 2.0, "IBM (United States)": 1.0}, "Authors": ["Nikolaos Papandreou", "Thomas Parnell", "Haralampos Pozidis", "Thomas Mittelholzer", "Evangelos Eleftheriou", "Charles J. Camp", "Thomas W. Griffin", "Gary A. Tressler", "Andrew F. Walls"]}]}, {"DBLP title": "Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Yang Zheng", "Shimeng Yu", "Yuan Xie"], "year": 2015, "doi": "https://doi.org/10.1145/2753759", "OA papers": [{"PaperId": "https://openalex.org/W1983382740", "PaperTitle": "Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Pennsylvania State University": 3.0, "ON Semiconductor (United States)": 0.5, "Samsung (United States)": 0.5, "Arizona State University": 1.0}, "Authors": ["Cong Xu", "Niu Dimin", "Yang Zheng", "Shimeng Yu", "Yuan Xie"]}]}, {"DBLP title": "Robust and Low-Power Digitally Programmable Delay Element Designs Employing Neuron-MOS Mechanism.", "DBLP authors": ["Renyuan Zhang", "Mineo Kaneko"], "year": 2015, "doi": "https://doi.org/10.1145/2740963", "OA papers": [{"PaperId": "https://openalex.org/W2093452503", "PaperTitle": "Robust and Low-Power Digitally Programmable Delay Element Designs Employing Neuron-MOS Mechanism", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Japan Advanced Institute of Science and Technology": 2.0}, "Authors": ["Renyuan Zhang", "Mineo Kaneko"]}]}, {"DBLP title": "Use It or Lose It: Proactive, Deterministic Longevity in Future Chip Multiprocessors.", "DBLP authors": ["Hyungjun Kim", "Siva Bhanu Krishna Boga", "Arseniy Vitkovskiy", "Stavros Hadjitheophanous", "Paul V. Gratz", "Vassos Soteriou", "Maria K. Michael"], "year": 2015, "doi": "https://doi.org/10.1145/2770873", "OA papers": [{"PaperId": "https://openalex.org/W2094339145", "PaperTitle": "Use It or Lose It", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Texas A&M University": 3.0, "Cyprus University of Technology": 2.0, "University of Cyprus": 2.0}, "Authors": ["Hyungjun Kim", "Siva Bhanu Krishna Boga", "Arseniy Vitkovskiy", "Stavros Hadjitheophanous", "Paul V. Gratz", "Vassos Soteriou", "Maria K. Michael"]}]}, {"DBLP title": "An Improved Methodology for Resilient Design Implementation.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Jiajia Li", "Jos\u00e9 Pineda de Gyvez"], "year": 2015, "doi": "https://doi.org/10.1145/2749462", "OA papers": [{"PaperId": "https://openalex.org/W1971700309", "PaperTitle": "An Improved Methodology for Resilient Design Implementation", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California\u2014San Diego": 2.0, "Ulsan National Institute of Science and Technology": 1.0, "NXP (Netherlands)": 1.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang", "Jiajia Li", "Jose Pineda de Gyvez"]}]}]