/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [32:0] _00_;
  reg [7:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [32:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [33:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = in_data[22] ? celloutsig_0_3z[0] : celloutsig_0_1z[1];
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_3z : celloutsig_1_4z;
  assign celloutsig_1_18z = ~(celloutsig_1_12z[1] & celloutsig_1_13z);
  assign celloutsig_0_4z = ~(in_data[58] & celloutsig_0_1z[3]);
  assign celloutsig_0_14z = ~(celloutsig_0_12z & celloutsig_0_2z[16]);
  assign celloutsig_1_3z = ~(celloutsig_1_0z & in_data[180]);
  assign celloutsig_1_9z = ~(celloutsig_1_6z[21] & celloutsig_1_3z);
  assign celloutsig_0_7z = ~(celloutsig_0_5z[6] | celloutsig_0_5z[8]);
  assign celloutsig_0_19z = ~(celloutsig_0_8z | celloutsig_0_1z[1]);
  assign celloutsig_1_14z = celloutsig_1_9z ^ celloutsig_1_3z;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 33'h000000000;
    else _00_ <= { celloutsig_0_5z[16:2], celloutsig_0_5z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 8'h00;
    else _01_ <= { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_12z = { _00_[8:6], celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z } <= { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = { celloutsig_0_2z[8], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_3z } <= { _00_[27:24], celloutsig_0_3z };
  assign celloutsig_0_20z = { celloutsig_0_5z[17:11], celloutsig_0_12z, celloutsig_0_19z } <= { _01_[7:1], celloutsig_0_17z, celloutsig_0_19z };
  assign celloutsig_1_19z = { celloutsig_1_6z[18:7], celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_9z } < { celloutsig_1_6z[22:15], celloutsig_1_15z, celloutsig_1_3z, celloutsig_1_14z, celloutsig_1_12z };
  assign celloutsig_1_1z = { in_data[118:113], celloutsig_1_0z } < { in_data[165:161], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = celloutsig_0_1z[2:0] % { 1'h1, in_data[66:65] };
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_3z } % { 1'h1, celloutsig_1_8z, celloutsig_1_8z, in_data[96] };
  assign celloutsig_1_6z = { in_data[127:101], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, in_data[158:136], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_6z[31:27], celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_5z = - celloutsig_0_2z[19:2];
  assign celloutsig_0_2z = - in_data[68:36];
  assign celloutsig_1_10z = - in_data[186:184];
  assign celloutsig_0_0z = in_data[21:16] !== in_data[54:49];
  assign celloutsig_1_15z = celloutsig_1_12z !== { celloutsig_1_11z[2:1], celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_8z = celloutsig_0_5z[13:10] !== celloutsig_0_5z[3:0];
  assign celloutsig_0_13z = { celloutsig_0_2z[20:5], celloutsig_0_7z } !== { in_data[56:47], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_17z = { celloutsig_0_3z[2], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_4z } !== celloutsig_0_2z[17:13];
  assign celloutsig_1_0z = in_data[138:125] !== in_data[112:99];
  assign celloutsig_1_2z = in_data[129:116] !== { in_data[107:99], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z } !== { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_10z[2], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_1_4z = ~^ { in_data[129], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z[24:19], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
