// VerilogA for PipeLine_CNN1_448A_ReLU_AP_HW_MeM_VAModel, max16, veriloga

`include "constants.vams"
`include "disciplines.vams"

module max16;


endmodule
