--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3387 paths analyzed, 435 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.158ns.
--------------------------------------------------------------------------------

Paths for end point frog_anim/y_4 (SLICE_X7Y28.B4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/y_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.638 - 0.665)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.391   display/v_count_7_1
                                                       display/v_count_2
    SLICE_X7Y40.D4       net (fanout=7)        0.662   display/v_count<2>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.B4       net (fanout=18)       2.870   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_4_rstpot
                                                       frog_anim/y_4
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (1.231ns logic, 4.865ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          frog_anim/y_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.051ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.638 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to frog_anim/y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.391   display/v_count<1>
                                                       display/v_count_0
    SLICE_X7Y40.D2       net (fanout=8)        0.617   display/v_count<0>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.B4       net (fanout=18)       2.870   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_4_rstpot
                                                       frog_anim/y_4
    -------------------------------------------------  ---------------------------
    Total                                      6.051ns (1.231ns logic, 4.820ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          frog_anim/y_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.920ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.638 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to frog_anim/y_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.391   display/v_count<1>
                                                       display/v_count_1
    SLICE_X7Y40.D1       net (fanout=9)        0.486   display/v_count<1>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.B4       net (fanout=18)       2.870   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_4_rstpot
                                                       frog_anim/y_4
    -------------------------------------------------  ---------------------------
    Total                                      5.920ns (1.231ns logic, 4.689ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_3 (SLICE_X7Y28.A4), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/y_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.638 - 0.665)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.391   display/v_count_7_1
                                                       display/v_count_2
    SLICE_X7Y40.D4       net (fanout=7)        0.662   display/v_count<2>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.A4       net (fanout=18)       2.816   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_3_rstpot
                                                       frog_anim/y_3
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (1.231ns logic, 4.811ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          frog_anim/y_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.997ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.638 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to frog_anim/y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.391   display/v_count<1>
                                                       display/v_count_0
    SLICE_X7Y40.D2       net (fanout=8)        0.617   display/v_count<0>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.A4       net (fanout=18)       2.816   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_3_rstpot
                                                       frog_anim/y_3
    -------------------------------------------------  ---------------------------
    Total                                      5.997ns (1.231ns logic, 4.766ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          frog_anim/y_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.866ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.638 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to frog_anim/y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.391   display/v_count<1>
                                                       display/v_count_1
    SLICE_X7Y40.D1       net (fanout=9)        0.486   display/v_count<1>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.A4       net (fanout=18)       2.816   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_3_rstpot
                                                       frog_anim/y_3
    -------------------------------------------------  ---------------------------
    Total                                      5.866ns (1.231ns logic, 4.635ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_6 (SLICE_X7Y28.D5), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          frog_anim/y_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.978ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.638 - 0.665)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to frog_anim/y_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y45.AQ       Tcko                  0.391   display/v_count_7_1
                                                       display/v_count_2
    SLICE_X7Y40.D4       net (fanout=7)        0.662   display/v_count<2>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.D5       net (fanout=18)       2.752   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_6_rstpot
                                                       frog_anim/y_6
    -------------------------------------------------  ---------------------------
    Total                                      5.978ns (1.231ns logic, 4.747ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          frog_anim/y_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.638 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to frog_anim/y_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.AQ       Tcko                  0.391   display/v_count<1>
                                                       display/v_count_0
    SLICE_X7Y40.D2       net (fanout=8)        0.617   display/v_count<0>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.D5       net (fanout=18)       2.752   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_6_rstpot
                                                       frog_anim/y_6
    -------------------------------------------------  ---------------------------
    Total                                      5.933ns (1.231ns logic, 4.702ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          frog_anim/y_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.638 - 0.654)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to frog_anim/y_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y40.CQ       Tcko                  0.391   display/v_count<1>
                                                       display/v_count_1
    SLICE_X7Y40.D1       net (fanout=9)        0.486   display/v_count<1>
    SLICE_X7Y40.D        Tilo                  0.259   display/v_count<1>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X11Y48.A4      net (fanout=13)       1.333   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X11Y48.A       Tilo                  0.259   display/h_count_7_1
                                                       display/o_animate
    SLICE_X7Y28.D5       net (fanout=18)       2.752   animate
    SLICE_X7Y28.CLK      Tas                   0.322   frog_anim/y<6>
                                                       frog_anim/y_6_rstpot
                                                       frog_anim/y_6
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (1.231ns logic, 4.571ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X7Y29.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y29.AQ       Tcko                  0.198   frog_anim/y<11>
                                                       cnt_13
    SLICE_X7Y29.A6       net (fanout=2)        0.023   cnt_13
    SLICE_X7Y29.CLK      Tah         (-Th)    -0.215   frog_anim/y<11>
                                                       Madd_n0085_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_3 (SLICE_X7Y28.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/y_3 (FF)
  Destination:          frog_anim/y_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/y_3 to frog_anim/y_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y28.AQ       Tcko                  0.198   frog_anim/y<6>
                                                       frog_anim/y_3
    SLICE_X7Y28.A6       net (fanout=5)        0.031   frog_anim/y<3>
    SLICE_X7Y28.CLK      Tah         (-Th)    -0.215   frog_anim/y<6>
                                                       frog_anim/y_3_rstpot
                                                       frog_anim/y_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/y_7 (SLICE_X7Y30.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/y_7 (FF)
  Destination:          frog_anim/y_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/y_7 to frog_anim/y_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y30.AQ       Tcko                  0.198   frog_anim/y<10>
                                                       frog_anim/y_7
    SLICE_X7Y30.A6       net (fanout=5)        0.031   frog_anim/y<7>
    SLICE_X7Y30.CLK      Tah         (-Th)    -0.215   frog_anim/y<10>
                                                       frog_anim/y_7_rstpot
                                                       frog_anim/y_7
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_2/CK
  Location pin: SLICE_X10Y47.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.158|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3387 paths, 0 nets, and 723 connections

Design statistics:
   Minimum period:   6.158ns{1}   (Maximum frequency: 162.390MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 18:01:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 394 MB



