wb_dma_ch_pri_enc/wire_pri27_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 0.393058 1.967885 -0.774760 0.276755 -0.152474 2.003447 -2.393482 0.291335 0.221502 2.270687 1.678193 1.538827 1.407883 -2.489470 3.945953 1.297813 0.919090 1.063057 3.285264 -1.916672
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.446712 2.639604 -0.473814 1.447890 0.659388 1.337733 -2.025106 0.257601 3.256040 -2.459926 -1.107855 2.766685 -0.988921 -0.906962 2.602519 -0.969137 1.904516 -1.561766 -0.442849 -0.798440
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 1.192089 -2.284813 -0.049614 -1.439196 -0.051514 -1.837813 1.875888 -0.758784 -2.324610 -0.652341 2.223643 1.663805 -3.450984 -0.728517 3.543409 -3.011405 0.527247 0.796663 2.134921 0.109071
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_rf/assign_1_ch_adr0 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_rf/reg_ch_busy 3.567054 -2.757077 -2.340574 1.344966 2.467930 -1.170829 1.546163 -3.378628 1.654090 -2.157615 0.593980 -0.100420 0.043956 0.825020 -3.069688 -0.990825 -1.924900 -0.712833 -2.009778 -2.615078
wb_dma_wb_slv/always_5 -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma_wb_slv/always_4 -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_wb_slv/always_3 -0.148862 0.520622 1.816692 -1.899446 -3.588288 -4.558246 2.534989 1.736819 -1.505275 0.299756 0.915942 -1.582319 0.789336 -0.886391 4.122106 -2.353003 -0.248767 2.582562 -1.767336 2.211658
wb_dma_wb_slv/always_1 -2.325576 1.712369 4.545459 -0.357545 -3.123649 -4.436254 -1.999053 4.641260 3.057351 -1.367381 -2.235036 1.018059 1.246701 0.484939 1.285296 -2.731430 -5.741855 -3.147427 0.888196 -1.268857
wb_dma_ch_sel/always_44/case_1/cond -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma_rf/wire_ch0_csr 0.189701 2.103508 -1.777131 1.161965 0.288015 1.954382 -1.259752 2.385765 0.875437 -3.568560 -2.673377 1.142033 4.313558 3.117601 -1.279690 -1.963345 -3.506090 -0.241459 -5.878128 1.364687
wb_dma_de/wire_done 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_pri_enc/wire_pri11_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.804271 1.561599 -0.874983 0.355702 3.600400 3.001859 1.202107 -2.282077 -0.631901 -1.355793 1.290860 4.055292 0.303749 3.309448 -0.475936 -2.025002 -0.304290 2.289536 -2.405733 -0.752618
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.274013 -1.409972 -1.764712 -0.843976 2.222158 1.485552 2.478606 -1.930956 -2.353942 -0.541054 3.036554 1.343711 0.184075 0.328101 1.501146 -2.588466 0.708776 2.719784 1.868076 0.218892
wb_dma_de/always_13/stmt_1 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_de/always_4/if_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_arb/input_req -1.371346 0.687397 -0.756848 0.194409 0.065011 -0.826998 1.704537 0.223623 -6.351973 -0.873091 2.574698 -0.063837 -1.040433 -2.170369 1.491181 -3.655635 0.738788 0.840751 -0.347927 3.920925
wb_dma_wb_mast/input_mast_din -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_ch_pri_enc/wire_pri20_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_rf/always_26/if_1/if_1 0.084083 2.355042 -2.459486 1.302912 -0.335942 -2.044797 0.284021 1.730333 -0.118040 0.154422 -2.191724 1.441834 1.837636 -1.980019 4.891954 -0.058188 2.473418 0.273958 -3.485545 -1.959882
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -0.410570 -2.673001 0.253889 -0.151746 0.920658 1.497760 -1.318959 0.532398 1.186247 0.580745 0.017862 -0.551226 0.259896 0.963043 -0.966064 1.771747 -2.514547 -1.155192 4.257326 -2.742045
wb_dma_ch_sel/assign_145_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_ch_sel/wire_ch_sel 2.150108 0.596556 -1.645127 -0.170095 -0.908855 -2.245854 2.261086 0.245905 -1.343843 -4.327931 0.110938 -0.136404 -0.001154 -2.566916 0.752492 -4.437943 1.624015 -1.461330 -4.849603 1.756994
wb_dma_rf/inst_u19 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u18 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u17 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u16 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u15 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u14 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u13 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u12 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u11 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u10 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 1.083339 0.284619 4.438259 0.355493 0.517113 3.584037 4.788250 -1.347579 -0.826153 -2.837303 -0.809674 -0.789458 1.059443 1.885666 0.429478 -1.319164 -2.864475 -1.063311 -2.689176 -1.855401
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 1.996585 -0.432344 0.443654 2.528618 -1.650422 3.555527 -1.288190 0.626192 -3.264272 0.098701 1.136813 -4.426698 1.393582 -3.432598 2.429307 2.127662 -3.116911 -1.158201 3.931504 2.227295
wb_dma/input_wb1_ack_i -1.535896 -0.393119 0.671243 1.856902 1.532188 -1.485824 -0.101858 1.068832 -1.454282 -0.481821 -0.373672 1.244900 -2.250164 1.764882 1.192423 -0.229449 -1.936830 -0.448038 -0.795374 0.349644
wb_dma/wire_slv0_we -0.294737 1.971887 2.105044 -0.893692 -2.298397 -3.472834 3.614352 0.680810 -1.725634 0.211201 0.713684 -1.120264 0.705055 -0.995156 2.951824 -3.118436 1.113403 1.953640 -4.111156 0.365346
wb_dma_ch_rf/reg_ch_sz_inf 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_ch_rf 0.855943 2.275515 1.920120 -0.553192 -2.345399 -0.368954 2.390606 -0.052314 2.181070 -0.705507 -1.089551 -1.949795 0.744375 -1.844839 1.044678 -2.350621 1.920701 -0.849412 -3.143455 0.710583
wb_dma_ch_sel/wire_gnt_p1_d 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.831216 3.093205 -1.309993 -0.009539 1.419178 4.097342 0.041396 -2.091787 -1.228171 0.797119 2.845358 2.254313 2.038362 -2.413128 1.150771 -0.917897 1.999579 1.373635 -0.080587 -2.160265
wb_dma_ch_sel/input_ch1_txsz -0.175791 0.189955 0.208779 -0.851885 -0.023592 0.540056 -3.197553 2.142266 -0.023627 0.719837 0.198274 3.376243 0.262277 1.806256 3.458638 1.606919 -2.386995 1.198023 2.869734 -1.401273
wb_dma/wire_ch3_txsz 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/assign_7_pri2 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_pri_enc/inst_u30 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/assign_3_dma_nd -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_rf/assign_6_pointer 1.851943 -0.250084 0.670272 -3.660360 -0.128879 1.934960 1.652034 0.334451 -4.003698 -0.028438 0.656161 1.267898 2.604965 -3.258651 -0.861090 -1.169724 -2.888996 -2.223388 5.030593 -1.132359
wb_dma_ch_rf/wire_ch_adr0_dewe -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_pri_enc/always_2/if_1/cond 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_sel/input_ch0_txsz 0.783604 3.094676 -1.562276 1.395291 1.425797 4.513134 -1.416330 -0.476465 -0.193122 0.520189 1.212847 1.719128 2.612342 -1.325081 1.784299 0.583558 1.400995 0.863335 -0.672100 -2.755746
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.150108 0.596556 -1.645127 -0.170095 -0.908855 -2.245854 2.261086 0.245905 -1.343843 -4.327931 0.110938 -0.136404 -0.001154 -2.566916 0.752492 -4.437943 1.624015 -1.461330 -4.849603 1.756994
wb_dma_ch_sel/always_3 -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma_rf/input_de_txsz_we -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/assign_145_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_de/always_3/if_1/if_1/cond -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_rf/always_1/case_1 0.015150 -0.640053 2.154754 -1.446518 2.878383 -0.301806 1.520346 0.970358 3.854824 -1.031239 -1.048936 0.882933 -0.984012 1.833040 -2.038630 -0.140292 0.006883 -1.963393 1.878532 -3.933885
wb_dma_rf/always_2/if_1/if_1/stmt_1 2.302640 -0.947891 0.126212 3.215160 1.194916 -2.208901 -1.485117 -0.024564 3.278761 -0.741816 -1.181123 -0.562419 0.037435 -0.802857 1.043973 1.399557 -3.132659 -2.201864 2.201169 -3.058698
wb_dma_ch_sel/assign_99_valid/expr_1 -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_wb_slv/reg_slv_adr -2.325576 1.712369 4.545459 -0.357545 -3.123649 -4.436254 -1.999053 4.641260 3.057351 -1.367381 -2.235036 1.018059 1.246701 0.484939 1.285296 -2.731430 -5.741855 -3.147427 0.888196 -1.268857
wb_dma_ch_sel/assign_8_pri2 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_wb_mast/wire_wb_cyc_o 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_paused 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_ch_rf/always_8/stmt_1/expr_1 3.567054 -2.757077 -2.340574 1.344966 2.467930 -1.170829 1.546163 -3.378628 1.654090 -2.157615 0.593980 -0.100420 0.043956 0.825020 -3.069688 -0.990825 -1.924900 -0.712833 -2.009778 -2.615078
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/assign_67_dma_done_all -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.248396 3.459668 0.481973 0.633312 0.035530 1.072690 -0.388422 -0.086425 -0.546695 -3.293360 0.943394 0.939044 -1.104645 -1.411729 -0.082081 -3.450333 1.883423 -0.901416 -1.057076 5.398538
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.278623 -1.931625 -0.827526 -1.403011 -0.028190 -0.048196 2.365543 -0.747473 -2.550889 -0.286140 3.421572 -0.327463 -0.969602 -2.216244 3.677226 -2.820888 1.623352 1.614317 3.033275 0.627412
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.721329 1.031956 0.069989 1.745660 0.204675 -0.032273 2.756813 -0.511803 -3.570233 0.831836 2.396169 -1.846880 0.673289 -2.467547 1.620129 -4.305483 0.518350 0.897540 0.478398 2.048027
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_pri_enc/wire_pri14_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_39/case_1/stmt_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_rf/wire_ch6_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -3.262892 0.602182 1.361724 3.719744 1.994619 1.019537 -0.195671 1.338399 0.646727 -1.703737 0.494064 -0.388532 1.126257 1.849841 0.053733 -2.850644 -3.734508 -0.938095 -0.335670 -2.372702
wb_dma_wb_if/input_wb_we_i -2.870660 0.204538 3.119265 5.201056 -0.523571 0.850318 -1.204857 1.859844 0.828152 -1.147082 -2.234684 -2.237561 0.093123 3.316951 3.513140 1.552206 -4.787771 -0.191559 -0.720200 1.207422
wb_dma_ch_sel/assign_141_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -4.469028 -1.778328 -1.904464 2.190453 1.689528 0.245578 0.236795 2.681481 0.051689 -3.902729 0.421316 -2.242278 0.779041 2.066687 -0.482369 -3.401935 0.128529 0.215307 -0.683248 2.532556
wb_dma_ch_sel_checker -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_ch_rf/reg_ch_dis 0.856250 3.239306 -2.088113 2.205011 -0.331157 0.112065 -0.530674 1.589177 -0.746085 -1.602697 -1.237495 0.890122 1.610942 -3.039726 4.417105 -0.980520 2.217080 -0.820697 -3.210211 -0.267086
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_rf/wire_ch0_am1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_ch_rf/wire_pointer_we -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_sel/always_46/case_1/stmt_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_wb_slv/always_3/stmt_1 -0.148862 0.520622 1.816692 -1.899446 -3.588288 -4.558246 2.534989 1.736819 -1.505275 0.299756 0.915942 -1.582319 0.789336 -0.886391 4.122106 -2.353003 -0.248767 2.582562 -1.767336 2.211658
wb_dma_ch_rf/always_2/if_1/if_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_pri_enc_sub/assign_1_pri_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/input_ch0_adr0 -1.035166 -1.334874 -0.581235 -0.202173 -0.968670 -1.105358 -0.380137 2.571295 3.519512 -1.028383 -1.006251 -2.718008 2.721786 -1.524342 1.316911 -0.008618 -0.475200 -1.371664 3.255548 -0.427792
wb_dma_ch_sel/input_ch0_adr1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_wb_slv/assign_4 -2.261845 -2.692513 0.732037 1.119492 2.657251 -2.119521 0.076694 -1.341892 1.631973 1.029242 2.892694 -1.426038 -0.855676 1.890745 -2.461568 0.155188 -4.268444 0.456906 2.991065 1.578399
wb_dma_wb_mast/input_wb_data_i -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.278623 -1.931625 -0.827526 -1.403011 -0.028190 -0.048196 2.365543 -0.747473 -2.550889 -0.286140 3.421572 -0.327463 -0.969602 -2.216244 3.677226 -2.820888 1.623352 1.614317 3.033275 0.627412
wb_dma_de/wire_adr1_cnt_next1 -1.914127 -0.248922 -0.584893 -1.462734 1.826372 1.381444 2.068527 -1.541649 3.418360 -0.106397 0.527833 1.752087 1.956313 3.540125 0.486626 -2.449615 0.650282 3.744569 1.852772 1.164930
wb_dma_ch_sel/inst_u2 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/inst_u1 -2.818275 0.253216 -2.212739 -1.583691 -0.008869 -0.220127 3.090040 0.718240 -2.984699 -0.990976 1.869454 -1.191469 2.644103 -1.839735 1.877681 -3.482570 3.044923 2.558011 0.228265 4.091175
wb_dma_ch_sel/inst_u0 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_adr0 -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma/wire_adr1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/assign_131_req_p0/expr_1 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_rf/assign_18_pointer_we -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_sel/wire_req_p0 -2.112658 0.137216 -2.490959 0.049452 0.817869 -0.050641 1.968274 -0.011915 -5.870545 -0.511341 3.242667 -1.548032 1.059618 -2.856667 0.373179 -2.698157 2.086260 1.563729 -0.139320 3.713407
wb_dma_ch_sel/wire_req_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma/wire_ndnr -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma_de/reg_mast0_drdy_r -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_sel/assign_137_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_de/always_23/block_1/case_1/block_11 -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_rf/wire_pointer2 -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_rf/wire_pointer3 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_rf/wire_pointer0 1.087151 0.479780 1.661663 -2.688205 0.639163 2.768161 1.491471 -0.544450 -3.528914 0.539625 1.509751 1.628080 0.182950 -3.385249 -1.340045 -2.261198 -1.291170 -3.011683 4.402090 -2.467918
wb_dma_rf/wire_pointer1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_rf/wire_sw_pointer0 0.023194 -2.279629 -1.071916 -0.315774 0.836710 -2.852173 0.948785 -0.292682 2.837289 0.517604 -0.449809 0.808075 0.018562 0.825154 1.884037 0.013718 -0.042324 0.792612 1.475126 -3.170223
wb_dma_de/always_21/stmt_1 -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -0.662073 3.831095 0.122876 -0.623814 0.152463 3.875007 -0.702816 0.085484 -1.788542 1.384918 4.366629 1.938928 1.636233 -2.650180 4.244444 -1.950098 2.591319 2.844060 2.527973 0.071554
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.705665 1.839323 1.109275 2.582651 0.490590 2.282332 -1.398397 1.502064 0.041248 -0.575588 -0.156168 0.306803 2.950141 -0.429757 1.210315 -0.348282 -3.968507 -1.696607 -0.218550 -4.048919
wb_dma_ch_arb/input_advance -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_de/always_7/stmt_1 -0.832657 1.462793 -2.453075 1.965629 3.136990 4.602845 -0.228619 -0.881978 -0.654685 -0.993926 1.293458 1.204879 1.985007 1.322940 -0.343515 -0.622378 1.377506 1.638196 -1.995978 -1.382208
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/always_3/if_1/cond -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -4.469028 -1.778328 -1.904464 2.190453 1.689528 0.245578 0.236795 2.681481 0.051689 -3.902729 0.421316 -2.242278 0.779041 2.066687 -0.482369 -3.401935 0.128529 0.215307 -0.683248 2.532556
wb_dma_ch_sel/assign_101_valid -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_sel/assign_98_valid -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_rf/wire_ch7_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_sel/reg_csr -1.601342 -0.576506 -0.540778 -0.356534 -0.888383 5.019000 -0.687963 4.458761 -2.271076 -4.472121 -2.153258 -0.749117 2.714814 2.840593 -0.246688 -0.847836 -2.130482 -1.260610 -3.626416 0.761220
wb_dma_de/reg_next_state 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.752644 -1.355810 3.361876 -3.221194 -1.306175 5.237363 3.756834 2.676193 -4.229801 -4.498589 1.744043 -2.893555 4.370650 0.399316 -0.211830 -1.660495 -4.103543 -0.603779 -0.252360 -0.578315
wb_dma_de/always_11/stmt_1/expr_1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_rf/input_ptr_set 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/assign_12_pri3 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_de/assign_65_done/expr_1/expr_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_pri_enc/wire_pri8_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
assert_wb_dma_ch_sel/input_valid -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma/input_wb0_stb_i -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma/wire_ch1_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_rf/assign_5_pause_req 3.719541 -0.834543 -1.450033 1.389539 0.677662 -2.845791 -0.553779 1.172932 -2.003250 -4.052312 -1.799304 1.419615 -1.181763 -1.430717 0.392160 -0.947921 -2.779924 -3.645895 -1.259030 0.238944
wb_dma_de/always_12/stmt_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_wb_if/wire_wb_ack_o -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_ch_rf/always_5/if_1/block_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_arb/assign_1_gnt -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_rf/input_dma_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma/wire_wb0_addr_o -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/assign_73_dma_busy/expr_1 5.909097 -2.464188 -3.488497 0.575166 1.799489 -1.653707 0.522894 -3.047787 -0.328072 -2.038107 2.099693 0.209579 -0.002952 -2.251658 -2.001893 -0.220040 -1.185530 -1.367031 -1.676868 -3.159220
wb_dma/input_dma_nd_i -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_3_pri0 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_de/always_23/block_1/stmt_8 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_arb/always_2/block_1/stmt_1 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_de/always_23/block_1/stmt_1 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_de/always_23/block_1/stmt_2 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_de/always_23/block_1/stmt_4 1.455599 1.224355 -2.958775 0.889044 0.104817 1.852174 -1.310225 1.516780 -1.337124 -1.169978 0.595398 -0.809557 3.271278 -3.839425 2.180386 1.128335 1.472471 -0.798077 -0.367387 -0.972156
wb_dma_de/always_23/block_1/stmt_5 -2.805272 -0.051248 2.022777 0.905412 0.288323 4.619831 0.724793 3.171993 -5.912506 -1.696486 1.644058 -1.918268 2.327348 1.280393 0.334453 -0.840321 -3.616759 -0.107373 -0.871753 -0.896162
wb_dma_de/always_23/block_1/stmt_6 -3.262892 0.602182 1.361724 3.719744 1.994619 1.019537 -0.195671 1.338399 0.646727 -1.703737 0.494064 -0.388532 1.126257 1.849841 0.053733 -2.850644 -3.734508 -0.938095 -0.335670 -2.372702
wb_dma_ch_rf/wire_ch_am1_we -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_wb_mast/input_mast_go 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.674805 0.212581 -0.338406 2.636571 2.064799 1.315304 -0.245234 -0.533986 2.165751 -0.833553 -0.442649 0.156759 1.132774 1.367192 -1.063870 -0.608447 -1.590022 -0.791303 -1.231469 -3.229544
wb_dma_ch_sel/assign_125_de_start/expr_1 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.811841 -2.477005 -1.140433 1.737222 1.936608 -2.419847 -0.458894 -1.876485 3.052934 -2.331555 -0.056367 -0.244944 -1.293467 -0.185850 -2.059166 -0.463213 -2.374751 -2.184295 2.066497 -0.148300
wb_dma_ch_sel/assign_151_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.918311 1.889320 -0.507108 1.808252 0.102303 0.781755 -1.336783 2.559365 -2.970703 -1.185883 1.592926 1.179698 -0.105801 -1.411793 5.031104 -2.334764 0.301535 0.494436 0.692643 1.050686
wb_dma_wb_mast/reg_mast_dout -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_100_valid -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_sel/assign_131_req_p0 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_sel/assign_135_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_rf/input_dma_done_all -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_pri_enc_sub/wire_pri_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/input_wb_rf_din -2.542051 2.392966 3.662587 -0.367376 -4.188519 2.752573 -0.540145 0.524329 1.013302 1.937008 1.802066 -1.988109 4.020442 -2.232210 0.766106 -2.234958 -3.193091 -0.750505 0.536619 -3.654268
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_sel/assign_157_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_139_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/always_38/case_1 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.969421 1.003331 0.082130 -0.668482 -1.259841 -1.064817 -0.690567 -0.270076 0.566650 -1.906675 1.312493 -0.189612 -2.439329 -3.161171 1.321679 -2.502018 2.349222 -1.011000 3.117936 6.220615
wb_dma/constraint_wb0_cyc_o 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma/input_wb0_addr_i -3.245032 1.445018 3.904287 0.612351 -2.078460 -5.652526 -2.797707 4.668515 2.732013 -0.597663 -2.152948 1.674722 -0.682505 0.691442 0.847857 -1.459082 -5.810687 -3.620868 -0.138273 -0.428054
wb_dma_de/input_mast1_drdy -0.800485 -0.494738 1.317244 0.771559 0.348322 -0.898178 0.269755 1.126939 -0.028887 -1.373904 -0.856512 1.242958 -1.969886 2.142488 1.619625 -1.591727 -1.417648 -0.309358 -0.285907 -0.137892
wb_dma_ch_rf/always_19/if_1/block_1/if_1 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_wb_if/input_wb_ack_i -0.077813 1.898201 -0.106940 1.738997 -0.763171 1.863821 -4.187264 3.200199 -5.889674 0.398798 2.477698 -0.379076 -0.295103 -1.942216 3.203377 3.398621 -1.652885 0.221225 0.486203 3.178756
wb_dma_ch_sel/wire_pri_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_3_ch_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_rf/input_ch_sel 4.179983 -1.629589 -6.290502 -0.746092 -0.556051 -1.769277 -2.897324 0.980803 -0.818406 -2.768256 1.664488 -0.805902 5.118220 -2.725125 -1.393490 0.468068 -2.922742 -0.087367 -0.881737 0.504485
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 2.170227 -3.882735 -0.103436 1.748842 0.448652 0.323938 0.024781 0.821413 1.625824 -3.707004 0.987260 -4.638197 -2.810631 -0.785053 0.058310 1.075888 1.488218 -2.361110 -0.367239 -1.120165
wb_dma_de/always_23/block_1/case_1 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma/wire_pause_req 3.719541 -0.834543 -1.450033 1.389539 0.677662 -2.845791 -0.553779 1.172932 -2.003250 -4.052312 -1.799304 1.419615 -1.181763 -1.430717 0.392160 -0.947921 -2.779924 -3.645895 -1.259030 0.238944
wb_dma_wb_if/input_mast_go 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/input_de_csr 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/input_mast0_din -2.319480 -0.100272 -0.852192 -0.925162 -1.795044 1.784532 -2.739294 5.144976 -2.570352 -1.098931 0.949315 -1.617401 4.056827 -0.848996 2.931914 0.964933 -2.029922 0.746425 2.849890 1.901984
wb_dma_pri_enc_sub/always_3 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_pri_enc_sub/always_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/reg_adr0 -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma_ch_sel/reg_adr1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/assign_1_pri0 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_pri_enc/wire_pri26_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -1.240661 0.812619 0.625376 0.089468 -1.870204 1.492162 -0.335233 0.938780 1.721893 -2.474583 -1.010914 -0.960373 5.643223 -0.111636 1.010201 -1.350152 -4.227777 -0.566832 0.685424 0.540851
wb_dma/wire_ptr_set 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -3.045127 -0.261982 0.072726 3.629272 2.907511 1.470339 1.889146 -0.030030 0.405681 -2.734805 1.233728 -0.900989 0.465125 1.936150 0.444720 -4.407455 -1.363526 0.239179 -0.907573 -0.867086
wb_dma_de/reg_ptr_set 2.405082 1.172102 -2.688540 0.366483 -0.608791 1.323220 -2.314543 -0.014932 5.106122 -0.557141 0.581204 0.069527 2.078314 -3.766514 4.551202 0.916023 3.841692 0.043804 2.212347 -1.713812
wb_dma/wire_dma_nd -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_rf/assign_3_csr 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_rf/assign_4_dma_abort -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_123_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -4.111454 -1.195004 -0.741082 1.464114 2.329815 2.207361 1.348047 0.957175 -0.378398 -3.052964 1.010805 -0.776425 0.396367 3.837904 -1.087929 -3.755965 -0.188914 1.504761 -1.305195 1.568277
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_rf/wire_ch4_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_rf/always_1/stmt_1/expr_1 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_pri_enc/wire_pri0_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_10_ch_enable 0.969421 1.003331 0.082130 -0.668482 -1.259841 -1.064817 -0.690567 -0.270076 0.566650 -1.906675 1.312493 -0.189612 -2.439329 -3.161171 1.321679 -2.502018 2.349222 -1.011000 3.117936 6.220615
wb_dma_wb_slv/reg_slv_we -0.148862 0.520622 1.816692 -1.899446 -3.588288 -4.558246 2.534989 1.736819 -1.505275 0.299756 0.915942 -1.582319 0.789336 -0.886391 4.122106 -2.353003 -0.248767 2.582562 -1.767336 2.211658
wb_dma_wb_if/wire_mast_dout -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_ch_rf/wire_ch_enable 0.969421 1.003331 0.082130 -0.668482 -1.259841 -1.064817 -0.690567 -0.270076 0.566650 -1.906675 1.312493 -0.189612 -2.439329 -3.161171 1.321679 -2.502018 2.349222 -1.011000 3.117936 6.220615
wb_dma_rf/wire_csr_we 1.765304 -0.989855 -0.701002 1.154074 -0.484993 -2.128347 0.985214 2.560338 -3.416864 -2.323226 -1.738837 -0.703832 0.827263 -1.754682 2.040589 -0.263024 -2.408008 -2.560893 -2.631149 -2.327338
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel_checker/input_dma_busy -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_9_ch_txsz 2.154424 3.389612 3.130182 -0.631975 -0.801867 1.591839 0.100979 -0.851072 -2.306532 1.289518 2.228186 3.995059 -0.647181 -0.399446 2.964236 -2.031802 -1.681612 1.010071 -1.004683 -3.922223
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/assign_65_done 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -1.062656 2.826206 -1.161841 1.055560 -0.912453 -2.116506 -1.245272 2.547973 0.392176 0.371112 -1.245198 1.367241 2.141481 -2.381508 6.487163 -0.314785 0.757692 1.011944 2.146636 2.410803
wb_dma_de/always_2/if_1/if_1 -0.214998 -3.917173 -0.730143 -0.994228 -0.369108 0.705191 1.496698 -0.308406 4.837053 -2.472098 0.698729 -2.724684 0.473252 2.008764 1.968878 -0.753276 1.739795 2.098709 2.028415 1.210050
wb_dma_ch_sel/assign_154_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_156_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/always_9/stmt_1/expr_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_112_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_de/always_23/block_1/case_1/block_8 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_de/always_23/block_1/case_1/block_9 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_rf/assign_28_this_ptr_set 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_rf/always_22 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_de/always_23/block_1/case_1/block_1 -0.263876 6.210440 1.708065 1.531438 0.625596 2.842583 -0.460451 2.015988 -1.581590 -3.857926 -0.813609 2.420135 0.091100 -0.213769 1.569919 -3.159291 1.914632 -0.828285 -3.496526 3.016998
wb_dma_de/always_23/block_1/case_1/block_2 2.811841 -2.477005 -1.140433 1.737222 1.936608 -2.419847 -0.458894 -1.876485 3.052934 -2.331555 -0.056367 -0.244944 -1.293467 -0.185850 -2.059166 -0.463213 -2.374751 -2.184295 2.066497 -0.148300
wb_dma_de/always_23/block_1/case_1/block_3 -0.923014 2.114746 3.091725 -1.987038 0.502757 3.376346 3.266935 0.188718 -0.090665 -3.603539 0.617835 2.126824 0.783288 4.126830 0.460880 -4.721303 -0.230073 1.972517 -3.204772 1.129003
wb_dma_de/always_23/block_1/case_1/block_4 0.315149 1.062376 3.066037 -2.403484 -0.080812 3.779424 1.482921 1.361832 0.714406 -4.860044 1.163391 1.958354 -0.570282 4.466660 1.041672 -3.810473 0.395227 1.635141 -2.726109 0.612782
wb_dma_ch_rf/always_27 0.856250 3.239306 -2.088113 2.205011 -0.331157 0.112065 -0.530674 1.589177 -0.746085 -1.602697 -1.237495 0.890122 1.610942 -3.039726 4.417105 -0.980520 2.217080 -0.820697 -3.210211 -0.267086
wb_dma_de/always_23/block_1/case_1/block_7 1.640929 1.660008 -0.466712 0.770692 -2.015465 2.962781 -3.114287 1.139348 -0.415373 1.113296 1.751762 -1.662625 2.168008 -3.981793 4.193046 2.306070 0.006133 0.326793 4.136771 1.068690
wb_dma/assign_4_dma_rest 2.007536 -3.191350 -2.263030 -1.969751 -0.008956 0.425777 -0.710501 0.997540 0.044705 -1.484786 0.172288 -0.365139 1.970569 0.197975 0.806909 1.610509 -1.837111 0.611619 3.821326 1.034462
wb_dma_ch_rf/always_23/if_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/reg_ndr_r -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_de/assign_66_dma_done/expr_1 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_ch_sel/reg_req_r 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_rf/reg_pointer_r 0.558477 -4.080925 0.621109 -1.616873 0.466379 1.032968 0.192231 -0.370277 1.485118 1.781723 0.918818 -1.877836 -0.362800 0.721836 -0.335938 1.771629 -1.800016 0.007980 5.468723 -2.149595
wb_dma_ch_sel/assign_105_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_pri_enc/wire_pri5_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_39/case_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/always_6 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_sel/always_7 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_sel/always_4 0.593063 3.237532 -0.885464 2.669198 0.241677 0.367471 0.163005 0.132419 1.636873 -1.406694 -0.721084 0.912614 0.689227 -2.119735 3.816181 -2.207470 2.333185 -0.614241 -2.747452 -1.206674
wb_dma_ch_sel/always_5 2.446712 2.639604 -0.473814 1.447890 0.659388 1.337733 -2.025106 0.257601 3.256040 -2.459926 -1.107855 2.766685 -0.988921 -0.906962 2.602519 -0.969137 1.904516 -1.561766 -0.442849 -0.798440
wb_dma_ch_sel/always_2 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/assign_120_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_sel/always_1 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_arb/always_2/block_1/case_1/cond 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/always_8 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_sel/always_9 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_ch1_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_ch_rf/wire_ch_txsz 2.154424 3.389612 3.130182 -0.631975 -0.801867 1.591839 0.100979 -0.851072 -2.306532 1.289518 2.228186 3.995059 -0.647181 -0.399446 2.964236 -2.031802 -1.681612 1.010071 -1.004683 -3.922223
wb_dma_ch_sel/assign_99_valid -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 -2.448292 2.652473 1.609996 -0.271128 -1.436955 -0.372924 1.777845 1.366947 -1.383634 -2.106516 1.554645 -1.386124 0.700258 -0.259731 0.329413 -4.995727 0.897433 0.906920 -2.989946 4.432834
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.484433 0.872082 -0.120195 4.252614 -0.785376 -1.126820 -0.856231 -0.338618 1.517205 0.947933 -2.762768 0.485476 1.105665 -0.108327 3.772107 -0.735292 -3.925997 -1.193290 -0.606581 -1.649882
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.278623 -1.931625 -0.827526 -1.403011 -0.028190 -0.048196 2.365543 -0.747473 -2.550889 -0.286140 3.421572 -0.327463 -0.969602 -2.216244 3.677226 -2.820888 1.623352 1.614317 3.033275 0.627412
wb_dma/wire_ch2_txsz -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 0.315149 1.062376 3.066037 -2.403484 -0.080812 3.779424 1.482921 1.361832 0.714406 -4.860044 1.163391 1.958354 -0.570282 4.466660 1.041672 -3.810473 0.395227 1.635141 -2.726109 0.612782
wb_dma_de/always_23/block_1 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_ch_rf/always_22/if_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_de/wire_mast1_dout -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_de/always_8/stmt_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_rf/wire_ch_done_we -0.092111 1.996337 -1.329776 2.369279 1.107096 1.641371 -0.461448 1.533435 -2.588763 -2.810158 0.652744 1.509964 0.373428 -1.078600 3.410216 -2.617648 0.266164 -0.487712 -1.933472 -0.106245
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_wb_slv/wire_wb_ack_o -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.278623 -1.931625 -0.827526 -1.403011 -0.028190 -0.048196 2.365543 -0.747473 -2.550889 -0.286140 3.421572 -0.327463 -0.969602 -2.216244 3.677226 -2.820888 1.623352 1.614317 3.033275 0.627412
wb_dma_de/reg_ld_desc_sel 3.458262 -0.186171 0.645088 1.713392 3.041174 3.305196 3.863040 -1.620351 -0.453361 -5.634593 1.897743 -3.208056 0.585745 -0.534535 -3.007504 -2.372373 0.955577 -1.437847 -3.329687 -0.807838
wb_dma_wb_mast/assign_2_mast_pt_out -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_de/assign_83_wr_ack 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma/wire_dma_done_all -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
assert_wb_dma_rf/input_ch0_am1 0.023194 -2.279629 -1.071916 -0.315774 0.836710 -2.852173 0.948785 -0.292682 2.837289 0.517604 -0.449809 0.808075 0.018562 0.825154 1.884037 0.013718 -0.042324 0.792612 1.475126 -3.170223
wb_dma_ch_arb/reg_state -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_sel/input_ch0_csr -2.081479 2.913713 -1.538356 0.660087 0.670588 3.188983 -1.309658 4.048677 0.811334 -4.157929 -4.228995 2.237590 2.913166 1.284029 0.812681 -1.109524 1.133575 -2.056792 -3.843800 0.856157
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.923014 2.114746 3.091725 -1.987038 0.502757 3.376346 3.266935 0.188718 -0.090665 -3.603539 0.617835 2.126824 0.783288 4.126830 0.460880 -4.721303 -0.230073 1.972517 -3.204772 1.129003
wb_dma/wire_pt0_sel_i 0.510225 -2.107135 0.010675 -0.903908 0.668495 1.311281 -1.129632 0.016221 -0.298681 -0.602826 -0.394610 3.426806 -2.628075 3.995938 0.524011 -0.534190 -0.768115 1.233492 1.850505 -2.202964
wb_dma_wb_mast -3.212581 3.144600 0.095466 2.757559 -0.264195 0.584096 -2.816337 2.752426 -4.417518 1.394499 0.951512 -0.458558 1.175305 -1.459133 3.155569 1.706523 -1.609770 0.704641 0.721168 4.408843
wb_dma_ch_sel/assign_124_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_de/always_18/stmt_1 -2.054908 1.073418 0.513366 3.024896 0.705118 3.129207 -0.535829 -2.451954 0.362053 3.480971 2.661699 -3.001441 1.277704 -1.815788 0.165415 0.956241 -0.302237 1.338124 3.938848 0.617169
wb_dma_ch_rf/wire_ch_csr_dewe -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_ch_pri_enc/input_pri2 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_pri_enc/input_pri3 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_pri_enc/input_pri0 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_pri_enc/input_pri1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_if/input_slv_pt_in -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma/wire_de_adr1_we -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_sel/assign_6_pri1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/input_de_csr_we -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_ch_sel/assign_129_req_p0/expr_1 -4.118271 1.693866 -0.517323 3.293566 2.589359 3.340338 1.868101 -0.719789 -1.755486 -1.004153 0.567407 0.268459 1.390745 2.212963 -0.599972 -4.219729 -0.736282 1.098579 -2.760144 0.153803
wb_dma_rf/wire_csr 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_sel/assign_147_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/always_37/if_1 4.052126 -0.848740 -1.677354 -2.515688 -1.958323 -1.737615 1.416541 0.979894 -1.115113 -5.288005 0.854350 0.327817 -0.410845 -2.129879 1.343879 -3.881826 1.540691 -0.999493 -3.392443 2.022353
wb_dma_de/always_6/if_1/cond -0.426816 3.574952 -0.348017 2.008369 0.669062 3.437523 -2.835968 0.990145 -0.008571 1.228330 0.812797 1.736375 3.559967 -1.454902 2.099254 0.904364 -1.507244 -0.064814 0.412502 -3.738006
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.923014 2.114746 3.091725 -1.987038 0.502757 3.376346 3.266935 0.188718 -0.090665 -3.603539 0.617835 2.126824 0.783288 4.126830 0.460880 -4.721303 -0.230073 1.972517 -3.204772 1.129003
wb_dma_ch_rf/always_8/stmt_1 3.567054 -2.757077 -2.340574 1.344966 2.467930 -1.170829 1.546163 -3.378628 1.654090 -2.157615 0.593980 -0.100420 0.043956 0.825020 -3.069688 -0.990825 -1.924900 -0.712833 -2.009778 -2.615078
wb_dma_ch_sel/assign_108_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_pri_enc/wire_pri9_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/wire_pri2 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/wire_pri3 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/wire_pri0 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/wire_pri1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_rf/input_ptr_set 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_rf/always_2/if_1/if_1 1.787289 -0.092274 -0.044644 2.289052 0.233017 -1.207037 -0.789025 3.362214 -2.845729 -3.230397 -3.222298 -0.006466 -0.301708 -1.965640 1.852196 0.429871 -2.798098 -4.535062 -0.293159 -0.805301
wb_dma_de/assign_77_read_hold 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_slv/always_5/stmt_1 -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -4.320291 -0.906863 -1.394362 1.223455 1.684921 3.373250 1.105369 1.660827 -2.035732 -3.166319 1.392823 -0.925976 0.791910 3.013434 0.343618 -3.848059 0.511180 1.850916 -1.324543 2.456411
wb_dma_ch_rf/always_27/stmt_1 0.856250 3.239306 -2.088113 2.205011 -0.331157 0.112065 -0.530674 1.589177 -0.746085 -1.602697 -1.237495 0.890122 1.610942 -3.039726 4.417105 -0.980520 2.217080 -0.820697 -3.210211 -0.267086
wb_dma_wb_slv/assign_2_pt_sel/expr_1 -3.609581 0.202790 -1.573161 0.044772 1.373282 0.277686 -4.038440 1.284232 0.006451 0.016117 1.321277 3.854099 0.008168 6.341587 -2.265355 -1.391230 -3.585768 3.477285 -0.528391 2.157854
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_sel/wire_valid 0.969421 1.003331 0.082130 -0.668482 -1.259841 -1.064817 -0.690567 -0.270076 0.566650 -1.906675 1.312493 -0.189612 -2.439329 -3.161171 1.321679 -2.502018 2.349222 -1.011000 3.117936 6.220615
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de/wire_chunk_cnt_is_0_d 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/assign_109_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -1.781793 -0.667343 0.376248 4.879403 1.086291 -4.789114 1.598982 0.002704 1.410005 -0.739448 -0.971319 -2.963333 1.061690 -1.492080 -0.300025 -2.571182 -3.960055 -2.572976 -0.638647 -1.971413
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_de/assign_75_mast1_dout -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma/constraint_csr 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_ch_rf/always_5/if_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_pri_enc/wire_pri21_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_157_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_wb_mast/assign_1/expr_1 -4.651710 2.467010 1.509455 0.807000 0.741541 0.873027 -1.250415 1.287426 1.025578 1.320002 -1.056173 2.805113 2.159336 3.965330 3.631416 -0.565537 -3.441401 2.979308 3.030860 3.513594
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_de/reg_mast1_adr -2.419809 -1.182145 -3.686978 1.493378 2.246490 -3.323486 -1.227274 1.911931 4.189371 -3.084642 -1.046704 -0.462937 1.222509 2.039368 0.948110 -0.868785 1.785782 1.906075 1.836656 4.407105
wb_dma/wire_dma_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_141_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/input_ch2_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_ch_rf/assign_13_ch_txsz_we 1.831216 3.093205 -1.309993 -0.009539 1.419178 4.097342 0.041396 -2.091787 -1.228171 0.797119 2.845358 2.254313 2.038362 -2.413128 1.150771 -0.917897 1.999579 1.373635 -0.080587 -2.160265
wb_dma_ch_sel/assign_130_req_p0 -4.118271 1.693866 -0.517323 3.293566 2.589359 3.340338 1.868101 -0.719789 -1.755486 -1.004153 0.567407 0.268459 1.390745 2.212963 -0.599972 -4.219729 -0.736282 1.098579 -2.760144 0.153803
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_sel/assign_106_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.674805 0.212581 -0.338406 2.636571 2.064799 1.315304 -0.245234 -0.533986 2.165751 -0.833553 -0.442649 0.156759 1.132774 1.367192 -1.063870 -0.608447 -1.590022 -0.791303 -1.231469 -3.229544
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_rf/always_11/if_1/if_1 -2.021914 -0.178504 -0.208134 2.646578 2.917116 0.050255 1.525002 -0.102702 -1.524789 -2.641234 0.894956 1.940379 -1.600727 2.846867 1.307761 -4.565444 -1.535766 0.823651 -1.229105 0.254913
wb_dma_wb_if/wire_slv_adr -2.325576 1.712369 4.545459 -0.357545 -3.123649 -4.436254 -1.999053 4.641260 3.057351 -1.367381 -2.235036 1.018059 1.246701 0.484939 1.285296 -2.731430 -5.741855 -3.147427 0.888196 -1.268857
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_sel/input_ch1_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma/wire_pt1_sel_i -4.106251 0.965777 0.070348 -1.185904 0.928892 2.895036 -1.394624 2.497746 0.391330 -0.340545 1.775073 0.566541 3.871502 3.234030 1.011863 -0.142929 -1.256782 3.433146 2.054049 1.965367
wb_dma_ch_sel/always_47/case_1/stmt_1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma/wire_pt1_sel_o 0.510225 -2.107135 0.010675 -0.903908 0.668495 1.311281 -1.129632 0.016221 -0.298681 -0.602826 -0.394610 3.426806 -2.628075 3.995938 0.524011 -0.534190 -0.768115 1.233492 1.850505 -2.202964
wb_dma_ch_sel/assign_127_req_p0/expr_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_pri_enc/inst_u16 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/assign_116_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_sel/input_ch7_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
assert_wb_dma_rf/input_ch0_txsz -1.437902 -0.222375 2.097850 1.216180 -0.038982 -1.010678 0.339226 -0.659223 0.640730 2.495799 1.639027 -0.024634 0.352751 0.545558 1.569858 -0.330894 -2.552926 1.307255 1.566019 -4.028047
assert_wb_dma_rf -1.097350 -0.534763 0.848445 0.614131 -0.002418 -2.693807 0.766112 -0.292964 2.905815 1.938791 -0.041742 0.602471 0.612297 0.429056 2.442871 -0.343803 -1.030837 0.981749 1.259145 -4.424768
wb_dma_ch_rf/reg_ch_am0_r -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_rf/always_4/if_1 0.558477 -4.080925 0.621109 -1.616873 0.466379 1.032968 0.192231 -0.370277 1.485118 1.781723 0.918818 -1.877836 -0.362800 0.721836 -0.335938 1.771629 -1.800016 0.007980 5.468723 -2.149595
wb_dma_de/always_4/if_1/if_1/stmt_1 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_de/always_14/stmt_1/expr_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/wire_use_ed 1.011496 -1.684463 2.778342 -2.467686 -1.165177 5.217923 1.846799 4.281264 -3.448467 -5.817794 1.953106 -3.571940 3.989175 1.473780 -0.095568 -0.881606 -3.573567 -0.502900 -0.892861 -0.316297
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.811841 -2.477005 -1.140433 1.737222 1.936608 -2.419847 -0.458894 -1.876485 3.052934 -2.331555 -0.056367 -0.244944 -1.293467 -0.185850 -2.059166 -0.463213 -2.374751 -2.184295 2.066497 -0.148300
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_sel/input_nd_i -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
assert_wb_dma_ch_sel/input_req_i -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/reg_ch_rl 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_de/reg_paused 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_wb_if/wire_mast_drdy -0.062976 1.361765 2.639158 3.683506 -1.218339 5.118916 -2.693554 0.765435 -3.954932 -0.014036 2.620123 -1.976051 -4.409810 -0.800890 3.455821 0.049948 -0.062089 -0.488769 1.145513 1.871789
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.535901 -1.903802 -2.684119 2.618264 1.125922 -0.331402 0.466707 0.560175 0.110380 -1.837786 1.651997 -3.121147 0.976377 -3.053432 2.583891 -1.289778 1.024996 -0.648865 1.981911 0.067472
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -1.219491 1.619397 -1.029657 1.233431 1.242264 1.765609 -0.850845 1.741761 -4.104589 -1.046401 1.756089 2.844186 0.103488 -0.047801 4.505704 -2.178211 -0.440440 1.388111 0.450684 0.266484
wb_dma_ch_sel/assign_100_valid/expr_1 -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_wb_if/inst_u1 -0.833315 1.996440 2.432848 -1.932292 -2.325666 -3.081924 0.781858 0.013907 -0.245938 1.272914 0.792148 1.472693 -1.572828 -0.367322 1.292242 -3.659557 -0.472104 1.288849 1.137747 3.348493
wb_dma_wb_if/inst_u0 -3.212581 3.144600 0.095466 2.757559 -0.264195 0.584096 -2.816337 2.752426 -4.417518 1.394499 0.951512 -0.458558 1.175305 -1.459133 3.155569 1.706523 -1.609770 0.704641 0.721168 4.408843
wb_dma_ch_sel 1.943409 2.158495 -0.693927 0.741912 -0.505713 1.332366 0.465437 0.222051 -0.557652 -3.591891 -0.942526 -0.235230 0.156907 -1.747135 -0.196712 -2.038812 1.703073 -1.878485 -3.669909 2.515235
wb_dma_rf/input_de_csr_we -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_rf/wire_ch0_adr0 -0.667496 -2.316000 1.719406 1.399946 -1.131001 1.395527 -0.047856 2.483558 4.439580 -3.725996 -0.266229 -5.061253 1.971990 0.302469 0.503520 -0.497513 -1.922010 -2.105206 1.115593 -0.978146
wb_dma_rf/wire_ch0_adr1 -2.738795 1.241124 1.678156 2.223054 0.583229 -0.834925 1.317973 -1.774328 0.990683 3.710215 1.155391 -0.378029 1.169377 -0.562578 1.293700 -0.984614 -1.251828 1.341170 1.428841 -3.445090
wb_dma_de/always_9/stmt_1/expr_1 -1.369931 2.021071 -1.806379 2.390408 3.502712 4.262723 -1.043795 -0.823697 1.440022 -0.741637 0.809992 1.554998 2.228740 2.477873 -1.231360 -0.188527 0.805797 1.617780 -2.095775 -2.131946
wb_dma_ch_sel/always_42/case_1/cond 2.889112 -1.858922 -3.915994 0.150744 0.087161 0.309909 -1.713119 1.989101 -1.675509 -3.284055 -0.664361 0.212055 0.321371 -1.601739 2.219063 1.163784 0.696026 -1.397653 -0.784394 -0.147369
wb_dma_wb_slv/input_wb_cyc_i -7.021412 1.444803 -2.670805 2.317181 -0.143078 -1.197314 -4.602465 2.778352 0.412666 1.524939 0.481360 0.457479 1.467423 2.003598 -1.870107 -2.435627 -0.543844 2.170161 0.714447 2.359894
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_de/reg_tsz_cnt 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_sel/reg_ndr -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_de/assign_83_wr_ack/expr_1 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_de/reg_de_txsz_we -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma_ch_rf/reg_pointer_sr -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_rf/input_de_adr1_we -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 0.315149 1.062376 3.066037 -2.403484 -0.080812 3.779424 1.482921 1.361832 0.714406 -4.860044 1.163391 1.958354 -0.570282 4.466660 1.041672 -3.810473 0.395227 1.635141 -2.726109 0.612782
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_43/case_1/cond 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_rf/reg_ch_adr0_r -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_pri_enc/input_valid 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_pri_enc/reg_pri_out1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.371481 -0.097860 0.835482 1.649698 -0.142755 3.874319 -1.645049 -1.149122 0.160922 1.696234 3.109291 -2.998187 0.538439 -1.231209 0.671500 1.683072 -0.660004 1.132636 4.670739 1.169320
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.007536 -3.191350 -2.263030 -1.969751 -0.008956 0.425777 -0.710501 0.997540 0.044705 -1.484786 0.172288 -0.365139 1.970569 0.197975 0.806909 1.610509 -1.837111 0.611619 3.821326 1.034462
wb_dma_ch_arb/always_2/block_1/case_1/if_2 1.192089 -2.284813 -0.049614 -1.439196 -0.051514 -1.837813 1.875888 -0.758784 -2.324610 -0.652341 2.223643 1.663805 -3.450984 -0.728517 3.543409 -3.011405 0.527247 0.796663 2.134921 0.109071
wb_dma_ch_sel/input_req_i 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_rf/assign_4_dma_abort/expr_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/always_1/case_1/stmt_8 1.857403 -1.802010 0.515308 -1.655126 1.182033 1.299832 1.192773 0.932525 2.144025 -2.420727 0.086390 -0.607861 -0.204320 0.629125 -0.498843 -0.086953 0.559326 -1.288594 1.294398 -2.431965
wb_dma_ch_rf/wire_ptr_inv 0.274013 -1.409972 -1.764712 -0.843976 2.222158 1.485552 2.478606 -1.930956 -2.353942 -0.541054 3.036554 1.343711 0.184075 0.328101 1.501146 -2.588466 0.708776 2.719784 1.868076 0.218892
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.622091 0.617481 2.191277 1.627391 -0.086577 -0.357906 -0.981557 2.008403 -0.238345 -0.901767 -0.542849 1.293427 -0.445958 1.698727 2.197425 -1.574977 -3.755444 -0.756617 0.560382 -1.104452
wb_dma_ch_sel/assign_138_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_rf/always_1/case_1/stmt_1 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_rf/always_1/case_1/stmt_6 -0.984327 -3.269984 1.109017 1.893255 1.489621 -2.287761 1.184748 -1.076795 2.213445 -0.585157 0.781729 -2.175335 -0.667239 2.841460 -3.139373 -2.450948 -4.543686 -0.220777 1.031913 -1.660253
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_sel/always_43/case_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_sel/assign_9_pri2 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_pri_enc_sub/always_1/case_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_rf/always_2/if_1 1.787289 -0.092274 -0.044644 2.289052 0.233017 -1.207037 -0.789025 3.362214 -2.845729 -3.230397 -3.222298 -0.006466 -0.301708 -1.965640 1.852196 0.429871 -2.798098 -4.535062 -0.293159 -0.805301
wb_dma/wire_dma_abort -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_wb_if/input_wb_stb_i -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma_rf/input_de_txsz -0.832657 1.462793 -2.453075 1.965629 3.136990 4.602845 -0.228619 -0.881978 -0.654685 -0.993926 1.293458 1.204879 1.985007 1.322940 -0.343515 -0.622378 1.377506 1.638196 -1.995978 -1.382208
wb_dma_ch_pri_enc/wire_pri3_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/wire_gnt_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/wire_gnt_p0 -2.818275 0.253216 -2.212739 -1.583691 -0.008869 -0.220127 3.090040 0.718240 -2.984699 -0.990976 1.869454 -1.191469 2.644103 -1.839735 1.877681 -3.482570 3.044923 2.558011 0.228265 4.091175
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma/input_wb0_err_i -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.194058 -4.993440 -1.663965 -0.634912 0.952161 -2.002454 1.572120 0.077604 0.434666 -2.243195 1.489316 -2.534408 -1.519063 0.491803 0.196981 -0.933215 0.657224 0.491674 2.530316 1.395493
wb_dma_ch_sel/always_44/case_1/stmt_1 -1.035166 -1.334874 -0.581235 -0.202173 -0.968670 -1.105358 -0.380137 2.571295 3.519512 -1.028383 -1.006251 -2.718008 2.721786 -1.524342 1.316911 -0.008618 -0.475200 -1.371664 3.255548 -0.427792
wb_dma_wb_mast/wire_wb_data_o -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_de/always_6/if_1/if_1/stmt_1 0.804271 1.561599 -0.874983 0.355702 3.600400 3.001859 1.202107 -2.282077 -0.631901 -1.355793 1.290860 4.055292 0.303749 3.309448 -0.475936 -2.025002 -0.304290 2.289536 -2.405733 -0.752618
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_sel/always_38/case_1/cond 0.593063 3.237532 -0.885464 2.669198 0.241677 0.367471 0.163005 0.132419 1.636873 -1.406694 -0.721084 0.912614 0.689227 -2.119735 3.816181 -2.207470 2.333185 -0.614241 -2.747452 -1.206674
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 0.393058 1.967885 -0.774760 0.276755 -0.152474 2.003447 -2.393482 0.291335 0.221502 2.270687 1.678193 1.538827 1.407883 -2.489470 3.945953 1.297813 0.919090 1.063057 3.285264 -1.916672
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 -0.832657 1.462793 -2.453075 1.965629 3.136990 4.602845 -0.228619 -0.881978 -0.654685 -0.993926 1.293458 1.204879 1.985007 1.322940 -0.343515 -0.622378 1.377506 1.638196 -1.995978 -1.382208
wb_dma_de/assign_4_use_ed 1.011496 -1.684463 2.778342 -2.467686 -1.165177 5.217923 1.846799 4.281264 -3.448467 -5.817794 1.953106 -3.571940 3.989175 1.473780 -0.095568 -0.881606 -3.573567 -0.502900 -0.892861 -0.316297
assert_wb_dma_wb_if/assert_a_wb_stb -0.707123 -2.569402 -0.818730 -0.802084 0.988828 1.881078 -0.934058 -0.621825 0.211221 0.063037 0.641348 1.714072 -1.309396 3.079040 -0.789414 -0.233869 -0.008228 1.703350 3.265905 -1.496703
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 -0.233656 0.670121 -1.867398 3.199307 3.313462 2.946138 1.212529 -1.231579 0.007434 -2.437976 1.153927 0.586930 1.155809 0.450483 0.596020 -2.882292 0.191921 0.167529 -1.867199 -2.116184
wb_dma_ch_sel/assign_132_req_p0 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_rf/always_25/if_1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_de/wire_rd_ack 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma/wire_slv0_adr -1.412231 1.748673 3.800276 -1.114330 -2.943060 -3.047770 -1.507963 3.399869 2.995447 -1.285310 -2.429798 1.652458 2.569429 0.404895 0.129602 -2.661707 -5.769894 -3.203503 -0.016748 -2.882636
wb_dma_rf/input_dma_busy 3.567054 -2.757077 -2.340574 1.344966 2.467930 -1.170829 1.546163 -3.378628 1.654090 -2.157615 0.593980 -0.100420 0.043956 0.825020 -3.069688 -0.990825 -1.924900 -0.712833 -2.009778 -2.615078
wb_dma_ch_sel/assign_96_valid/expr_1 2.164488 1.771018 1.397686 4.256396 -2.242627 1.545602 3.179024 -0.258301 0.842499 -1.356827 -4.045810 -3.498018 2.688338 -1.652074 4.892717 -1.372842 -2.788244 -1.345526 -1.559468 2.032880
wb_dma_ch_sel/always_4/stmt_1 0.593063 3.237532 -0.885464 2.669198 0.241677 0.367471 0.163005 0.132419 1.636873 -1.406694 -0.721084 0.912614 0.689227 -2.119735 3.816181 -2.207470 2.333185 -0.614241 -2.747452 -1.206674
wb_dma_rf/wire_pointer2_s -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_de/reg_chunk_dec 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_de/reg_chunk_cnt_is_0_r 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma/wire_wb0_cyc_o 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.604531 0.441477 -0.675014 -2.352095 -1.819617 -1.187785 0.506118 0.483205 -1.951010 -2.736225 2.395347 -0.182070 0.088770 -1.767666 1.131652 -2.935315 0.828730 1.071843 0.691310 6.891108
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 -0.098213 -0.845883 -2.290681 -1.475896 -1.271374 1.084769 0.884648 1.601106 -6.103070 -3.261957 1.882099 -0.457924 -0.450285 -2.875209 0.265828 -3.942055 1.580616 -1.245495 -1.845536 2.517278
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_rf/reg_ch_adr1_r -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma/input_wb0_cyc_i -4.902050 2.298868 -1.873042 1.622504 2.107386 -1.983203 -2.783706 2.598664 1.081149 0.903465 2.057639 -0.214811 4.695189 1.059425 -0.807034 -0.219678 -3.961933 1.829100 -0.465039 3.552105
wb_dma_ch_sel/always_8/stmt_1 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_wb_slv -0.833315 1.996440 2.432848 -1.932292 -2.325666 -3.081924 0.781858 0.013907 -0.245938 1.272914 0.792148 1.472693 -1.572828 -0.367322 1.292242 -3.659557 -0.472104 1.288849 1.137747 3.348493
wb_dma_de/inst_u0 -0.214998 -3.917173 -0.730143 -0.994228 -0.369108 0.705191 1.496698 -0.308406 4.837053 -2.472098 0.698729 -2.724684 0.473252 2.008764 1.968878 -0.753276 1.739795 2.098709 2.028415 1.210050
wb_dma_de/inst_u1 -1.914127 -0.248922 -0.584893 -1.462734 1.826372 1.381444 2.068527 -1.541649 3.418360 -0.106397 0.527833 1.752087 1.956313 3.540125 0.486626 -2.449615 0.650282 3.744569 1.852772 1.164930
wb_dma_pri_enc_sub/input_pri_in 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/assign_146_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de/reg_de_adr1_we -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -1.062656 2.826206 -1.161841 1.055560 -0.912453 -2.116506 -1.245272 2.547973 0.392176 0.371112 -1.245198 1.367241 2.141481 -2.381508 6.487163 -0.314785 0.757692 1.011944 2.146636 2.410803
wb_dma_ch_sel/always_46/case_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_rf/assign_11_ch_csr_we -2.448292 2.652473 1.609996 -0.271128 -1.436955 -0.372924 1.777845 1.366947 -1.383634 -2.106516 1.554645 -1.386124 0.700258 -0.259731 0.329413 -4.995727 0.897433 0.906920 -2.989946 4.432834
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.972581 0.105687 -3.418631 0.299011 2.939475 4.332712 -0.986314 -1.485111 -0.753402 -0.264183 1.484710 2.535634 1.680918 0.578373 0.484462 1.369943 1.184424 1.664987 -0.145980 -2.952334
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma/wire_de_adr0_we -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_wb_slv/wire_rf_sel -2.682464 -0.982747 -1.972486 5.926898 2.981175 -4.616742 0.109877 -1.074286 -1.099813 -0.088060 -0.148928 -1.823228 -0.517351 -1.563774 -2.831862 -1.283878 -3.352227 -2.663922 -0.702479 -0.023635
assert_wb_dma_wb_if -0.707123 -2.569402 -0.818730 -0.802084 0.988828 1.881078 -0.934058 -0.621825 0.211221 0.063037 0.641348 1.714072 -1.309396 3.079040 -0.789414 -0.233869 -0.008228 1.703350 3.265905 -1.496703
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma/wire_wb1s_data_o -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_de/wire_adr0_cnt_next1 -0.214998 -3.917173 -0.730143 -0.994228 -0.369108 0.705191 1.496698 -0.308406 4.837053 -2.472098 0.698729 -2.724684 0.473252 2.008764 1.968878 -0.753276 1.739795 2.098709 2.028415 1.210050
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma/wire_pt0_sel_o -4.106251 0.965777 0.070348 -1.185904 0.928892 2.895036 -1.394624 2.497746 0.391330 -0.340545 1.775073 0.566541 3.871502 3.234030 1.011863 -0.142929 -1.256782 3.433146 2.054049 1.965367
wb_dma_ch_sel/assign_153_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/always_11 -2.021914 -0.178504 -0.208134 2.646578 2.917116 0.050255 1.525002 -0.102702 -1.524789 -2.641234 0.894956 1.940379 -1.600727 2.846867 1.307761 -4.565444 -1.535766 0.823651 -1.229105 0.254913
wb_dma_ch_rf/always_10 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_rf/always_17 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_rf/always_19 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -0.515487 1.765327 0.158930 1.226217 -1.664797 -0.750089 -3.546516 2.279926 0.697206 1.406264 0.773518 1.346045 -0.695025 -2.441650 6.144284 0.527999 0.501066 0.029969 2.722770 -1.104219
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -2.168027 -0.150913 0.406713 2.555479 1.823195 0.434385 0.352378 0.388751 0.705719 -1.183275 0.422690 -0.331711 0.581454 1.375085 -0.171484 -2.116133 -2.160046 -0.421536 -0.154557 -1.634685
wb_dma_wb_if/wire_slv_dout -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.450711 3.121013 -0.178517 2.872461 0.858209 1.617158 -3.290310 1.311411 0.460607 -1.701574 -0.981506 2.661846 -0.514943 -1.151667 2.089061 -0.002876 -0.630154 -2.428957 -0.694030 -1.517177
wb_dma/wire_pointer 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_de/assign_75_mast1_dout/expr_1 -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma/wire_ch3_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_ch_rf/assign_27_ptr_inv 0.274013 -1.409972 -1.764712 -0.843976 2.222158 1.485552 2.478606 -1.930956 -2.353942 -0.541054 3.036554 1.343711 0.184075 0.328101 1.501146 -2.588466 0.708776 2.719784 1.868076 0.218892
wb_dma_de/reg_adr1_inc -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_sel/input_ch6_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_de/input_mast0_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/assign_68_de_txsz/expr_1 0.869086 3.110154 -1.904256 2.373790 2.710245 4.629562 -1.534321 -1.691577 1.882669 0.182215 1.188782 1.905847 2.136592 0.040303 0.040378 0.449232 1.826915 1.090254 -1.687632 -3.281095
wb_dma/wire_ch2_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_rf/input_ndnr -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de/always_19/stmt_1 -2.419809 -1.182145 -3.686978 1.493378 2.246490 -3.323486 -1.227274 1.911931 4.189371 -3.084642 -1.046704 -0.462937 1.222509 2.039368 0.948110 -0.868785 1.785782 1.906075 1.836656 4.407105
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.329693 0.845137 0.788452 1.696512 0.065661 2.075339 -0.930390 1.035530 0.253884 -0.661333 -0.244659 -0.153680 2.284084 -0.599821 1.216980 0.224399 -2.906613 -1.541810 -0.088967 -3.647219
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 1.457086 0.751548 2.786040 -1.400804 -1.497712 2.477965 2.294231 -0.676057 1.747431 -2.092068 -2.126884 1.101105 3.468901 1.760693 2.804582 -1.482502 -3.391049 0.650034 1.516440 -0.245558
wb_dma_ch_sel/assign_139_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_de/assign_78_mast0_go/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma/assign_6_pt1_sel_i -4.106251 0.965777 0.070348 -1.185904 0.928892 2.895036 -1.394624 2.497746 0.391330 -0.340545 1.775073 0.566541 3.871502 3.234030 1.011863 -0.142929 -1.256782 3.433146 2.054049 1.965367
wb_dma/wire_mast1_adr -2.419809 -1.182145 -3.686978 1.493378 2.246490 -3.323486 -1.227274 1.911931 4.189371 -3.084642 -1.046704 -0.462937 1.222509 2.039368 0.948110 -0.868785 1.785782 1.906075 1.836656 4.407105
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_wb_slv/input_wb_stb_i -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma_de/reg_adr1_cnt -2.472290 1.079088 -0.373901 0.095220 1.876988 0.345369 2.165206 -2.878582 3.657148 1.802841 0.703664 1.034697 2.073093 1.432168 0.262142 -2.440931 0.868034 3.230847 2.479496 1.102187
wb_dma_ch_sel/always_42/case_1/stmt_4 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_ch_sel/always_42/case_1/stmt_2 0.748927 0.530467 -1.210377 -0.080056 1.263300 1.371428 -1.966841 0.723743 -2.518010 0.282869 1.168369 4.047924 -0.549500 0.632420 3.342325 0.341554 -0.821635 1.294422 1.629050 -1.473537
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_sel/always_42/case_1/stmt_1 -2.970122 -0.227008 -0.323885 -0.075868 -0.233321 7.415138 -0.407177 3.997697 -0.854152 -4.886580 -0.074185 -2.146655 2.562846 2.018805 -0.862712 -1.777255 1.132809 -1.261856 -4.237319 -0.864971
wb_dma_ch_rf/always_4/if_1/block_1/if_1 0.558477 -4.080925 0.621109 -1.616873 0.466379 1.032968 0.192231 -0.370277 1.485118 1.781723 0.918818 -1.877836 -0.362800 0.721836 -0.335938 1.771629 -1.800016 0.007980 5.468723 -2.149595
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.341340 0.598970 -2.173674 0.380890 0.561229 0.113026 1.266542 -0.892601 2.122150 -0.619297 -0.702426 -1.382534 6.097974 -1.875956 -2.109153 -1.901226 -1.165127 -0.633866 0.937352 -0.143695
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 0.487037 0.419964 1.524511 -1.860605 -2.252735 2.546695 1.527385 -0.773554 1.966990 -1.780726 -2.455481 1.761995 3.707548 1.849660 2.127757 -2.894247 -3.766978 0.497103 1.562193 0.372399
wb_dma_ch_sel/always_3/stmt_1/expr_1 -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -4.111454 -1.195004 -0.741082 1.464114 2.329815 2.207361 1.348047 0.957175 -0.378398 -3.052964 1.010805 -0.776425 0.396367 3.837904 -1.087929 -3.755965 -0.188914 1.504761 -1.305195 1.568277
wb_dma/wire_txsz 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_de/always_14/stmt_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_wb_slv/reg_rf_ack -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 0.593063 3.237532 -0.885464 2.669198 0.241677 0.367471 0.163005 0.132419 1.636873 -1.406694 -0.721084 0.912614 0.689227 -2.119735 3.816181 -2.207470 2.333185 -0.614241 -2.747452 -1.206674
wb_dma/wire_de_csr_we -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -2.682464 -0.982747 -1.972486 5.926898 2.981175 -4.616742 0.109877 -1.074286 -1.099813 -0.088060 -0.148928 -1.823228 -0.517351 -1.563774 -2.831862 -1.283878 -3.352227 -2.663922 -0.702479 -0.023635
wb_dma/wire_ch1_txsz -0.175791 0.189955 0.208779 -0.851885 -0.023592 0.540056 -3.197553 2.142266 -0.023627 0.719837 0.198274 3.376243 0.262277 1.806256 3.458638 1.606919 -2.386995 1.198023 2.869734 -1.401273
wb_dma_rf/inst_u9 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u8 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u7 -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_rf/inst_u6 -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_rf/inst_u5 -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_rf/inst_u4 -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_rf/inst_u3 -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_rf/inst_u1 -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_rf/inst_u0 0.825939 3.188576 1.236257 0.649122 -1.445367 0.533494 0.600820 0.400697 2.032650 -2.381915 -1.831144 -0.614721 0.911541 -1.626649 -0.414046 -2.240885 1.109259 -2.322042 -3.253335 1.054721
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.923014 2.114746 3.091725 -1.987038 0.502757 3.376346 3.266935 0.188718 -0.090665 -3.603539 0.617835 2.126824 0.783288 4.126830 0.460880 -4.721303 -0.230073 1.972517 -3.204772 1.129003
wb_dma_inc30r/assign_2_out -0.677419 -0.747634 -0.220052 -1.601946 2.808818 2.337411 3.015894 -2.425990 5.063529 -0.813389 0.026093 1.578104 1.791754 4.207666 -1.339320 -2.280697 0.507738 2.677679 1.017511 -0.055824
wb_dma/wire_mast1_din -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_ch_sel/assign_2_pri0 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_rf/input_de_adr0_we -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_wb_mast/always_1/if_1/stmt_1 -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_ch_sel/always_48/case_1/cond 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_rf/input_wb_rf_we -0.294737 1.971887 2.105044 -0.893692 -2.298397 -3.472834 3.614352 0.680810 -1.725634 0.211201 0.713684 -1.120264 0.705055 -0.995156 2.951824 -3.118436 1.113403 1.953640 -4.111156 0.365346
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_pri_enc_sub/always_3/if_1/if_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/assign_7_pt0_sel_i 0.510225 -2.107135 0.010675 -0.903908 0.668495 1.311281 -1.129632 0.016221 -0.298681 -0.602826 -0.394610 3.426806 -2.628075 3.995938 0.524011 -0.534190 -0.768115 1.233492 1.850505 -2.202964
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.274013 -1.409972 -1.764712 -0.843976 2.222158 1.485552 2.478606 -1.930956 -2.353942 -0.541054 3.036554 1.343711 0.184075 0.328101 1.501146 -2.588466 0.708776 2.719784 1.868076 0.218892
wb_dma_wb_mast/wire_mast_pt_out -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
assert_wb_dma_ch_arb/input_state -3.045127 -0.261982 0.072726 3.629272 2.907511 1.470339 1.889146 -0.030030 0.405681 -2.734805 1.233728 -0.900989 0.465125 1.936150 0.444720 -4.407455 -1.363526 0.239179 -0.907573 -0.867086
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma/wire_ch0_csr -0.048434 2.568431 -2.291492 0.659563 -0.777918 1.993577 -2.506941 2.229559 1.916341 -3.519200 -2.371709 2.555937 3.892492 2.017347 2.021568 -0.751237 -0.843908 0.422267 -4.224925 2.346047
wb_dma_de/assign_69_de_adr0/expr_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_wb_slv/wire_pt_sel -3.609581 0.202790 -1.573161 0.044772 1.373282 0.277686 -4.038440 1.284232 0.006451 0.016117 1.321277 3.854099 0.008168 6.341587 -2.265355 -1.391230 -3.585768 3.477285 -0.528391 2.157854
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.626252 -0.035963 -0.713546 2.399741 1.117713 1.438801 -1.218508 2.297249 -2.009185 -4.197027 -2.766776 -0.067537 -1.101199 -2.298314 1.079342 0.168459 -0.964314 -4.921014 1.662481 1.895749
wb_dma_ch_sel/wire_de_start 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_wb_mast/assign_3_mast_drdy -0.062976 1.361765 2.639158 3.683506 -1.218339 5.118916 -2.693554 0.765435 -3.954932 -0.014036 2.620123 -1.976051 -4.409810 -0.800890 3.455821 0.049948 -0.062089 -0.488769 1.145513 1.871789
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_de/always_5/stmt_1 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/input_mast1_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/reg_mast0_adr -2.054908 1.073418 0.513366 3.024896 0.705118 3.129207 -0.535829 -2.451954 0.362053 3.480971 2.661699 -3.001441 1.277704 -1.815788 0.165415 0.956241 -0.302237 1.338124 3.938848 0.617169
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_ch_rf/assign_15_ch_am0_we -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_rf/inst_u2 0.538287 1.313715 0.771346 -2.027838 -2.037365 3.446723 2.275884 0.545522 -2.520901 -0.347126 0.916855 -1.368295 0.430515 -1.503863 2.969843 -1.816303 2.975089 1.262055 -1.585908 2.315511
wb_dma_ch_rf/wire_ch_adr1_dewe -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_rf/always_17/if_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_de/assign_71_de_csr 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/always_42/case_1 -1.601342 -0.576506 -0.540778 -0.356534 -0.888383 5.019000 -0.687963 4.458761 -2.271076 -4.472121 -2.153258 -0.749117 2.714814 2.840593 -0.246688 -0.847836 -2.130482 -1.260610 -3.626416 0.761220
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_sel/always_6/stmt_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_rf/reg_ch_chk_sz_r 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_sel/always_3/stmt_1 -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma/wire_pointer2_s -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.175914 -2.752353 -1.773248 1.360779 3.505507 -1.706123 -0.762377 -1.479659 -0.255392 -0.266293 1.601881 0.815165 -1.595034 0.879447 -2.093398 0.670668 -2.922647 -0.557683 2.950963 1.218850
wb_dma_ch_rf/input_de_txsz -0.832657 1.462793 -2.453075 1.965629 3.136990 4.602845 -0.228619 -0.881978 -0.654685 -0.993926 1.293458 1.204879 1.985007 1.322940 -0.343515 -0.622378 1.377506 1.638196 -1.995978 -1.382208
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_wb_if/input_pt_sel_i -4.502236 0.630228 1.118689 -0.589024 -0.407977 2.944946 -2.338575 2.411308 0.109935 -0.294726 -0.737458 2.843114 -0.296841 5.641865 1.494227 -1.751761 -0.146710 3.207573 2.448952 1.108146
wb_dma/wire_ch0_txsz 0.783604 3.094676 -1.562276 1.395291 1.425797 4.513134 -1.416330 -0.476465 -0.193122 0.520189 1.212847 1.719128 2.612342 -1.325081 1.784299 0.583558 1.400995 0.863335 -0.672100 -2.755746
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.435781 1.060366 1.485898 1.582698 -0.995571 6.372214 -2.168820 -0.192177 -3.330101 2.003582 3.764655 -2.136674 -0.768920 -1.646647 2.703725 1.300809 0.115088 1.157561 3.444035 0.572635
wb_dma/wire_mast0_go 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_1/stmt_1 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_ch_rf/always_10/if_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_165_req_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_de/always_23/block_1/case_1/block_8/if_2 -0.583694 0.131626 -2.816337 0.321019 2.480390 3.791242 -0.935081 -0.460766 -1.811228 0.516893 2.302185 1.802455 1.453883 0.746406 1.543515 0.599229 1.269500 2.741637 1.249696 -0.986418
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_rf/assign_23_ch_csr_dewe -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_ch_sel/assign_115_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 3.750617 -0.134629 2.149911 -2.643552 0.668597 2.865065 0.749054 2.155902 -1.040057 -5.419634 1.065504 1.811685 -1.647866 3.499576 1.896299 -0.199989 1.050448 1.073839 -2.648218 -0.727679
wb_dma/wire_de_txsz 0.869086 3.110154 -1.904256 2.373790 2.710245 4.629562 -1.534321 -1.691577 1.882669 0.182215 1.188782 1.905847 2.136592 0.040303 0.040378 0.449232 1.826915 1.090254 -1.687632 -3.281095
wb_dma_wb_slv/input_slv_pt_in -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
assert_wb_dma_ch_sel/input_ch0_csr -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.883231 2.419165 1.078636 0.981198 -1.126936 4.839541 -2.928600 -0.687029 -0.019433 2.557398 2.983014 -0.167729 0.089018 -2.334370 3.696940 1.655848 0.808797 1.320441 3.972762 -0.405000
wb_dma_ch_sel/assign_149_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_de/wire_adr0_cnt_next -0.214998 -3.917173 -0.730143 -0.994228 -0.369108 0.705191 1.496698 -0.308406 4.837053 -2.472098 0.698729 -2.724684 0.473252 2.008764 1.968878 -0.753276 1.739795 2.098709 2.028415 1.210050
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 -0.263876 6.210440 1.708065 1.531438 0.625596 2.842583 -0.460451 2.015988 -1.581590 -3.857926 -0.813609 2.420135 0.091100 -0.213769 1.569919 -3.159291 1.914632 -0.828285 -3.496526 3.016998
wb_dma_ch_rf/always_23/if_1/block_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_rf/wire_ch0_txsz 0.639876 3.179744 1.028492 0.996737 0.014509 3.082521 -0.667110 0.389160 -1.243411 1.909373 2.239269 1.011497 3.028401 -1.290130 1.831768 0.638515 -0.396671 0.969424 -2.844878 -7.339401
wb_dma_ch_sel/assign_134_req_p0/expr_1 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 2.597789 -0.501524 -1.506193 0.673373 -1.616787 -1.153015 -1.190079 1.658210 0.703378 -0.039606 -0.528514 -1.811722 2.607663 -4.683034 4.180583 2.027998 -0.816126 -1.658326 2.885417 -1.305148
wb_dma_de/always_6/if_1/if_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_sel/assign_128_req_p0 -4.118271 1.693866 -0.517323 3.293566 2.589359 3.340338 1.868101 -0.719789 -1.755486 -1.004153 0.567407 0.268459 1.390745 2.212963 -0.599972 -4.219729 -0.736282 1.098579 -2.760144 0.153803
wb_dma_de/assign_77_read_hold/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/wire_de_adr0 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_de/wire_de_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_wb_mast/always_4 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_mast/always_1 -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_rf/wire_ch3_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_ch_rf/reg_ptr_valid 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_sel/always_9/stmt_1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_rf/assign_6_csr_we/expr_1 1.765304 -0.989855 -0.701002 1.154074 -0.484993 -2.128347 0.985214 2.560338 -3.416864 -2.323226 -1.738837 -0.703832 0.827263 -1.754682 2.040589 -0.263024 -2.408008 -2.560893 -2.631149 -2.327338
wb_dma_wb_slv/always_5/stmt_1/expr_1 -3.776291 1.160856 1.163636 4.930893 0.986157 -1.077971 -0.194912 0.755002 2.046477 0.082184 0.006648 -2.539463 1.597362 -1.105813 0.549624 -2.151938 -2.778712 -1.778547 0.698730 -1.663504
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma/wire_ch5_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_pri_enc/wire_pri10_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_20_ch_done_we -0.092111 1.996337 -1.329776 2.369279 1.107096 1.641371 -0.461448 1.533435 -2.588763 -2.810158 0.652744 1.509964 0.373428 -1.078600 3.410216 -2.617648 0.266164 -0.487712 -1.933472 -0.106245
wb_dma_wb_mast/input_wb_ack_i -0.077813 1.898201 -0.106940 1.738997 -0.763171 1.863821 -4.187264 3.200199 -5.889674 0.398798 2.477698 -0.379076 -0.295103 -1.942216 3.203377 3.398621 -1.652885 0.221225 0.486203 3.178756
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_rf/input_dma_rest 2.007536 -3.191350 -2.263030 -1.969751 -0.008956 0.425777 -0.710501 0.997540 0.044705 -1.484786 0.172288 -0.365139 1.970569 0.197975 0.806909 1.610509 -1.837111 0.611619 3.821326 1.034462
wb_dma_ch_sel/always_5/stmt_1 2.446712 2.639604 -0.473814 1.447890 0.659388 1.337733 -2.025106 0.257601 3.256040 -2.459926 -1.107855 2.766685 -0.988921 -0.906962 2.602519 -0.969137 1.904516 -1.561766 -0.442849 -0.798440
wb_dma_ch_sel/always_40/case_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma/wire_de_csr 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_de/always_23/block_1/case_1/block_1/if_1 -0.263876 6.210440 1.708065 1.531438 0.625596 2.842583 -0.460451 2.015988 -1.581590 -3.857926 -0.813609 2.420135 0.091100 -0.213769 1.569919 -3.159291 1.914632 -0.828285 -3.496526 3.016998
wb_dma_ch_sel/always_37/if_1/if_1 4.052126 -0.848740 -1.677354 -2.515688 -1.958323 -1.737615 1.416541 0.979894 -1.115113 -5.288005 0.854350 0.327817 -0.410845 -2.129879 1.343879 -3.881826 1.540691 -0.999493 -3.392443 2.022353
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_rf/always_10/if_1/if_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/input_ch3_adr0 -0.194058 -4.993440 -1.663965 -0.634912 0.952161 -2.002454 1.572120 0.077604 0.434666 -2.243195 1.489316 -2.534408 -1.519063 0.491803 0.196981 -0.933215 0.657224 0.491674 2.530316 1.395493
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_de/wire_de_txsz 0.869086 3.110154 -1.904256 2.373790 2.710245 4.629562 -1.534321 -1.691577 1.882669 0.182215 1.188782 1.905847 2.136592 0.040303 0.040378 0.449232 1.826915 1.090254 -1.687632 -3.281095
wb_dma_rf/input_de_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_rf/input_de_adr0 2.170227 -3.882735 -0.103436 1.748842 0.448652 0.323938 0.024781 0.821413 1.625824 -3.707004 0.987260 -4.638197 -2.810631 -0.785053 0.058310 1.075888 1.488218 -2.361110 -0.367239 -1.120165
wb_dma_de/always_2/if_1 0.967240 -3.292749 -0.153015 -0.504998 -1.062688 -0.740817 1.536060 0.858668 4.713524 -3.295127 0.049914 -4.126535 0.126491 -1.105376 1.717970 -0.980300 2.058502 -1.017974 1.495054 -0.031222
wb_dma_ch_sel/assign_102_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 -2.373012 1.447006 1.119426 -1.613384 -2.553729 -1.049620 0.201777 2.314429 -0.824124 -1.726385 1.872383 -1.139290 0.939040 -0.365986 1.325381 -3.909588 -0.102281 1.327279 -0.243068 5.583486
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_wb_mast/assign_4_mast_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_ch_rf/always_2/if_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma/input_wb1_err_i -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_133_req_p0/expr_1 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_sel/assign_136_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_sel/input_dma_busy -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_sel/assign_4_pri1 1.154499 -1.423216 -1.705238 0.767035 2.886387 0.451932 0.271458 -0.798557 -1.604327 -1.667046 0.952525 3.503611 -1.756358 2.205282 1.674530 -1.620978 -1.118559 1.003458 0.317846 -1.478238
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_rf/reg_ch_csr_r 0.558267 1.406204 0.665496 -1.028835 -1.118341 -0.058205 -1.171320 0.841114 -0.589166 -2.741271 1.134114 0.279695 -1.128428 -1.639150 0.895810 -1.982172 0.497107 -0.584676 2.892600 6.935124
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_wb_if/wire_slv_we -0.148862 0.520622 1.816692 -1.899446 -3.588288 -4.558246 2.534989 1.736819 -1.505275 0.299756 0.915942 -1.582319 0.789336 -0.886391 4.122106 -2.353003 -0.248767 2.582562 -1.767336 2.211658
wb_dma_de/assign_70_de_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_sel/reg_ch_sel_r 4.052126 -0.848740 -1.677354 -2.515688 -1.958323 -1.737615 1.416541 0.979894 -1.115113 -5.288005 0.854350 0.327817 -0.410845 -2.129879 1.343879 -3.881826 1.540691 -0.999493 -3.392443 2.022353
wb_dma_ch_sel/always_38/case_1/stmt_1 0.733556 3.657257 -2.608639 2.408929 1.938180 0.066424 -1.421806 -0.642583 3.780244 -0.908515 -0.890075 1.307578 2.524347 -3.626321 0.489211 -0.762447 2.593615 -1.725851 0.209515 -0.631600
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_sel/always_38/case_1/stmt_2 0.748927 0.530467 -1.210377 -0.080056 1.263300 1.371428 -1.966841 0.723743 -2.518010 0.282869 1.168369 4.047924 -0.549500 0.632420 3.342325 0.341554 -0.821635 1.294422 1.629050 -1.473537
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_pri_enc/wire_pri30_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/reg_ch_sel_d -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_rf/assign_14_ch_adr0_we -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_rf/wire_ch1_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_inc30r/always_1/stmt_1/expr_1 0.165340 -0.677096 1.596919 -3.332737 -1.697343 1.799948 2.316851 -1.396672 5.625965 0.636952 0.582426 -0.142722 3.696923 -0.326026 2.341139 -2.261781 -0.358289 1.736721 5.761780 -0.700837
wb_dma_rf/wire_pause_req 3.719541 -0.834543 -1.450033 1.389539 0.677662 -2.845791 -0.553779 1.172932 -2.003250 -4.052312 -1.799304 1.419615 -1.181763 -1.430717 0.392160 -0.947921 -2.779924 -3.645895 -1.259030 0.238944
wb_dma_ch_sel/assign_95_valid 0.232857 4.013253 2.203056 4.190165 -1.868243 3.317167 0.676576 0.097947 2.384935 -1.668101 -0.472933 -2.480204 0.405052 -1.898912 3.519262 -2.937816 1.563522 -1.473015 -4.751871 -1.383940
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.274013 -1.409972 -1.764712 -0.843976 2.222158 1.485552 2.478606 -1.930956 -2.353942 -0.541054 3.036554 1.343711 0.184075 0.328101 1.501146 -2.588466 0.708776 2.719784 1.868076 0.218892
wb_dma_ch_rf/reg_ch_stop -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_146_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/always_45/case_1/stmt_1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/input_dma_abort -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/input_adr1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/input_adr0 -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma_ch_arb/reg_next_state -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_wb_mast/input_wb_err_i -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_wb_if/wire_wbs_data_o -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_de/assign_73_dma_busy 5.909097 -2.464188 -3.488497 0.575166 1.799489 -1.653707 0.522894 -3.047787 -0.328072 -2.038107 2.099693 0.209579 -0.002952 -2.251658 -2.001893 -0.220040 -1.185530 -1.367031 -1.676868 -3.159220
wb_dma_de/always_22/if_1 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_rf/wire_ch2_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_de/input_de_start 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_pri_enc_sub/always_3/if_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/wire_pri28_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_sel/assign_132_req_p0/expr_1 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_rf/always_25/if_1/if_1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_ch_sel/assign_98_valid/expr_1 -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.248396 3.459668 0.481973 0.633312 0.035530 1.072690 -0.388422 -0.086425 -0.546695 -3.293360 0.943394 0.939044 -1.104645 -1.411729 -0.082081 -3.450333 1.883423 -0.901416 -1.057076 5.398538
wb_dma_ch_sel/reg_pointer 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_wb_if/input_wb_err_i -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/input_de_csr 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/input_de_adr0_we -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_sel/assign_161_req_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.558267 1.406204 0.665496 -1.028835 -1.118341 -0.058205 -1.171320 0.841114 -0.589166 -2.741271 1.134114 0.279695 -1.128428 -1.639150 0.895810 -1.982172 0.497107 -0.584676 2.892600 6.935124
wb_dma_ch_sel/assign_129_req_p0 -4.118271 1.693866 -0.517323 3.293566 2.589359 3.340338 1.868101 -0.719789 -1.755486 -1.004153 0.567407 0.268459 1.390745 2.212963 -0.599972 -4.219729 -0.736282 1.098579 -2.760144 0.153803
wb_dma_de/wire_de_ack 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_arb -1.719593 1.084952 -1.493690 0.077153 -0.147141 -0.818890 3.340851 0.285373 -4.193400 -2.010858 0.879129 -0.372635 0.431813 -2.114411 2.005775 -4.893163 2.373222 0.719606 -2.344106 3.639034
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_pri_enc_sub/always_3/if_1/cond 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.274013 -1.409972 -1.764712 -0.843976 2.222158 1.485552 2.478606 -1.930956 -2.353942 -0.541054 3.036554 1.343711 0.184075 0.328101 1.501146 -2.588466 0.708776 2.719784 1.868076 0.218892
wb_dma/wire_de_txsz_we -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma_ch_pri_enc/wire_pri16_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_2/stmt_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_pri_enc 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/always_11/if_1/if_1/cond -2.021914 -0.178504 -0.208134 2.646578 2.917116 0.050255 1.525002 -0.102702 -1.524789 -2.641234 0.894956 1.940379 -1.600727 2.846867 1.307761 -4.565444 -1.535766 0.823651 -1.229105 0.254913
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_pri_enc/wire_pri7_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_wb_if/wire_mast_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.831216 3.093205 -1.309993 -0.009539 1.419178 4.097342 0.041396 -2.091787 -1.228171 0.797119 2.845358 2.254313 2.038362 -2.413128 1.150771 -0.917897 1.999579 1.373635 -0.080587 -2.160265
wb_dma_wb_if/input_wb_cyc_i -7.021412 1.444803 -2.670805 2.317181 -0.143078 -1.197314 -4.602465 2.778352 0.412666 1.524939 0.481360 0.457479 1.467423 2.003598 -1.870107 -2.435627 -0.543844 2.170161 0.714447 2.359894
wb_dma_ch_sel/assign_97_valid -0.409355 3.394055 2.315134 4.630704 -1.163885 3.140427 1.567674 -0.255534 3.620814 -1.760919 -0.654735 -4.427342 2.347534 -2.427034 2.128193 -2.671657 0.477442 -1.859128 -2.650072 -0.604481
wb_dma/wire_mast0_drdy 2.473183 -0.421375 0.309445 3.345773 -1.538052 4.577030 -3.657322 -0.242854 -1.682356 -0.946626 1.666357 -2.183464 -3.999118 -0.606885 2.549982 1.365993 0.202617 -0.938474 -0.056716 0.263185
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -4.469028 -1.778328 -1.904464 2.190453 1.689528 0.245578 0.236795 2.681481 0.051689 -3.902729 0.421316 -2.242278 0.779041 2.066687 -0.482369 -3.401935 0.128529 0.215307 -0.683248 2.532556
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_if/wire_pt_sel_o -4.502236 0.630228 1.118689 -0.589024 -0.407977 2.944946 -2.338575 2.411308 0.109935 -0.294726 -0.737458 2.843114 -0.296841 5.641865 1.494227 -1.751761 -0.146710 3.207573 2.448952 1.108146
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_pri_enc/wire_pri22_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_sel/assign_143_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_135_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/wire_gnt_p0_d -2.818275 0.253216 -2.212739 -1.583691 -0.008869 -0.220127 3.090040 0.718240 -2.984699 -0.990976 1.869454 -1.191469 2.644103 -1.839735 1.877681 -3.482570 3.044923 2.558011 0.228265 4.091175
wb_dma_de/assign_20_adr0_cnt_next -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_wb_if/inst_check_wb_dma_wb_if -0.707123 -2.569402 -0.818730 -0.802084 0.988828 1.881078 -0.934058 -0.621825 0.211221 0.063037 0.641348 1.714072 -1.309396 3.079040 -0.789414 -0.233869 -0.008228 1.703350 3.265905 -1.496703
wb_dma_ch_sel/assign_153_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_de/assign_82_rd_ack/expr_1 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.092111 1.996337 -1.329776 2.369279 1.107096 1.641371 -0.461448 1.533435 -2.588763 -2.810158 0.652744 1.509964 0.373428 -1.078600 3.410216 -2.617648 0.266164 -0.487712 -1.933472 -0.106245
wb_dma_de/reg_de_csr_we -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma/wire_wb0_ack_o -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_ch_sel/always_9/stmt_1/expr_1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_pri_enc/wire_pri23_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_103_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_rf/wire_ch1_txsz -0.175791 0.189955 0.208779 -0.851885 -0.023592 0.540056 -3.197553 2.142266 -0.023627 0.719837 0.198274 3.376243 0.262277 1.806256 3.458638 1.606919 -2.386995 1.198023 2.869734 -1.401273
wb_dma_de/always_23/block_1/stmt_13 0.882935 1.448538 -2.220896 0.600950 -0.669916 0.695336 -2.943123 1.118389 5.827667 -0.837870 0.181090 -0.317003 3.940388 -2.185621 3.620305 1.209543 1.934407 0.589015 1.707884 -1.542229
wb_dma_de/always_23/block_1/stmt_14 3.976336 -1.626582 0.953928 -0.688788 2.033249 5.089870 2.971696 -1.239530 -0.876396 -5.626862 2.660311 -2.036494 -0.492973 1.321311 -2.776041 -1.821041 0.863823 -0.567472 -2.940033 -1.542841
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.883043 1.422355 -0.916712 0.197446 1.771939 1.863091 1.005818 -1.064774 -2.642767 -1.320126 1.388820 3.382065 -0.564286 0.638628 1.566066 -2.759459 0.496698 1.269741 -1.520483 -0.335895
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_ch_rf/input_ch_sel 4.179983 -1.629589 -6.290502 -0.746092 -0.556051 -1.769277 -2.897324 0.980803 -0.818406 -2.768256 1.664488 -0.805902 5.118220 -2.725125 -1.393490 0.468068 -2.922742 -0.087367 -0.881737 0.504485
wb_dma_ch_sel/always_45/case_1/stmt_2 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_wb_if/wire_wb_addr_o -4.653577 -0.340996 0.163017 1.909277 1.561017 0.722258 1.474930 -1.093901 1.584347 1.330261 1.022017 -2.016833 1.694770 1.282197 -0.870968 -1.948041 -0.571067 1.682241 2.032454 0.737098
wb_dma_ch_rf/wire_ch_txsz_we 1.831216 3.093205 -1.309993 -0.009539 1.419178 4.097342 0.041396 -2.091787 -1.228171 0.797119 2.845358 2.254313 2.038362 -2.413128 1.150771 -0.917897 1.999579 1.373635 -0.080587 -2.160265
wb_dma_de/assign_70_de_adr1/expr_1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_ch_sel/always_48/case_1 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 1.267221 0.708701 -0.192604 1.515125 -1.416090 -0.704855 -1.592862 0.852048 1.843345 0.921229 0.708463 -1.187929 0.708753 -4.660888 4.701072 0.607895 0.514304 -1.438459 3.112132 -2.150973
wb_dma_ch_rf/always_22/if_1/if_1/cond -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_wb_mast/wire_wb_addr_o -4.653577 -0.340996 0.163017 1.909277 1.561017 0.722258 1.474930 -1.093901 1.584347 1.330261 1.022017 -2.016833 1.694770 1.282197 -0.870968 -1.948041 -0.571067 1.682241 2.032454 0.737098
wb_dma_ch_rf/reg_ch_csr_r2 -2.021914 -0.178504 -0.208134 2.646578 2.917116 0.050255 1.525002 -0.102702 -1.524789 -2.641234 0.894956 1.940379 -1.600727 2.846867 1.307761 -4.565444 -1.535766 0.823651 -1.229105 0.254913
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_ch_sel/assign_101_valid/expr_1 -1.039362 2.008635 1.339372 2.149175 -1.192899 0.090205 2.814107 -1.157062 2.087328 -0.935021 0.806816 -3.862228 0.590221 -3.740623 1.222288 -3.962519 2.621816 -1.120142 -1.043808 1.410195
wb_dma_ch_sel/assign_11_pri3 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_de 1.370477 3.288640 0.571255 1.423159 -0.559383 -0.259923 0.367644 0.622030 -1.545755 -3.621958 -0.230494 0.180762 -0.337758 -2.077002 0.436396 -3.012976 0.729004 -1.867397 -3.429096 3.073600
wb_dma_wb_slv/wire_wb_data_o -1.236190 -2.945602 1.377228 0.248046 1.452227 -1.150344 0.431227 -1.944730 3.632353 0.124105 2.069504 -0.948301 -0.925732 3.352378 -2.844596 -2.128037 -3.633186 1.059668 3.373470 -0.005341
wb_dma_inc30r/always_1/stmt_1 -1.426683 -0.853909 0.247190 -3.017996 -0.179578 2.578602 1.995792 -1.866409 6.311348 0.743446 0.539474 0.761602 2.729381 1.390446 -0.452817 -3.089271 0.954303 1.732382 3.989726 -0.796671
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_127_req_p0 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_94_valid 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_pri_enc/wire_pri12_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/always_20/if_1/block_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.508628 0.475233 -0.624123 2.019627 1.760921 0.507670 0.728035 0.990071 -3.074378 -2.569074 1.394937 2.250683 -0.652786 0.097785 4.094966 -3.940907 -1.426536 0.261542 0.010589 -0.354382
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_wb_if/input_slv_din -1.236190 -2.945602 1.377228 0.248046 1.452227 -1.150344 0.431227 -1.944730 3.632353 0.124105 2.069504 -0.948301 -0.925732 3.352378 -2.844596 -2.128037 -3.633186 1.059668 3.373470 -0.005341
wb_dma_ch_sel/assign_94_valid/expr_1 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.705665 1.839323 1.109275 2.582651 0.490590 2.282332 -1.398397 1.502064 0.041248 -0.575588 -0.156168 0.306803 2.950141 -0.429757 1.210315 -0.348282 -3.968507 -1.696607 -0.218550 -4.048919
wb_dma_de/always_21 -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_de/always_22 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_de/always_23 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_ch_pri_enc/wire_pri1_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/assign_78_mast0_go 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/wire_dma_done 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_ch_sel/assign_150_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_rf/input_wb_rf_adr -1.412231 1.748673 3.800276 -1.114330 -2.943060 -3.047770 -1.507963 3.399869 2.995447 -1.285310 -2.429798 1.652458 2.569429 0.404895 0.129602 -2.661707 -5.769894 -3.203503 -0.016748 -2.882636
wb_dma_wb_if -0.836359 1.471992 2.172682 -1.209550 -1.957835 -3.933624 0.324254 1.222525 -2.132183 0.525890 0.796198 0.485756 -1.390756 -1.226282 1.373038 -1.731694 -0.258121 0.401655 0.630570 2.944430
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -1.882580 0.524116 -1.139260 -0.474678 0.455372 4.774814 -0.722433 3.482083 -5.411025 -1.671986 1.837704 -0.759076 4.074296 0.772010 1.247252 0.520658 -1.302997 1.857350 -0.259489 1.070029
wb_dma_ch_pri_enc/wire_pri25_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_mast/reg_mast_cyc 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/input_wb_rf_we -1.010866 2.953969 2.569329 -2.063124 -1.580035 -1.889185 3.313015 -0.292504 -0.638948 0.549238 2.305976 -0.196299 0.420659 -1.072643 2.546600 -3.735745 2.179663 2.500950 -1.984369 2.551915
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_rf/always_20 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_de/always_6/if_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_wb_slv/always_4/stmt_1 -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_de/assign_3_ptr_valid 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_wb_mast/input_pt_sel -3.679382 1.303712 1.127953 -0.949111 0.865974 1.572515 -1.520941 2.557385 1.139189 -0.642336 0.019168 2.789956 2.298707 4.913618 2.628532 -0.668563 -3.149900 3.045413 1.932593 2.831041
wb_dma_ch_pri_enc/wire_pri15_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_slv/input_wb_we_i -2.870660 0.204538 3.119265 5.201056 -0.523571 0.850318 -1.204857 1.859844 0.828152 -1.147082 -2.234684 -2.237561 0.093123 3.316951 3.513140 1.552206 -4.787771 -0.191559 -0.720200 1.207422
wb_dma_de/reg_tsz_cnt_is_0_r -0.832657 1.462793 -2.453075 1.965629 3.136990 4.602845 -0.228619 -0.881978 -0.654685 -0.993926 1.293458 1.204879 1.985007 1.322940 -0.343515 -0.622378 1.377506 1.638196 -1.995978 -1.382208
wb_dma_de/reg_dma_abort_r -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_97_valid/expr_1 -0.409355 3.394055 2.315134 4.630704 -1.163885 3.140427 1.567674 -0.255534 3.620814 -1.760919 -0.654735 -4.427342 2.347534 -2.427034 2.128193 -2.671657 0.477442 -1.859128 -2.650072 -0.604481
wb_dma/wire_mast1_drdy -0.800485 -0.494738 1.317244 0.771559 0.348322 -0.898178 0.269755 1.126939 -0.028887 -1.373904 -0.856512 1.242958 -1.969886 2.142488 1.619625 -1.591727 -1.417648 -0.309358 -0.285907 -0.137892
wb_dma_ch_rf/wire_ch_csr_we -2.448292 2.652473 1.609996 -0.271128 -1.436955 -0.372924 1.777845 1.366947 -1.383634 -2.106516 1.554645 -1.386124 0.700258 -0.259731 0.329413 -4.995727 0.897433 0.906920 -2.989946 4.432834
wb_dma_ch_pri_enc/inst_u9 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_8_ch_csr 0.416209 1.830168 0.324673 0.866249 -0.570285 0.842483 1.205376 0.050243 0.357011 -3.650651 -0.284414 -1.722650 0.279784 -0.733596 -1.499333 -3.136735 1.027883 -1.366587 -3.813366 3.866686
wb_dma_ch_rf/wire_this_ptr_set 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_pri_enc/inst_u5 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u4 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u7 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u6 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u0 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u3 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u2 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_de_start 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_ch_sel/assign_130_req_p0/expr_1 -4.118271 1.693866 -0.517323 3.293566 2.589359 3.340338 1.868101 -0.719789 -1.755486 -1.004153 0.567407 0.268459 1.390745 2.212963 -0.599972 -4.219729 -0.736282 1.098579 -2.760144 0.153803
wb_dma_rf/wire_ch_stop -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/input_de_adr0 2.170227 -3.882735 -0.103436 1.748842 0.448652 0.323938 0.024781 0.821413 1.625824 -3.707004 0.987260 -4.638197 -2.810631 -0.785053 0.058310 1.075888 1.488218 -2.361110 -0.367239 -1.120165
wb_dma_ch_rf/input_de_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_if/input_wbs_data_i -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_de/reg_tsz_dec -1.369931 2.021071 -1.806379 2.390408 3.502712 4.262723 -1.043795 -0.823697 1.440022 -0.741637 0.809992 1.554998 2.228740 2.477873 -1.231360 -0.188527 0.805797 1.617780 -2.095775 -2.131946
wb_dma_ch_sel/input_ch0_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_sel/input_ch0_am1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_ch_sel/assign_162_req_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond -0.583694 0.131626 -2.816337 0.321019 2.480390 3.791242 -0.935081 -0.460766 -1.811228 0.516893 2.302185 1.802455 1.453883 0.746406 1.543515 0.599229 1.269500 2.741637 1.249696 -0.986418
wb_dma_rf/wire_ch5_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_2/if_1/if_1/block_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_inc30r/wire_out -1.914108 -3.369689 -0.359037 -1.621544 0.102457 1.139872 2.835197 -1.521359 2.959029 -1.588495 1.716791 -2.086071 0.303429 2.557038 0.180324 -2.660814 1.648936 3.112416 2.143250 2.840980
wb_dma_de/input_pause_req 3.719541 -0.834543 -1.450033 1.389539 0.677662 -2.845791 -0.553779 1.172932 -2.003250 -4.052312 -1.799304 1.419615 -1.181763 -1.430717 0.392160 -0.947921 -2.779924 -3.645895 -1.259030 0.238944
wb_dma/input_wb0_we_i -2.870660 0.204538 3.119265 5.201056 -0.523571 0.850318 -1.204857 1.859844 0.828152 -1.147082 -2.234684 -2.237561 0.093123 3.316951 3.513140 1.552206 -4.787771 -0.191559 -0.720200 1.207422
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.214998 -3.917173 -0.730143 -0.994228 -0.369108 0.705191 1.496698 -0.308406 4.837053 -2.472098 0.698729 -2.724684 0.473252 2.008764 1.968878 -0.753276 1.739795 2.098709 2.028415 1.210050
wb_dma_ch_rf/wire_ch_txsz_dewe -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma_de/always_22/if_1/stmt_2 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_ch_sel/assign_149_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma/wire_de_ack 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_wb_mast/always_1/if_1 -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_wb_if/wire_wb_cyc_o 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_143_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_wb_mast/wire_mast_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma/wire_slv0_dout -1.614960 4.149907 4.121367 2.053861 -2.879543 0.889164 -1.977045 0.745035 1.681746 1.994144 -0.480299 -1.894766 3.860426 -3.470328 -0.057949 -1.055718 -4.841530 -2.807770 2.865647 -1.399154
wb_dma_ch_sel/reg_am1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_ch_sel/input_next_ch 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_de/always_9 -1.369931 2.021071 -1.806379 2.390408 3.502712 4.262723 -1.043795 -0.823697 1.440022 -0.741637 0.809992 1.554998 2.228740 2.477873 -1.231360 -0.188527 0.805797 1.617780 -2.095775 -2.131946
wb_dma_de/always_8 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_wb_mast/always_1/if_1/cond -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_rf/always_1/case_1/stmt_12 -0.410570 -2.673001 0.253889 -0.151746 0.920658 1.497760 -1.318959 0.532398 1.186247 0.580745 0.017862 -0.551226 0.259896 0.963043 -0.966064 1.771747 -2.514547 -1.155192 4.257326 -2.742045
wb_dma_rf/always_1/case_1/stmt_13 0.023194 -2.279629 -1.071916 -0.315774 0.836710 -2.852173 0.948785 -0.292682 2.837289 0.517604 -0.449809 0.808075 0.018562 0.825154 1.884037 0.013718 -0.042324 0.792612 1.475126 -3.170223
wb_dma_de/always_3 -2.472290 1.079088 -0.373901 0.095220 1.876988 0.345369 2.165206 -2.878582 3.657148 1.802841 0.703664 1.034697 2.073093 1.432168 0.262142 -2.440931 0.868034 3.230847 2.479496 1.102187
wb_dma_de/always_2 0.967240 -3.292749 -0.153015 -0.504998 -1.062688 -0.740817 1.536060 0.858668 4.713524 -3.295127 0.049914 -4.126535 0.126491 -1.105376 1.717970 -0.980300 2.058502 -1.017974 1.495054 -0.031222
wb_dma_de/always_5 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_de/always_4 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_de/always_7 -0.832657 1.462793 -2.453075 1.965629 3.136990 4.602845 -0.228619 -0.881978 -0.654685 -0.993926 1.293458 1.204879 1.985007 1.322940 -0.343515 -0.622378 1.377506 1.638196 -1.995978 -1.382208
wb_dma_de/always_6 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_sel/input_ch3_txsz 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_11/if_1 -2.021914 -0.178504 -0.208134 2.646578 2.917116 0.050255 1.525002 -0.102702 -1.524789 -2.641234 0.894956 1.940379 -1.600727 2.846867 1.307761 -4.565444 -1.535766 0.823651 -1.229105 0.254913
wb_dma_ch_sel/assign_147_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/always_45/case_1/cond -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/assign_68_de_txsz 0.869086 3.110154 -1.904256 2.373790 2.710245 4.629562 -1.534321 -1.691577 1.882669 0.182215 1.188782 1.905847 2.136592 0.040303 0.040378 0.449232 1.826915 1.090254 -1.687632 -3.281095
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_rf/always_20/if_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma/input_wb0s_data_i -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_de/reg_dma_done_d 1.653848 2.081177 -1.506134 1.117928 -0.145253 1.078529 -1.807593 1.901721 -2.943060 -1.440879 -0.145673 2.009687 0.473361 -2.084683 3.531999 0.038387 0.188449 -0.894167 -1.419451 -0.502551
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_wb_slv/assign_1_rf_sel -2.682464 -0.982747 -1.972486 5.926898 2.981175 -4.616742 0.109877 -1.074286 -1.099813 -0.088060 -0.148928 -1.823228 -0.517351 -1.563774 -2.831862 -1.283878 -3.352227 -2.663922 -0.702479 -0.023635
wb_dma_de/always_4/if_1/if_1/cond 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_sel/assign_376_gnt_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/wire_wr_ack 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 -0.583694 0.131626 -2.816337 0.321019 2.480390 3.791242 -0.935081 -0.460766 -1.811228 0.516893 2.302185 1.802455 1.453883 0.746406 1.543515 0.599229 1.269500 2.741637 1.249696 -0.986418
wb_dma_ch_arb/always_1 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_arb/always_2 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_de/always_19 -2.419809 -1.182145 -3.686978 1.493378 2.246490 -3.323486 -1.227274 1.911931 4.189371 -3.084642 -1.046704 -0.462937 1.222509 2.039368 0.948110 -0.868785 1.785782 1.906075 1.836656 4.407105
wb_dma_de/always_18 -2.054908 1.073418 0.513366 3.024896 0.705118 3.129207 -0.535829 -2.451954 0.362053 3.480971 2.661699 -3.001441 1.277704 -1.815788 0.165415 0.956241 -0.302237 1.338124 3.938848 0.617169
wb_dma_de/always_15 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_de/always_14 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/always_11 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/always_13 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_de/always_12 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 0.660529 -1.161872 0.218275 3.353794 -0.992890 -2.199687 -1.029969 2.232470 1.069077 -2.256150 -1.882410 -1.293931 1.083722 0.059820 2.269676 -0.383642 -4.770875 -2.643060 -2.628675 -3.872172
wb_dma_ch_sel/assign_155_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_pri_enc/wire_pri13_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/reg_read_r -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma/assign_9_slv0_pt_in -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_rf/always_17/if_1/block_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.969421 1.003331 0.082130 -0.668482 -1.259841 -1.064817 -0.690567 -0.270076 0.566650 -1.906675 1.312493 -0.189612 -2.439329 -3.161171 1.321679 -2.502018 2.349222 -1.011000 3.117936 6.220615
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_pri_enc/wire_pri2_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_11/stmt_1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_rf/wire_ch_adr1_we -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel_checker/input_ch_sel -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_ch_sel/input_ch1_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma/wire_slv0_pt_in -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_rf/always_2/if_1/if_1/cond 1.765304 -0.989855 -0.701002 1.154074 -0.484993 -2.128347 0.985214 2.560338 -3.416864 -2.323226 -1.738837 -0.703832 0.827263 -1.754682 2.040589 -0.263024 -2.408008 -2.560893 -2.631149 -2.327338
wb_dma_pri_enc_sub/reg_pri_out_d 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/always_4/case_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/wire_pri29_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_de/wire_read_hold 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/wire_sw_pointer 0.084083 2.355042 -2.459486 1.302912 -0.335942 -2.044797 0.284021 1.730333 -0.118040 0.154422 -2.191724 1.441834 1.837636 -1.980019 4.891954 -0.058188 2.473418 0.273958 -3.485545 -1.959882
wb_dma/wire_slv0_din 0.024065 -1.249594 0.892746 -0.473674 3.320045 0.472362 1.057223 0.991872 2.194157 -1.177707 -0.497286 -0.811349 -1.364413 1.121302 -3.669976 -1.083838 -0.312771 -2.615738 1.955688 -1.928636
wb_dma_ch_rf/input_dma_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_158_req_p1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_17_ch_am1_we -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_ch_rf/assign_7_pointer_s -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_pri_enc_sub/input_valid 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/input_dma_rest 2.007536 -3.191350 -2.263030 -1.969751 -0.008956 0.425777 -0.710501 0.997540 0.044705 -1.484786 0.172288 -0.365139 1.970569 0.197975 0.806909 1.610509 -1.837111 0.611619 3.821326 1.034462
wb_dma_ch_sel/input_de_ack 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/reg_valid_sel 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.883043 1.422355 -0.916712 0.197446 1.771939 1.863091 1.005818 -1.064774 -2.642767 -1.320126 1.388820 3.382065 -0.564286 0.638628 1.566066 -2.759459 0.496698 1.269741 -1.520483 -0.335895
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_wb_mast/always_4/stmt_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_375_gnt_p0 -2.818275 0.253216 -2.212739 -1.583691 -0.008869 -0.220127 3.090040 0.718240 -2.984699 -0.990976 1.869454 -1.191469 2.644103 -1.839735 1.877681 -3.482570 3.044923 2.558011 0.228265 4.091175
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma/inst_u2 1.370477 3.288640 0.571255 1.423159 -0.559383 -0.259923 0.367644 0.622030 -1.545755 -3.621958 -0.230494 0.180762 -0.337758 -2.077002 0.436396 -3.012976 0.729004 -1.867397 -3.429096 3.073600
wb_dma/inst_u1 1.943409 2.158495 -0.693927 0.741912 -0.505713 1.332366 0.465437 0.222051 -0.557652 -3.591891 -0.942526 -0.235230 0.156907 -1.747135 -0.196712 -2.038812 1.703073 -1.878485 -3.669909 2.515235
wb_dma/inst_u0 0.855943 2.275515 1.920120 -0.553192 -2.345399 -0.368954 2.390606 -0.052314 2.181070 -0.705507 -1.089551 -1.949795 0.744375 -1.844839 1.044678 -2.350621 1.920701 -0.849412 -3.143455 0.710583
wb_dma/inst_u4 -5.632859 1.448147 -0.171574 2.543623 -0.709267 0.991650 -2.729443 2.855409 -3.274578 0.103980 -0.859356 1.402225 -2.331603 2.085370 0.794132 -2.760738 0.642303 0.724357 0.090618 2.238674
wb_dma_ch_rf/assign_2_ch_adr1 -1.193689 1.806730 2.386076 0.413358 0.588657 -1.214572 2.528211 -3.306053 0.303890 3.497768 1.998168 1.509280 0.714713 -1.107108 0.922228 -2.626304 -1.621750 1.613895 2.801932 -2.347651
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/wire_de_csr 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_ch_sel/always_40/case_1/stmt_1 0.794787 -0.749140 -1.003192 -1.242892 0.990593 1.081457 2.155896 -1.030383 -3.074454 -0.294180 3.165557 1.262419 0.686020 -1.426491 3.228081 -2.596124 0.072549 2.101142 3.011763 0.171973
wb_dma_ch_sel/always_40/case_1/stmt_2 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_ch_sel/always_40/case_1/stmt_4 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_pri_enc_sub 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/reg_ch_am1_r -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_de/assign_72_dma_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/reg_ptr_adr_low -0.371481 -0.097860 0.835482 1.649698 -0.142755 3.874319 -1.645049 -1.149122 0.160922 1.696234 3.109291 -2.998187 0.538439 -1.231209 0.671500 1.683072 -0.660004 1.132636 4.670739 1.169320
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/reg_state 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_ch_rf/always_26/if_1 0.084083 2.355042 -2.459486 1.302912 -0.335942 -2.044797 0.284021 1.730333 -0.118040 0.154422 -2.191724 1.441834 1.837636 -1.980019 4.891954 -0.058188 2.473418 0.273958 -3.485545 -1.959882
wb_dma_de/always_23/block_1/case_1/block_5/if_1 3.750617 -0.134629 2.149911 -2.643552 0.668597 2.865065 0.749054 2.155902 -1.040057 -5.419634 1.065504 1.811685 -1.647866 3.499576 1.896299 -0.199989 1.050448 1.073839 -2.648218 -0.727679
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_sel/assign_113_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_inc30r/always_1 -1.426683 -0.853909 0.247190 -3.017996 -0.179578 2.578602 1.995792 -1.866409 6.311348 0.743446 0.539474 0.761602 2.729381 1.390446 -0.452817 -3.089271 0.954303 1.732382 3.989726 -0.796671
wb_dma_de/always_23/block_1/case_1/cond 2.727682 5.623834 0.851107 1.780456 0.430249 1.394784 -0.469300 0.182435 -1.798856 -3.955638 -0.704003 2.950735 0.091238 -0.558311 0.434105 -2.983182 -0.188874 -1.198668 -4.642308 2.703946
wb_dma_ch_sel/assign_128_req_p0/expr_1 -4.118271 1.693866 -0.517323 3.293566 2.589359 3.340338 1.868101 -0.719789 -1.755486 -1.004153 0.567407 0.268459 1.390745 2.212963 -0.599972 -4.219729 -0.736282 1.098579 -2.760144 0.153803
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_de/always_9/stmt_1/expr_1/expr_1 0.348344 0.148579 -3.265277 1.113576 3.722055 3.937700 -0.170428 -1.800004 1.217757 -1.020338 1.415298 1.192538 1.319936 2.058160 -0.547838 0.573979 2.622734 2.514018 -1.123237 -0.941268
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.721329 1.031956 0.069989 1.745660 0.204675 -0.032273 2.756813 -0.511803 -3.570233 0.831836 2.396169 -1.846880 0.673289 -2.467547 1.620129 -4.305483 0.518350 0.897540 0.478398 2.048027
wb_dma_ch_sel/assign_148_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_155_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_8/stmt_1/expr_1 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.278623 -1.931625 -0.827526 -1.403011 -0.028190 -0.048196 2.365543 -0.747473 -2.550889 -0.286140 3.421572 -0.327463 -0.969602 -2.216244 3.677226 -2.820888 1.623352 1.614317 3.033275 0.627412
wb_dma_rf/input_dma_done_all -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_de/assign_66_dma_done 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma/wire_ch4_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/input_ch3_csr -0.943108 2.762802 0.209440 1.539231 -2.347281 4.914127 -1.234763 3.082656 -0.004798 -1.732558 -1.474863 -1.671740 2.661823 -0.543810 3.247701 0.030205 1.299662 -0.582339 -4.047228 -0.290738
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/wire_adr1_cnt_next -1.914127 -0.248922 -0.584893 -1.462734 1.826372 1.381444 2.068527 -1.541649 3.418360 -0.106397 0.527833 1.752087 1.956313 3.540125 0.486626 -2.449615 0.650282 3.744569 1.852772 1.164930
wb_dma_ch_arb/always_2/block_1/case_1 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/reg_adr0_cnt 0.967240 -3.292749 -0.153015 -0.504998 -1.062688 -0.740817 1.536060 0.858668 4.713524 -3.295127 0.049914 -4.126535 0.126491 -1.105376 1.717970 -0.980300 2.058502 -1.017974 1.495054 -0.031222
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma/wire_am1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_ch_sel/assign_137_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_140_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/always_22/if_1/if_1 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_de/assign_69_de_adr0 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_de/always_2/if_1/cond -0.351313 -0.824259 -2.302814 1.493153 0.861683 -1.905382 0.361513 0.445394 5.741170 -1.909722 -1.141224 -1.137370 1.672628 -0.818248 3.303652 -1.179076 2.057272 0.359333 2.165434 0.539213
wb_dma_de/wire_mast0_go 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_slv/input_slv_din -1.236190 -2.945602 1.377228 0.248046 1.452227 -1.150344 0.431227 -1.944730 3.632353 0.124105 2.069504 -0.948301 -0.925732 3.352378 -2.844596 -2.128037 -3.633186 1.059668 3.373470 -0.005341
wb_dma_de/always_3/if_1/if_1 -2.472290 1.079088 -0.373901 0.095220 1.876988 0.345369 2.165206 -2.878582 3.657148 1.802841 0.703664 1.034697 2.073093 1.432168 0.262142 -2.440931 0.868034 3.230847 2.479496 1.102187
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/always_47/case_1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_ch_sel/assign_152_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_de/reg_de_adr0_we -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_sel/assign_114_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/assign_4_ch_am1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_de/wire_dma_done_all -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_wb_slv/input_wb_data_i -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_de/input_nd -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/assign_126_ch_sel 2.150108 0.596556 -1.645127 -0.170095 -0.908855 -2.245854 2.261086 0.245905 -1.343843 -4.327931 0.110938 -0.136404 -0.001154 -2.566916 0.752492 -4.437943 1.624015 -1.461330 -4.849603 1.756994
wb_dma/wire_mast1_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/wire_ptr_valid 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma/wire_ch_sel 4.179983 -1.629589 -6.290502 -0.746092 -0.556051 -1.769277 -2.897324 0.980803 -0.818406 -2.768256 1.664488 -0.805902 5.118220 -2.725125 -1.393490 0.468068 -2.922742 -0.087367 -0.881737 0.504485
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.278623 -1.931625 -0.827526 -1.403011 -0.028190 -0.048196 2.365543 -0.747473 -2.550889 -0.286140 3.421572 -0.327463 -0.969602 -2.216244 3.677226 -2.820888 1.623352 1.614317 3.033275 0.627412
wb_dma_de/always_12/stmt_1/expr_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma/wire_dma_req 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_sel/assign_136_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/assign_5_sw_pointer 0.084083 2.355042 -2.459486 1.302912 -0.335942 -2.044797 0.284021 1.730333 -0.118040 0.154422 -2.191724 1.441834 1.837636 -1.980019 4.891954 -0.058188 2.473418 0.273958 -3.485545 -1.959882
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_9/stmt_1 -1.369931 2.021071 -1.806379 2.390408 3.502712 4.262723 -1.043795 -0.823697 1.440022 -0.741637 0.809992 1.554998 2.228740 2.477873 -1.231360 -0.188527 0.805797 1.617780 -2.095775 -2.131946
wb_dma_ch_pri_enc/reg_pri_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.981598 -1.061094 -2.743281 -1.213350 -0.005666 2.334090 -1.244363 1.551953 -2.756041 -0.374711 1.500461 0.136623 1.988578 -1.517353 2.887769 1.551128 0.574687 1.241884 2.409400 0.195418
wb_dma_de/wire_dma_busy 5.909097 -2.464188 -3.488497 0.575166 1.799489 -1.653707 0.522894 -3.047787 -0.328072 -2.038107 2.099693 0.209579 -0.002952 -2.251658 -2.001893 -0.220040 -1.185530 -1.367031 -1.676868 -3.159220
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_pri_enc/always_2/if_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/always_6/if_1/stmt_1 2.239082 3.272304 -1.303693 0.565992 3.048279 4.517924 -0.070534 -3.619312 0.660576 0.682078 2.677473 3.081843 1.974588 -0.390754 -1.785171 -0.701569 1.349112 1.531615 -1.305134 -3.110443
wb_dma_ch_rf/input_de_txsz_we -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_if/input_wb_addr_i -3.245032 1.445018 3.904287 0.612351 -2.078460 -5.652526 -2.797707 4.668515 2.732013 -0.597663 -2.152948 1.674722 -0.682505 0.691442 0.847857 -1.459082 -5.810687 -3.620868 -0.138273 -0.428054
wb_dma_ch_sel/always_7/stmt_1 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.969421 1.003331 0.082130 -0.668482 -1.259841 -1.064817 -0.690567 -0.270076 0.566650 -1.906675 1.312493 -0.189612 -2.439329 -3.161171 1.321679 -2.502018 2.349222 -1.011000 3.117936 6.220615
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -1.495797 0.528589 0.038667 -0.521548 -0.155164 3.008848 -1.442393 3.961953 -5.162187 -1.892475 0.454776 1.532060 1.237527 2.123530 2.610849 -0.114847 -2.284785 1.170234 -0.457818 1.257096
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_rf/always_4/if_1/block_1 0.558477 -4.080925 0.621109 -1.616873 0.466379 1.032968 0.192231 -0.370277 1.485118 1.781723 0.918818 -1.877836 -0.362800 0.721836 -0.335938 1.771629 -1.800016 0.007980 5.468723 -2.149595
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 3.147088 0.936356 3.460331 -2.265367 0.312744 4.450346 1.418608 0.822341 1.011674 -4.445292 0.191540 2.852508 -0.611996 4.615919 1.513459 -1.741168 -0.505270 0.996386 -3.017398 -2.477964
wb_dma_ch_sel/input_ch2_txsz -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/input_ch5_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_sel/assign_150_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma/wire_ndr -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/always_43/case_1/stmt_4 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.175791 0.189955 0.208779 -0.851885 -0.023592 0.540056 -3.197553 2.142266 -0.023627 0.719837 0.198274 3.376243 0.262277 1.806256 3.458638 1.606919 -2.386995 1.198023 2.869734 -1.401273
wb_dma_ch_sel/always_43/case_1/stmt_1 0.783604 3.094676 -1.562276 1.395291 1.425797 4.513134 -1.416330 -0.476465 -0.193122 0.520189 1.212847 1.719128 2.612342 -1.325081 1.784299 0.583558 1.400995 0.863335 -0.672100 -2.755746
wb_dma_de/always_19/stmt_1/expr_1 -2.419809 -1.182145 -3.686978 1.493378 2.246490 -3.323486 -1.227274 1.911931 4.189371 -3.084642 -1.046704 -0.462937 1.222509 2.039368 0.948110 -0.868785 1.785782 1.906075 1.836656 4.407105
wb_dma_ch_rf/wire_ch_err_we -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.507576 -3.948880 -1.098632 0.476552 1.636073 -3.040313 1.350125 -1.954646 1.412649 -2.025776 0.634021 -0.504763 -0.875091 1.045286 -1.972426 -1.073796 -3.112337 -0.737035 0.902034 -1.001754
wb_dma_rf/wire_ch1_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 3.410275 0.958086 4.314328 1.708008 -0.982801 4.820860 4.158266 -0.725023 -4.355584 -2.694769 -0.795670 -2.810495 1.305202 -0.673454 1.729829 -0.551652 -4.448236 -1.848510 -1.679284 0.719833
assert_wb_dma_wb_if/input_pt_sel_i -0.707123 -2.569402 -0.818730 -0.802084 0.988828 1.881078 -0.934058 -0.621825 0.211221 0.063037 0.641348 1.714072 -1.309396 3.079040 -0.789414 -0.233869 -0.008228 1.703350 3.265905 -1.496703
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -4.469028 -1.778328 -1.904464 2.190453 1.689528 0.245578 0.236795 2.681481 0.051689 -3.902729 0.421316 -2.242278 0.779041 2.066687 -0.482369 -3.401935 0.128529 0.215307 -0.683248 2.532556
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_rf/input_paused 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma/wire_mast0_adr -2.054908 1.073418 0.513366 3.024896 0.705118 3.129207 -0.535829 -2.451954 0.362053 3.480971 2.661699 -3.001441 1.277704 -1.815788 0.165415 0.956241 -0.302237 1.338124 3.938848 0.617169
wb_dma_ch_pri_enc/inst_u8 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_148_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.674805 0.212581 -0.338406 2.636571 2.064799 1.315304 -0.245234 -0.533986 2.165751 -0.833553 -0.442649 0.156759 1.132774 1.367192 -1.063870 -0.608447 -1.590022 -0.791303 -1.231469 -3.229544
wb_dma_ch_arb/always_2/block_1 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_ch_sel/always_40/case_1/cond 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_ch_rf/assign_22_ch_err_we -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_rf/wire_pointer 1.851943 -0.250084 0.670272 -3.660360 -0.128879 1.934960 1.652034 0.334451 -4.003698 -0.028438 0.656161 1.267898 2.604965 -3.258651 -0.861090 -1.169724 -2.888996 -2.223388 5.030593 -1.132359
wb_dma_ch_pri_enc/always_2/if_1/if_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/wire_pri19_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_5_pri1 1.154499 -1.423216 -1.705238 0.767035 2.886387 0.451932 0.271458 -0.798557 -1.604327 -1.667046 0.952525 3.503611 -1.756358 2.205282 1.674530 -1.620978 -1.118559 1.003458 0.317846 -1.478238
wb_dma_rf/inst_u26 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u27 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/always_23/block_1/case_1/block_10 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_rf/inst_u25 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u22 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u23 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u20 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/assign_86_de_ack 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_rf/inst_u28 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/inst_u29 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/always_1/stmt_1 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.501164 1.026452 -1.959835 0.651044 2.882815 3.722758 -1.491309 -1.124772 1.035909 0.243514 1.019886 2.409750 2.311815 1.863287 -0.476821 1.436431 -0.038121 1.800822 -0.089811 -2.827789
wb_dma_ch_sel/assign_142_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_rf/inst_check_wb_dma_rf -1.097350 -0.534763 0.848445 0.614131 -0.002418 -2.693807 0.766112 -0.292964 2.905815 1.938791 -0.041742 0.602471 0.612297 0.429056 2.442871 -0.343803 -1.030837 0.981749 1.259145 -4.424768
wb_dma_rf/reg_wb_rf_dout 0.015150 -0.640053 2.154754 -1.446518 2.878383 -0.301806 1.520346 0.970358 3.854824 -1.031239 -1.048936 0.882933 -0.984012 1.833040 -2.038630 -0.140292 0.006883 -1.963393 1.878532 -3.933885
wb_dma/input_dma_req_i 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_de/input_am1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_de/input_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_sel/reg_next_start 2.446712 2.639604 -0.473814 1.447890 0.659388 1.337733 -2.025106 0.257601 3.256040 -2.459926 -1.107855 2.766685 -0.988921 -0.906962 2.602519 -0.969137 1.904516 -1.561766 -0.442849 -0.798440
wb_dma_ch_sel/input_ch4_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma/wire_mast0_dout -2.352332 -0.522608 -1.131941 -0.533385 -0.740463 0.175619 -2.585456 5.152822 -4.141330 -0.898949 1.194517 -1.818117 3.598052 -1.285895 1.986491 2.639083 -1.361400 0.362724 1.990516 1.199762
wb_dma_ch_sel/assign_107_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma/wire_next_ch 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_rf/wire_ch2_txsz -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_ch_rf/wire_ch_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_rf/wire_ch_am1 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma/wire_ch6_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/input_csr -1.797466 0.449054 2.734113 -1.251805 -1.835988 2.518502 -1.559579 6.024534 -1.784339 -4.779335 0.003894 -0.427947 1.982015 3.003453 2.019047 -1.256317 -3.401580 -0.097289 -0.582701 2.183486
wb_dma_de/reg_read 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma/input_wb1_cyc_i -0.707123 -2.569402 -0.818730 -0.802084 0.988828 1.881078 -0.934058 -0.621825 0.211221 0.063037 0.641348 1.714072 -1.309396 3.079040 -0.789414 -0.233869 -0.008228 1.703350 3.265905 -1.496703
wb_dma_ch_rf/wire_ch_adr0_we -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_sel/assign_140_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_rf/wire_ch3_txsz 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_rf/input_wb_rf_din -1.614960 4.149907 4.121367 2.053861 -2.879543 0.889164 -1.977045 0.745035 1.681746 1.994144 -0.480299 -1.894766 3.860426 -3.470328 -0.057949 -1.055718 -4.841530 -2.807770 2.865647 -1.399154
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_pri_enc_sub/reg_pri_out_d1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/always_19/if_1/block_1 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_ch_rf/always_2 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_ch_rf/always_1 1.220718 -1.456444 -2.432761 3.133533 0.831754 0.286198 -0.848036 0.037706 3.689842 -1.496848 -0.857268 -2.917696 1.665400 -2.382109 0.706651 1.269106 0.610201 -2.412414 -0.181612 -3.439973
wb_dma_de/input_mast0_drdy 2.473183 -0.421375 0.309445 3.345773 -1.538052 4.577030 -3.657322 -0.242854 -1.682356 -0.946626 1.666357 -2.183464 -3.999118 -0.606885 2.549982 1.365993 0.202617 -0.938474 -0.056716 0.263185
wb_dma_ch_rf/always_6 0.558267 1.406204 0.665496 -1.028835 -1.118341 -0.058205 -1.171320 0.841114 -0.589166 -2.741271 1.134114 0.279695 -1.128428 -1.639150 0.895810 -1.982172 0.497107 -0.584676 2.892600 6.935124
wb_dma_ch_rf/always_5 -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_rf/always_4 0.558477 -4.080925 0.621109 -1.616873 0.466379 1.032968 0.192231 -0.370277 1.485118 1.781723 0.918818 -1.877836 -0.362800 0.721836 -0.335938 1.771629 -1.800016 0.007980 5.468723 -2.149595
wb_dma_ch_rf/always_9 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_rf/always_8 3.567054 -2.757077 -2.340574 1.344966 2.467930 -1.170829 1.546163 -3.378628 1.654090 -2.157615 0.593980 -0.100420 0.043956 0.825020 -3.069688 -0.990825 -1.924900 -0.712833 -2.009778 -2.615078
assert_wb_dma_rf/input_wb_rf_dout -1.097350 -0.534763 0.848445 0.614131 -0.002418 -2.693807 0.766112 -0.292964 2.905815 1.938791 -0.041742 0.602471 0.612297 0.429056 2.442871 -0.343803 -1.030837 0.981749 1.259145 -4.424768
wb_dma/wire_wb1_addr_o -4.129148 -1.990443 -0.415131 0.336326 1.594457 1.189355 1.032342 0.316381 0.958509 -0.814812 1.074305 -1.357039 1.026214 3.196378 -1.128296 -2.066188 -0.755845 1.973989 1.661144 1.642970
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_slv/always_3/stmt_1/expr_1 -0.148862 0.520622 1.816692 -1.899446 -3.588288 -4.558246 2.534989 1.736819 -1.505275 0.299756 0.915942 -1.582319 0.789336 -0.886391 4.122106 -2.353003 -0.248767 2.582562 -1.767336 2.211658
wb_dma_ch_sel/assign_154_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 -0.148862 0.520622 1.816692 -1.899446 -3.588288 -4.558246 2.534989 1.736819 -1.505275 0.299756 0.915942 -1.582319 0.789336 -0.886391 4.122106 -2.353003 -0.248767 2.582562 -1.767336 2.211658
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -3.914561 0.877310 1.898894 4.768070 0.570838 -3.397897 -0.451008 1.071162 1.560042 0.003423 -1.350970 0.146036 -1.284991 1.040470 2.484066 -3.004244 -3.758538 -1.306993 0.531273 -0.393354
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
assert_wb_dma_ch_arb/input_advance -3.045127 -0.261982 0.072726 3.629272 2.907511 1.470339 1.889146 -0.030030 0.405681 -2.734805 1.233728 -0.900989 0.465125 1.936150 0.444720 -4.407455 -1.363526 0.239179 -0.907573 -0.867086
wb_dma_wb_slv/reg_slv_dout -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_ch_pri_enc/always_2 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/always_4 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/inst_u3 -0.836359 1.471992 2.172682 -1.209550 -1.957835 -3.933624 0.324254 1.222525 -2.132183 0.525890 0.796198 0.485756 -1.390756 -1.226282 1.373038 -1.731694 -0.258121 0.401655 0.630570 2.944430
wb_dma_wb_slv/always_1/stmt_1 -2.325576 1.712369 4.545459 -0.357545 -3.123649 -4.436254 -1.999053 4.641260 3.057351 -1.367381 -2.235036 1.018059 1.246701 0.484939 1.285296 -2.731430 -5.741855 -3.147427 0.888196 -1.268857
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_rf/wire_ch0_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_wb_mast/wire_mast_drdy -0.062976 1.361765 2.639158 3.683506 -1.218339 5.118916 -2.693554 0.765435 -3.954932 -0.014036 2.620123 -1.976051 -4.409810 -0.800890 3.455821 0.049948 -0.062089 -0.488769 1.145513 1.871789
wb_dma_wb_if/wire_mast_pt_out -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_ch_sel/assign_95_valid/expr_1 0.232857 4.013253 2.203056 4.190165 -1.868243 3.317167 0.676576 0.097947 2.384935 -1.668101 -0.472933 -2.480204 0.405052 -1.898912 3.519262 -2.937816 1.563522 -1.473015 -4.751871 -1.383940
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.721329 1.031956 0.069989 1.745660 0.204675 -0.032273 2.756813 -0.511803 -3.570233 0.831836 2.396169 -1.846880 0.673289 -2.467547 1.620129 -4.305483 0.518350 0.897540 0.478398 2.048027
wb_dma/constraint_slv0_din 2.302640 -0.947891 0.126212 3.215160 1.194916 -2.208901 -1.485117 -0.024564 3.278761 -0.741816 -1.181123 -0.562419 0.037435 -0.802857 1.043973 1.399557 -3.132659 -2.201864 2.201169 -3.058698
wb_dma_de/always_4/if_1/if_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_rf/always_2 1.787289 -0.092274 -0.044644 2.289052 0.233017 -1.207037 -0.789025 3.362214 -2.845729 -3.230397 -3.222298 -0.006466 -0.301708 -1.965640 1.852196 0.429871 -2.798098 -4.535062 -0.293159 -0.805301
wb_dma_rf/inst_u24 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/always_1 0.015150 -0.640053 2.154754 -1.446518 2.878383 -0.301806 1.520346 0.970358 3.854824 -1.031239 -1.048936 0.882933 -0.984012 1.833040 -2.038630 -0.140292 0.006883 -1.963393 1.878532 -3.933885
wb_dma_ch_sel/always_38 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_ch_sel/always_39 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/always_37 4.052126 -0.848740 -1.677354 -2.515688 -1.958323 -1.737615 1.416541 0.979894 -1.115113 -5.288005 0.854350 0.327817 -0.410845 -2.129879 1.343879 -3.881826 1.540691 -0.999493 -3.392443 2.022353
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.315149 1.062376 3.066037 -2.403484 -0.080812 3.779424 1.482921 1.361832 0.714406 -4.860044 1.163391 1.958354 -0.570282 4.466660 1.041672 -3.810473 0.395227 1.635141 -2.726109 0.612782
wb_dma/wire_ch0_adr0 -1.910127 -2.041785 1.510359 1.092778 -2.008098 0.557382 -0.887871 3.294215 2.627430 -2.265253 0.205812 -5.079422 2.324987 -0.835473 1.632702 -0.172805 -2.292723 -1.559906 2.962329 0.204799
wb_dma_rf/inst_u21 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_rf/wire_ch3_adr0 -0.194058 -4.993440 -1.663965 -0.634912 0.952161 -2.002454 1.572120 0.077604 0.434666 -2.243195 1.489316 -2.534408 -1.519063 0.491803 0.196981 -0.933215 0.657224 0.491674 2.530316 1.395493
wb_dma_ch_rf/input_dma_busy 3.567054 -2.757077 -2.340574 1.344966 2.467930 -1.170829 1.546163 -3.378628 1.654090 -2.157615 0.593980 -0.100420 0.043956 0.825020 -3.069688 -0.990825 -1.924900 -0.712833 -2.009778 -2.615078
wb_dma_ch_sel/assign_134_req_p0 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma/wire_wb0m_data_o -1.236190 -2.945602 1.377228 0.248046 1.452227 -1.150344 0.431227 -1.944730 3.632353 0.124105 2.069504 -0.948301 -0.925732 3.352378 -2.844596 -2.128037 -3.633186 1.059668 3.373470 -0.005341
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_rf/always_6/if_1 0.558267 1.406204 0.665496 -1.028835 -1.118341 -0.058205 -1.171320 0.841114 -0.589166 -2.741271 1.134114 0.279695 -1.128428 -1.639150 0.895810 -1.982172 0.497107 -0.584676 2.892600 6.935124
wb_dma 0.315165 2.064171 0.610713 -0.581704 -1.282697 0.195028 0.014914 0.097647 -0.270420 0.047980 -1.000558 -0.095240 0.126211 -0.565565 -1.087137 0.197955 1.472292 -0.376143 -2.619384 1.546697
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.883043 1.422355 -0.916712 0.197446 1.771939 1.863091 1.005818 -1.064774 -2.642767 -1.320126 1.388820 3.382065 -0.564286 0.638628 1.566066 -2.759459 0.496698 1.269741 -1.520483 -0.335895
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
assert_wb_dma_rf/input_wb_rf_adr -1.097350 -0.534763 0.848445 0.614131 -0.002418 -2.693807 0.766112 -0.292964 2.905815 1.938791 -0.041742 0.602471 0.612297 0.429056 2.442871 -0.343803 -1.030837 0.981749 1.259145 -4.424768
wb_dma_ch_rf/always_6/if_1/if_1 0.558267 1.406204 0.665496 -1.028835 -1.118341 -0.058205 -1.171320 0.841114 -0.589166 -2.741271 1.134114 0.279695 -1.128428 -1.639150 0.895810 -1.982172 0.497107 -0.584676 2.892600 6.935124
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_arb/wire_gnt -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.477013 -0.004255 -0.270945 2.413036 1.725644 0.844412 -2.790106 -0.128185 2.743503 -0.660388 -0.305964 0.588736 -0.485400 -0.137993 -0.209323 1.035452 -1.634353 -1.775171 3.431255 -0.580109
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_rf/always_1/case_1/cond 0.015150 -0.640053 2.154754 -1.446518 2.878383 -0.301806 1.520346 0.970358 3.854824 -1.031239 -1.048936 0.882933 -0.984012 1.833040 -2.038630 -0.140292 0.006883 -1.963393 1.878532 -3.933885
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_wb_slv/assign_4/expr_1 -2.261845 -2.692513 0.732037 1.119492 2.657251 -2.119521 0.076694 -1.341892 1.631973 1.029242 2.892694 -1.426038 -0.855676 1.890745 -2.461568 0.155188 -4.268444 0.456906 2.991065 1.578399
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.353563 0.669062 -1.795679 0.219815 0.979940 2.871071 -1.495027 0.676564 -2.399846 0.846285 2.232774 1.474091 1.376955 -1.122731 3.291096 0.596683 0.626930 1.679894 2.249937 -1.163587
wb_dma_de/always_3/if_1/stmt_1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_sel/assign_104_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/always_9/stmt_1 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_wb_if/input_mast_adr -4.653577 -0.340996 0.163017 1.909277 1.561017 0.722258 1.474930 -1.093901 1.584347 1.330261 1.022017 -2.016833 1.694770 1.282197 -0.870968 -1.948041 -0.571067 1.682241 2.032454 0.737098
assert_wb_dma_ch_arb/input_req -3.045127 -0.261982 0.072726 3.629272 2.907511 1.470339 1.889146 -0.030030 0.405681 -2.734805 1.233728 -0.900989 0.465125 1.936150 0.444720 -4.407455 -1.363526 0.239179 -0.907573 -0.867086
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_wb_if/input_wbm_data_i -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_de/wire_tsz_cnt_is_0_d 0.883043 1.422355 -0.916712 0.197446 1.771939 1.863091 1.005818 -1.064774 -2.642767 -1.320126 1.388820 3.382065 -0.564286 0.638628 1.566066 -2.759459 0.496698 1.269741 -1.520483 -0.335895
wb_dma_ch_pri_enc/wire_pri17_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel_checker/input_ch_sel_r -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_ch_sel/assign_119_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_inc30r/input_in 0.087753 -2.944910 -0.347140 -2.522502 -1.268820 -1.219763 2.316696 -1.352033 3.324733 -0.300614 1.971758 -2.020737 -0.045747 -1.979817 2.507270 -2.165196 2.400791 1.339989 5.496044 1.704366
wb_dma_ch_pri_enc/inst_u15 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u14 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u17 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/wire_dma_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_pri_enc/inst_u11 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u10 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u13 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u12 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u19 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u18 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/assign_110_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_rf/inst_u30 -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 1.267221 0.708701 -0.192604 1.515125 -1.416090 -0.704855 -1.592862 0.852048 1.843345 0.921229 0.708463 -1.187929 0.708753 -4.660888 4.701072 0.607895 0.514304 -1.438459 3.112132 -2.150973
wb_dma_ch_pri_enc/wire_pri6_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_rf/assign_6_csr_we 1.765304 -0.989855 -0.701002 1.154074 -0.484993 -2.128347 0.985214 2.560338 -3.416864 -2.323226 -1.738837 -0.703832 0.827263 -1.754682 2.040589 -0.263024 -2.408008 -2.560893 -2.631149 -2.327338
wb_dma_de/assign_82_rd_ack 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_sel/assign_96_valid 2.164488 1.771018 1.397686 4.256396 -2.242627 1.545602 3.179024 -0.258301 0.842499 -1.356827 -4.045810 -3.498018 2.688338 -1.652074 4.892717 -1.372842 -2.788244 -1.345526 -1.559468 2.032880
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/reg_next_ch 2.064073 1.388871 -2.122497 0.441066 -0.355723 0.984927 -0.986674 1.745259 0.172458 -2.521886 -0.907436 1.350735 0.763860 -1.465279 4.201346 -0.198704 2.358053 -0.282887 -1.908844 -0.300139
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_rf/assign_24_ch_txsz_dewe -1.464316 2.423910 -1.302384 2.141763 2.202676 3.474620 -1.936558 0.258485 -1.337027 0.700547 1.192428 1.830589 3.131505 0.318975 -0.007323 0.253785 -1.650876 0.707855 -0.447357 -2.870681
assert_wb_dma_ch_arb -3.045127 -0.261982 0.072726 3.629272 2.907511 1.470339 1.889146 -0.030030 0.405681 -2.734805 1.233728 -0.900989 0.465125 1.936150 0.444720 -4.407455 -1.363526 0.239179 -0.907573 -0.867086
wb_dma/wire_csr -1.601342 -0.576506 -0.540778 -0.356534 -0.888383 5.019000 -0.687963 4.458761 -2.271076 -4.472121 -2.153258 -0.749117 2.714814 2.840593 -0.246688 -0.847836 -2.130482 -1.260610 -3.626416 0.761220
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_if/input_mast_din -1.892455 1.195636 0.655276 -0.678968 0.957455 3.531632 -1.911030 1.580568 -0.214307 0.362105 1.729542 1.157838 3.085555 2.598537 0.690770 1.236714 -1.976847 2.552657 1.844536 -0.457373
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_rf/reg_sw_pointer_r 0.084083 2.355042 -2.459486 1.302912 -0.335942 -2.044797 0.284021 1.730333 -0.118040 0.154422 -2.191724 1.441834 1.837636 -1.980019 4.891954 -0.058188 2.473418 0.273958 -3.485545 -1.959882
wb_dma_ch_sel/assign_142_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_rf 0.855943 2.275515 1.920120 -0.553192 -2.345399 -0.368954 2.390606 -0.052314 2.181070 -0.705507 -1.089551 -1.949795 0.744375 -1.844839 1.044678 -2.350621 1.920701 -0.849412 -3.143455 0.710583
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.583287 -3.497155 -0.507949 -1.322818 1.837709 1.745178 1.839585 -0.725305 3.136861 -2.542631 0.271441 -0.330356 -0.541633 2.905741 -0.924634 -0.299447 0.685676 0.360745 0.180679 -2.393341
wb_dma_de/reg_chunk_cnt 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_de/always_23/block_1/case_1/block_4/if_1 0.315149 1.062376 3.066037 -2.403484 -0.080812 3.779424 1.482921 1.361832 0.714406 -4.860044 1.163391 1.958354 -0.570282 4.466660 1.041672 -3.810473 0.395227 1.635141 -2.726109 0.612782
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.923014 2.114746 3.091725 -1.987038 0.502757 3.376346 3.266935 0.188718 -0.090665 -3.603539 0.617835 2.126824 0.783288 4.126830 0.460880 -4.721303 -0.230073 1.972517 -3.204772 1.129003
wb_dma/input_wb0m_data_i -2.809788 3.407863 4.405256 2.377062 -3.057760 -0.815993 -2.077867 2.523602 0.682182 1.745049 -0.397211 -2.992631 3.080203 -3.299896 0.458897 -1.140230 -5.200692 -2.880181 3.253639 -0.104571
wb_dma_de/always_15/stmt_1 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma/wire_ch7_csr -0.716249 2.369485 -0.198279 -0.081785 -1.249708 2.936816 0.796217 1.098006 -1.642715 -1.608358 0.031009 -0.785157 1.182545 -1.272496 1.696295 -1.813301 2.659434 0.307548 -2.621994 2.416414
wb_dma/input_wb0_ack_i 0.993862 1.830986 0.476795 0.433116 -1.653407 2.702015 -3.663550 2.935132 -3.875255 -0.232219 1.828333 -0.227206 0.461211 -1.589894 4.328517 2.867192 -0.330665 0.919839 2.063953 2.365964
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -4.760995 1.032020 0.480551 3.645186 1.360039 -0.287810 1.563473 -0.173147 0.636188 0.023210 0.809852 -2.437944 1.302106 -0.129639 -0.162778 -3.528415 -0.678109 0.221847 -0.005334 0.963430
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -3.262892 0.602182 1.361724 3.719744 1.994619 1.019537 -0.195671 1.338399 0.646727 -1.703737 0.494064 -0.388532 1.126257 1.849841 0.053733 -2.850644 -3.734508 -0.938095 -0.335670 -2.372702
wb_dma_ch_sel/assign_125_de_start 1.142062 4.210620 -0.474230 2.911683 0.946057 0.514929 -1.363226 -0.203052 2.536570 -1.470278 -1.419465 2.571006 -0.176371 -1.901340 2.436499 -1.783095 1.671322 -1.774614 -1.563130 -0.686569
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.507576 -3.948880 -1.098632 0.476552 1.636073 -3.040313 1.350125 -1.954646 1.412649 -2.025776 0.634021 -0.504763 -0.875091 1.045286 -1.972426 -1.073796 -3.112337 -0.737035 0.902034 -1.001754
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma_ch_sel/assign_121_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_inc30r -1.914108 -3.369689 -0.359037 -1.621544 0.102457 1.139872 2.835197 -1.521359 2.959029 -1.588495 1.716791 -2.086071 0.303429 2.557038 0.180324 -2.660814 1.648936 3.112416 2.143250 2.840980
wb_dma_ch_sel/always_45/case_1 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/assign_117_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.698367 1.875956 -1.170414 1.397244 -0.765912 0.562873 -3.363915 1.877035 1.177474 1.466083 1.233440 -0.017662 1.539133 -3.672462 4.627713 1.288557 1.446599 -0.060001 3.162582 -1.364466
wb_dma/wire_ch3_adr0 -0.194058 -4.993440 -1.663965 -0.634912 0.952161 -2.002454 1.572120 0.077604 0.434666 -2.243195 1.489316 -2.534408 -1.519063 0.491803 0.196981 -0.933215 0.657224 0.491674 2.530316 1.395493
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/always_6/if_1/if_1/cond -1.369931 2.021071 -1.806379 2.390408 3.502712 4.262723 -1.043795 -0.823697 1.440022 -0.741637 0.809992 1.554998 2.228740 2.477873 -1.231360 -0.188527 0.805797 1.617780 -2.095775 -2.131946
wb_dma/wire_mast1_pt_out -0.942943 -1.600315 -1.047418 1.612150 2.511823 -1.266605 -1.252304 -0.615599 -0.607313 1.600761 0.965345 1.326156 -0.681126 1.012910 -0.427472 1.280701 -3.052927 0.208316 2.475258 -1.427558
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/always_48 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_sel/always_43 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_sel/always_42 -1.601342 -0.576506 -0.540778 -0.356534 -0.888383 5.019000 -0.687963 4.458761 -2.271076 -4.472121 -2.153258 -0.749117 2.714814 2.840593 -0.246688 -0.847836 -2.130482 -1.260610 -3.626416 0.761220
wb_dma_ch_sel/always_40 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_ch_sel/always_47 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_ch_sel/always_46 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_sel/always_45 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_ch_sel/always_44 -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma_ch_sel/assign_152_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/input_ndnr -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma_de/always_4/if_1/stmt_1 0.677947 1.010334 -1.787747 2.802123 2.387641 3.126984 0.752404 -0.410551 -1.171935 -2.286275 1.410151 0.678740 1.634993 -1.340848 2.428698 -2.486929 -0.091433 -0.389236 -0.973308 -2.657326
wb_dma_ch_pri_enc/wire_pri4_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_sel/assign_111_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_wb_slv/assign_2_pt_sel -3.609581 0.202790 -1.573161 0.044772 1.373282 0.277686 -4.038440 1.284232 0.006451 0.016117 1.321277 3.854099 0.008168 6.341587 -2.265355 -1.391230 -3.585768 3.477285 -0.528391 2.157854
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -0.139111 2.828381 -2.046921 2.069861 0.691617 0.808011 0.194513 -0.367756 2.481018 -0.161419 0.001029 -0.102664 2.568308 -2.938474 3.001375 -1.138545 3.298021 0.279794 -1.030170 -1.236837
wb_dma_ch_sel/assign_144_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_de/input_pointer 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -3.027047 0.658927 -1.822841 1.627137 -0.189250 1.282335 -3.269972 3.033021 -1.414159 0.518203 2.124926 -1.158067 1.399105 -2.387327 3.900845 0.846374 1.386842 0.698976 2.774050 0.461612
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 2.597789 -0.501524 -1.506193 0.673373 -1.616787 -1.153015 -1.190079 1.658210 0.703378 -0.039606 -0.528514 -1.811722 2.607663 -4.683034 4.180583 2.027998 -0.816126 -1.658326 2.885417 -1.305148
wb_dma_ch_rf/input_wb_rf_adr -1.838219 -1.102861 0.297439 1.592957 -5.746219 -0.385599 -2.642936 -3.018908 2.239173 -0.844213 1.246557 0.814900 2.621222 0.406402 2.766898 -1.005013 -4.202662 1.083849 -2.177202 0.310061
wb_dma_ch_sel/input_pointer0 0.794787 -0.749140 -1.003192 -1.242892 0.990593 1.081457 2.155896 -1.030383 -3.074454 -0.294180 3.165557 1.262419 0.686020 -1.426491 3.228081 -2.596124 0.072549 2.101142 3.011763 0.171973
wb_dma_ch_sel/input_pointer1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma_ch_sel/input_pointer2 -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma_ch_sel/input_pointer3 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma_de/reg_chunk_0 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -3.262892 0.602182 1.361724 3.719744 1.994619 1.019537 -0.195671 1.338399 0.646727 -1.703737 0.494064 -0.388532 1.126257 1.849841 0.053733 -2.850644 -3.734508 -0.938095 -0.335670 -2.372702
wb_dma_ch_sel/assign_151_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/assign_138_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_sel/reg_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma/assign_2_dma_req 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 1.192089 -2.284813 -0.049614 -1.439196 -0.051514 -1.837813 1.875888 -0.758784 -2.324610 -0.652341 2.223643 1.663805 -3.450984 -0.728517 3.543409 -3.011405 0.527247 0.796663 2.134921 0.109071
wb_dma_ch_rf/wire_ch_csr 0.416209 1.830168 0.324673 0.866249 -0.570285 0.842483 1.205376 0.050243 0.357011 -3.650651 -0.284414 -1.722650 0.279784 -0.733596 -1.499333 -3.136735 1.027883 -1.366587 -3.813366 3.866686
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.503250 -2.243619 0.164813 -1.105993 -1.199336 -0.018228 0.345384 1.105352 4.430005 0.521337 0.046173 -2.769510 3.233830 0.086683 1.538309 -0.117936 -0.770354 0.990252 5.241753 0.208735
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_sel/assign_118_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_ch_rf/input_de_adr1_we -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_de/always_8/stmt_1/expr_1 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 -0.501132 1.219751 0.143345 -1.862488 -2.436166 -4.905407 2.365401 1.237700 -0.548984 0.565321 2.645037 -3.046552 4.682669 -2.420167 1.649272 -1.834475 -0.056764 3.415009 -1.192291 1.871830
wb_dma_de/always_2/if_1/stmt_1 -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma_de/assign_65_done/expr_1 0.835297 1.621229 -1.438613 1.435517 1.828292 2.052856 -0.804877 0.531668 -2.527659 -1.686502 0.552224 3.405779 0.088096 0.357031 2.664983 -1.428883 -0.495194 0.303944 -1.319373 -1.336184
wb_dma_ch_sel/reg_de_start_r 0.593063 3.237532 -0.885464 2.669198 0.241677 0.367471 0.163005 0.132419 1.636873 -1.406694 -0.721084 0.912614 0.689227 -2.119735 3.816181 -2.207470 2.333185 -0.614241 -2.747452 -1.206674
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_wb_mast/assign_1 -4.651710 2.467010 1.509455 0.807000 0.741541 0.873027 -1.250415 1.287426 1.025578 1.320002 -1.056173 2.805113 2.159336 3.965330 3.631416 -0.565537 -3.441401 2.979308 3.030860 3.513594
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 2.621479 -1.953872 -1.777941 -2.269904 0.778879 0.723030 2.171939 -0.329603 -4.301034 -0.970128 1.717765 0.696006 2.406934 -1.383875 1.712228 -0.361087 -1.886320 1.337869 3.061001 0.713101
wb_dma_de/input_txsz 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_ch_rf/wire_pointer_s -0.524555 -3.070469 -0.058002 -0.979826 0.447124 0.171516 0.657399 -0.393171 -0.038662 2.258281 1.617198 -1.238028 0.175265 0.757419 1.190396 1.416974 -0.788659 1.883592 3.544830 -1.898086
wb_dma_ch_sel/reg_ndnr -1.457142 1.249955 -1.391763 -0.033916 1.469168 3.433923 1.449177 -0.308538 -3.571030 -0.430066 3.336485 0.825348 1.568667 -0.673099 2.563356 -2.726129 1.784346 2.865291 0.557190 1.018580
wb_dma_ch_rf/assign_26_ch_adr1_dewe -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_sel/reg_txsz 1.839041 3.207919 0.263322 0.205567 0.930382 2.238682 -0.572009 -1.510720 -1.740480 0.710123 1.634835 4.307797 -0.622030 -0.591869 2.129181 -1.474442 0.197514 0.950792 -0.463838 -1.672397
wb_dma_rf/always_1/case_1/stmt_10 -1.437902 -0.222375 2.097850 1.216180 -0.038982 -1.010678 0.339226 -0.659223 0.640730 2.495799 1.639027 -0.024634 0.352751 0.545558 1.569858 -0.330894 -2.552926 1.307255 1.566019 -4.028047
wb_dma_ch_pri_enc/inst_u28 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u29 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_de_adr1 -0.271096 -1.325044 -0.232898 -1.112846 1.588533 0.470460 1.860591 -1.834331 -0.513707 0.390435 1.922148 1.119367 0.141065 1.382474 -0.090625 -1.603396 -0.685270 2.192967 2.293333 0.104725
wb_dma/wire_de_adr0 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_de/always_18/stmt_1/expr_1 -2.054908 1.073418 0.513366 3.024896 0.705118 3.129207 -0.535829 -2.451954 0.362053 3.480971 2.661699 -3.001441 1.277704 -1.815788 0.165415 0.956241 -0.302237 1.338124 3.938848 0.617169
wb_dma_ch_arb/always_1/if_1 -2.078999 0.418021 -0.819116 -1.432502 -0.683630 -1.602178 2.874982 0.765827 -3.837592 -1.108020 1.359414 0.212148 -0.003903 -1.367203 2.832639 -4.273093 2.045100 1.847165 -0.057720 4.437461
wb_dma_ch_pri_enc/inst_u20 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u21 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u22 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u23 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u24 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u25 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u26 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_pri_enc/inst_u27 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/wire_dma_busy 5.909097 -2.464188 -3.488497 0.575166 1.799489 -1.653707 0.522894 -3.047787 -0.328072 -2.038107 2.099693 0.209579 -0.002952 -2.251658 -2.001893 -0.220040 -1.185530 -1.367031 -1.676868 -3.159220
wb_dma_ch_sel/reg_ack_o 1.043554 0.566101 -2.317887 -0.135130 -1.184817 0.307547 -2.533042 2.244771 -0.073264 0.288219 0.577094 -0.493433 2.789742 -4.035571 4.009790 1.848261 0.743570 -0.283158 3.091117 -0.314238
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_rf/reg_csr_r 1.787289 -0.092274 -0.044644 2.289052 0.233017 -1.207037 -0.789025 3.362214 -2.845729 -3.230397 -3.222298 -0.006466 -0.301708 -1.965640 1.852196 0.429871 -2.798098 -4.535062 -0.293159 -0.805301
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
assert_wb_dma_ch_sel -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_rf/always_27/stmt_1/expr_1 0.856250 3.239306 -2.088113 2.205011 -0.331157 0.112065 -0.530674 1.589177 -0.746085 -1.602697 -1.237495 0.890122 1.610942 -3.039726 4.417105 -0.980520 2.217080 -0.820697 -3.210211 -0.267086
wb_dma_ch_sel/inst_ch2 -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
assert_wb_dma_ch_arb/input_grant0 -3.045127 -0.261982 0.072726 3.629272 2.907511 1.470339 1.889146 -0.030030 0.405681 -2.734805 1.233728 -0.900989 0.465125 1.936150 0.444720 -4.407455 -1.363526 0.239179 -0.907573 -0.867086
wb_dma_ch_sel/assign_122_valid 0.226462 0.641514 -1.492442 3.046736 1.185738 1.887310 0.491899 0.717436 0.084312 -3.144125 0.759608 -1.484567 1.586416 -2.218389 2.252104 -2.358830 0.548877 -1.425448 -1.217748 -1.305047
wb_dma_rf/wire_dma_abort -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_de/assign_67_dma_done_all/expr_1 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
wb_dma_de/always_4/if_1/cond 1.164457 0.862108 -0.880500 2.597264 2.199423 0.974446 0.159092 0.027193 -1.013690 -2.745645 0.108424 2.634660 -0.465729 0.328543 2.429386 -2.739130 -1.466609 -0.918338 -1.502100 -2.237168
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.914127 -0.248922 -0.584893 -1.462734 1.826372 1.381444 2.068527 -1.541649 3.418360 -0.106397 0.527833 1.752087 1.956313 3.540125 0.486626 -2.449615 0.650282 3.744569 1.852772 1.164930
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.235242 -1.358837 -0.154437 3.963402 1.571777 0.173275 1.265657 1.384489 1.727518 -4.102778 0.523015 -3.409955 0.427701 0.031342 0.899449 -3.633839 -0.833569 -1.682107 -0.712944 -0.517220
wb_dma_ch_sel/assign_156_req_p0 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.057282 -1.716383 -0.479247 2.498790 0.198955 -1.428513 -0.268268 1.273488 1.768894 -1.324815 0.161836 -3.121060 0.570684 -1.761722 1.338012 -0.599072 -0.982495 -1.763649 1.930280 -0.705178
wb_dma_ch_rf/reg_ch_tot_sz_r 2.239082 3.272304 -1.303693 0.565992 3.048279 4.517924 -0.070534 -3.619312 0.660576 0.682078 2.677473 3.081843 1.974588 -0.390754 -1.785171 -0.701569 1.349112 1.531615 -1.305134 -3.110443
wb_dma_ch_rf/wire_ch_adr0 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_ch_rf/wire_ch_adr1 -1.193689 1.806730 2.386076 0.413358 0.588657 -1.214572 2.528211 -3.306053 0.303890 3.497768 1.998168 1.509280 0.714713 -1.107108 0.922228 -2.626304 -1.621750 1.613895 2.801932 -2.347651
wb_dma_ch_sel/assign_10_pri3 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma/wire_ch0_adr1 -2.857192 0.411146 0.221317 2.846983 1.630689 -0.394064 0.961352 -1.861241 1.692276 2.292967 0.831359 -1.249517 1.096173 -0.487202 -0.155880 -1.217271 -1.030834 0.515628 2.035195 -1.238813
wb_dma_ch_pri_enc/wire_pri24_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma/input_dma_rest_i 2.007536 -3.191350 -2.263030 -1.969751 -0.008956 0.425777 -0.710501 0.997540 0.044705 -1.484786 0.172288 -0.365139 1.970569 0.197975 0.806909 1.610509 -1.837111 0.611619 3.821326 1.034462
wb_dma_inc30r/assign_1_out -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_sel/assign_133_req_p0 -2.341629 1.358508 -0.732603 2.914327 0.997089 0.428401 3.264022 -1.861731 -3.417729 0.164877 1.847209 -2.025007 0.413171 -3.198974 -0.265760 -4.456121 1.093582 -0.576649 -2.198761 0.564097
wb_dma_ch_rf/always_23 -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_inc30r/reg_out_r -1.426683 -0.853909 0.247190 -3.017996 -0.179578 2.578602 1.995792 -1.866409 6.311348 0.743446 0.539474 0.761602 2.729381 1.390446 -0.452817 -3.089271 0.954303 1.732382 3.989726 -0.796671
wb_dma/wire_pointer2 -0.003146 -0.841805 0.580177 -0.042919 -0.989006 -0.541637 -1.441304 1.742098 -0.302003 0.704069 0.688565 -0.334044 0.623354 -1.681423 3.008806 0.904965 -1.994940 -0.686170 3.662604 -1.614029
wb_dma/wire_pointer3 2.040320 -2.608214 -2.342781 -0.948054 -0.128846 0.259999 -0.319701 1.642530 -2.950880 -1.129662 0.887992 -0.776930 1.461609 -2.214619 2.766889 1.494487 -0.986642 -0.230138 2.895644 -0.242931
wb_dma/wire_pointer0 0.794787 -0.749140 -1.003192 -1.242892 0.990593 1.081457 2.155896 -1.030383 -3.074454 -0.294180 3.165557 1.262419 0.686020 -1.426491 3.228081 -2.596124 0.072549 2.101142 3.011763 0.171973
wb_dma/wire_pointer1 0.307066 -0.892354 -1.786811 0.909656 0.976999 0.979111 -0.129700 0.938124 -2.223304 -1.036645 2.091577 0.327099 0.807421 -1.989883 4.182657 -1.149059 -0.384988 0.376817 2.605061 -1.103330
wb_dma/wire_mast0_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_rf/always_26 0.084083 2.355042 -2.459486 1.302912 -0.335942 -2.044797 0.284021 1.730333 -0.118040 0.154422 -2.191724 1.441834 1.837636 -1.980019 4.891954 -0.058188 2.473418 0.273958 -3.485545 -1.959882
wb_dma_de/always_23/block_1/case_1/block_5 3.750617 -0.134629 2.149911 -2.643552 0.668597 2.865065 0.749054 2.155902 -1.040057 -5.419634 1.065504 1.811685 -1.647866 3.499576 1.896299 -0.199989 1.050448 1.073839 -2.648218 -0.727679
wb_dma_ch_sel/assign_144_req_p0/expr_1 -1.404129 2.011403 -0.479465 4.062347 0.925794 0.741755 0.980267 0.163964 0.045111 -1.505642 0.558653 -1.890035 1.661284 -2.812251 1.951801 -3.045228 0.179080 -1.441682 -1.324780 -0.787228
wb_dma_ch_rf/wire_ch_am0_we -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma_ch_rf/always_25 -0.035820 -1.335028 -1.346714 -0.616901 0.896040 -1.957250 1.397237 -0.798587 4.972780 0.061675 -0.893496 0.963804 0.792969 1.335294 2.199552 -0.580415 1.695623 1.749770 1.078136 -2.133512
wb_dma/wire_dma_rest 2.007536 -3.191350 -2.263030 -1.969751 -0.008956 0.425777 -0.710501 0.997540 0.044705 -1.484786 0.172288 -0.365139 1.970569 0.197975 0.806909 1.610509 -1.837111 0.611619 3.821326 1.034462
wb_dma_wb_mast/input_mast_adr -4.653577 -0.340996 0.163017 1.909277 1.561017 0.722258 1.474930 -1.093901 1.584347 1.330261 1.022017 -2.016833 1.694770 1.282197 -0.870968 -1.948041 -0.571067 1.682241 2.032454 0.737098
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.718832 -3.324024 -1.266004 -0.743772 -0.547347 -0.207846 0.998358 0.673815 -1.834495 -1.179930 2.713484 -1.564451 -1.864000 -2.480365 4.249657 -1.342367 1.858209 0.169059 2.722219 -0.468666
wb_dma_ch_sel/always_44/case_1 -0.883595 -2.852067 0.334687 -0.565251 -1.301851 -2.693448 0.632208 1.487442 1.440140 -0.691046 0.864716 -3.840966 -0.654737 -3.099086 0.822432 -0.935865 0.511586 -2.075326 4.089902 0.210529
wb_dma/wire_ch0_am0 -1.207167 -2.085946 1.716135 1.428308 0.469170 2.782065 0.063161 0.639278 2.259877 -2.393069 0.750865 -2.821268 1.051445 2.702197 -0.697269 -0.535495 -2.853665 -0.059325 1.057087 -0.669054
wb_dma/wire_ch0_am1 0.077041 -0.857974 -1.632065 0.020058 1.206264 0.522092 0.569356 -0.938193 4.745250 -0.990155 -0.136066 0.257599 0.919360 0.933551 1.917445 -0.845979 2.107875 1.616623 1.983648 0.061428
wb_dma_ch_rf/always_19/if_1 1.109786 -0.610025 -1.252748 1.595614 2.124399 2.014880 -0.334350 -1.263033 2.292773 -0.728529 -0.255444 0.618701 0.829388 1.155209 -0.701464 0.562651 -0.527553 -0.349307 -0.604842 -3.566628
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.018423 -3.941508 0.656050 0.253560 -1.135728 -0.383254 1.159266 1.608407 2.350138 -3.266888 0.528313 -5.385020 -0.053613 -1.016358 0.248724 -0.675152 -0.128837 -2.009151 1.472405 0.047604
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 3.410275 0.958086 4.314328 1.708008 -0.982801 4.820860 4.158266 -0.725023 -4.355584 -2.694769 -0.795670 -2.810495 1.305202 -0.673454 1.729829 -0.551652 -4.448236 -1.848510 -1.679284 0.719833
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.371481 -0.097860 0.835482 1.649698 -0.142755 3.874319 -1.645049 -1.149122 0.160922 1.696234 3.109291 -2.998187 0.538439 -1.231209 0.671500 1.683072 -0.660004 1.132636 4.670739 1.169320
wb_dma_de/always_3/if_1 -2.472290 1.079088 -0.373901 0.095220 1.876988 0.345369 2.165206 -2.878582 3.657148 1.802841 0.703664 1.034697 2.073093 1.432168 0.262142 -2.440931 0.868034 3.230847 2.479496 1.102187
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_16_ch_adr1_we -1.254169 1.157308 0.348869 1.155370 1.708199 -0.714973 2.369373 -3.555978 0.109898 3.104926 1.855401 0.716575 0.796817 -1.167374 0.310097 -2.198934 -0.627690 1.716935 2.616675 -0.640776
wb_dma_wb_if/wire_wbm_data_o -1.236190 -2.945602 1.377228 0.248046 1.452227 -1.150344 0.431227 -1.944730 3.632353 0.124105 2.069504 -0.948301 -0.925732 3.352378 -2.844596 -2.128037 -3.633186 1.059668 3.373470 -0.005341
wb_dma_ch_pri_enc/wire_pri_out_tmp 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_ch_sel/always_2/stmt_1/expr_1 -2.285988 0.029040 -1.182646 3.179087 3.073502 1.995215 2.145010 -0.440686 -1.270969 -2.520132 2.165921 -0.165063 0.725107 0.638504 1.853127 -4.633029 -0.273231 0.992911 -0.507974 -0.463573
wb_dma_ch_sel/always_48/case_1/stmt_1 -2.818275 0.253216 -2.212739 -1.583691 -0.008869 -0.220127 3.090040 0.718240 -2.984699 -0.990976 1.869454 -1.191469 2.644103 -1.839735 1.877681 -3.482570 3.044923 2.558011 0.228265 4.091175
wb_dma_ch_sel/always_48/case_1/stmt_2 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_pri_enc/wire_pri18_out 1.508749 -0.945726 -1.078550 0.493692 1.125726 -0.367402 -0.725496 0.861365 -2.171415 -1.357575 0.766612 2.798084 -1.149090 -0.108771 3.669259 -0.940943 -1.710322 -0.122672 1.657439 -1.496636
wb_dma_de/assign_6_adr0_cnt_next 1.583287 -3.497155 -0.507949 -1.322818 1.837709 1.745178 1.839585 -0.725305 3.136861 -2.542631 0.271441 -0.330356 -0.541633 2.905741 -0.924634 -0.299447 0.685676 0.360745 0.180679 -2.393341
wb_dma_ch_rf/reg_ch_err -0.565471 0.168858 -0.179053 1.862133 0.112011 -1.034307 0.459845 1.866286 -2.089952 -2.619588 0.777027 0.141549 -0.703232 -1.502629 4.135369 -3.368256 -0.820389 -0.858552 0.316576 0.785831
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.057790 -1.528774 -2.383966 1.576652 2.724378 1.560135 0.977824 -0.503418 -1.633466 -1.641762 2.387551 0.708835 0.308617 -0.195573 2.754927 -2.215948 -0.115448 1.121012 1.615191 -1.382169
wb_dma_wb_slv/input_wb_addr_i -3.245032 1.445018 3.904287 0.612351 -2.078460 -5.652526 -2.797707 4.668515 2.732013 -0.597663 -2.152948 1.674722 -0.682505 0.691442 0.847857 -1.459082 -5.810687 -3.620868 -0.138273 -0.428054
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.663941 -1.573958 0.123548 0.154643 1.390213 -0.615994 -0.682063 0.156076 0.170549 -0.674798 -0.220939 2.811480 -1.688530 2.683256 1.245504 -0.249829 -2.479152 0.271160 1.330916 -1.846784
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 -0.241973 1.652712 -2.087567 1.537369 1.960580 4.231318 -0.273162 0.010581 -2.009452 -0.919268 1.552082 0.958266 2.266127 -0.599077 1.587776 -0.733327 0.966869 1.008399 -1.006607 -1.405583
