{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1416977572881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1416977572882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 25 20:52:52 2014 " "Processing started: Tue Nov 25 20:52:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1416977572882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1416977572882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off piano -c piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off piano -c piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1416977572883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1416977573460 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "piano.sv(44) " "Verilog HDL information at piano.sv(44): always construct contains both blocking and non-blocking assignments" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1416977573529 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "25 piano.sv(167) " "Verilog HDL Expression warning at piano.sv(167): truncated literal to match 25 bits" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 167 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1416977573530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//charlie.ac.hmc.edu/hmc_2016/axue/junior year/fall 2014/engr155/final project/piano.sv 5 5 " "Found 5 design units, including 5 entities, in source file //charlie.ac.hmc.edu/hmc_2016/axue/junior year/fall 2014/engr155/final project/piano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 piano " "Found entity 1: piano" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416977573533 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_slave_receive_only " "Found entity 2: spi_slave_receive_only" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416977573533 ""} { "Info" "ISGN_ENTITY_NAME" "3 process_spi " "Found entity 3: process_spi" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416977573533 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_notes " "Found entity 4: add_notes" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416977573533 ""} { "Info" "ISGN_ENTITY_NAME" "5 attenuation " "Found entity 5: attenuation" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1416977573533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1416977573533 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notescount piano.sv(16) " "Verilog HDL Implicit Net warning at piano.sv(16): created implicit net for \"notescount\"" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1416977573534 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "piano " "Elaborating entity \"piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1416977573674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_receive_only spi_slave_receive_only:spi " "Elaborating entity \"spi_slave_receive_only\" for hierarchy \"spi_slave_receive_only:spi\"" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "spi" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1416977573737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process_spi process_spi:proc " "Elaborating entity \"process_spi\" for hierarchy \"process_spi:proc\"" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "proc" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1416977573832 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1416977574743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1416977574975 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/Quartus Stuff/piano.map.smsg " "Generated suppressed messages file //charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/Quartus Stuff/piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1416977575194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1416977575599 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1416977575599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" "" { Text "//charlie.ac.hmc.edu/HMC_2016/axue/Junior Year/Fall 2014/ENGR155/Final Project/piano.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1416977575829 "|piano|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1416977575829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1416977575831 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1416977575831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "62 " "Implemented 62 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1416977575831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1416977575831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1416977575916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 25 20:52:55 2014 " "Processing ended: Tue Nov 25 20:52:55 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1416977575916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1416977575916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1416977575916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1416977575916 ""}
