// Seed: 2801210268
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_10 = 1;
  generate
    assign id_4 = -1'b0 ? id_7 : id_7;
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd90,
    parameter id_3 = 32'd58
) (
    _id_1,
    _id_2,
    _id_3
);
  output wire _id_3;
  input wire _id_2;
  input wire _id_1;
  static logic [id_2 : id_1  +  1  &  id_3] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
