
Tester.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d6c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08005ef8  08005ef8  00015ef8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006138  08006138  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08006138  08006138  00016138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006140  08006140  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006140  08006140  00016140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006144  08006144  00016144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          00000028  20000068  20000068  00020068  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000090  20000090  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000729a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000016c3  00000000  00000000  00027332  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000840  00000000  00000000  000289f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000778  00000000  00000000  00029238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c73c  00000000  00000000  000299b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000064ff  00000000  00000000  000460ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009dda0  00000000  00000000  0004c5eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000ea38b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002910  00000000  00000000  000ea3dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005edc 	.word	0x08005edc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08005edc 	.word	0x08005edc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2uiz>:
 8000af0:	004a      	lsls	r2, r1, #1
 8000af2:	d211      	bcs.n	8000b18 <__aeabi_d2uiz+0x28>
 8000af4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af8:	d211      	bcs.n	8000b1e <__aeabi_d2uiz+0x2e>
 8000afa:	d50d      	bpl.n	8000b18 <__aeabi_d2uiz+0x28>
 8000afc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b04:	d40e      	bmi.n	8000b24 <__aeabi_d2uiz+0x34>
 8000b06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b0a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b12:	fa23 f002 	lsr.w	r0, r3, r2
 8000b16:	4770      	bx	lr
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b22:	d102      	bne.n	8000b2a <__aeabi_d2uiz+0x3a>
 8000b24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b28:	4770      	bx	lr
 8000b2a:	f04f 0000 	mov.w	r0, #0
 8000b2e:	4770      	bx	lr

08000b30 <__aeabi_uldivmod>:
 8000b30:	b953      	cbnz	r3, 8000b48 <__aeabi_uldivmod+0x18>
 8000b32:	b94a      	cbnz	r2, 8000b48 <__aeabi_uldivmod+0x18>
 8000b34:	2900      	cmp	r1, #0
 8000b36:	bf08      	it	eq
 8000b38:	2800      	cmpeq	r0, #0
 8000b3a:	bf1c      	itt	ne
 8000b3c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b40:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b44:	f000 b974 	b.w	8000e30 <__aeabi_idiv0>
 8000b48:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b4c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b50:	f000 f806 	bl	8000b60 <__udivmoddi4>
 8000b54:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b5c:	b004      	add	sp, #16
 8000b5e:	4770      	bx	lr

08000b60 <__udivmoddi4>:
 8000b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b64:	9d08      	ldr	r5, [sp, #32]
 8000b66:	4604      	mov	r4, r0
 8000b68:	468e      	mov	lr, r1
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d14d      	bne.n	8000c0a <__udivmoddi4+0xaa>
 8000b6e:	428a      	cmp	r2, r1
 8000b70:	4694      	mov	ip, r2
 8000b72:	d969      	bls.n	8000c48 <__udivmoddi4+0xe8>
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	b152      	cbz	r2, 8000b90 <__udivmoddi4+0x30>
 8000b7a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b7e:	f1c2 0120 	rsb	r1, r2, #32
 8000b82:	fa20 f101 	lsr.w	r1, r0, r1
 8000b86:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b8a:	ea41 0e03 	orr.w	lr, r1, r3
 8000b8e:	4094      	lsls	r4, r2
 8000b90:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b94:	0c21      	lsrs	r1, r4, #16
 8000b96:	fbbe f6f8 	udiv	r6, lr, r8
 8000b9a:	fa1f f78c 	uxth.w	r7, ip
 8000b9e:	fb08 e316 	mls	r3, r8, r6, lr
 8000ba2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000ba6:	fb06 f107 	mul.w	r1, r6, r7
 8000baa:	4299      	cmp	r1, r3
 8000bac:	d90a      	bls.n	8000bc4 <__udivmoddi4+0x64>
 8000bae:	eb1c 0303 	adds.w	r3, ip, r3
 8000bb2:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000bb6:	f080 811f 	bcs.w	8000df8 <__udivmoddi4+0x298>
 8000bba:	4299      	cmp	r1, r3
 8000bbc:	f240 811c 	bls.w	8000df8 <__udivmoddi4+0x298>
 8000bc0:	3e02      	subs	r6, #2
 8000bc2:	4463      	add	r3, ip
 8000bc4:	1a5b      	subs	r3, r3, r1
 8000bc6:	b2a4      	uxth	r4, r4
 8000bc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000bd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bd4:	fb00 f707 	mul.w	r7, r0, r7
 8000bd8:	42a7      	cmp	r7, r4
 8000bda:	d90a      	bls.n	8000bf2 <__udivmoddi4+0x92>
 8000bdc:	eb1c 0404 	adds.w	r4, ip, r4
 8000be0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000be4:	f080 810a 	bcs.w	8000dfc <__udivmoddi4+0x29c>
 8000be8:	42a7      	cmp	r7, r4
 8000bea:	f240 8107 	bls.w	8000dfc <__udivmoddi4+0x29c>
 8000bee:	4464      	add	r4, ip
 8000bf0:	3802      	subs	r0, #2
 8000bf2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000bf6:	1be4      	subs	r4, r4, r7
 8000bf8:	2600      	movs	r6, #0
 8000bfa:	b11d      	cbz	r5, 8000c04 <__udivmoddi4+0xa4>
 8000bfc:	40d4      	lsrs	r4, r2
 8000bfe:	2300      	movs	r3, #0
 8000c00:	e9c5 4300 	strd	r4, r3, [r5]
 8000c04:	4631      	mov	r1, r6
 8000c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	d909      	bls.n	8000c22 <__udivmoddi4+0xc2>
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	f000 80ef 	beq.w	8000df2 <__udivmoddi4+0x292>
 8000c14:	2600      	movs	r6, #0
 8000c16:	e9c5 0100 	strd	r0, r1, [r5]
 8000c1a:	4630      	mov	r0, r6
 8000c1c:	4631      	mov	r1, r6
 8000c1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c22:	fab3 f683 	clz	r6, r3
 8000c26:	2e00      	cmp	r6, #0
 8000c28:	d14a      	bne.n	8000cc0 <__udivmoddi4+0x160>
 8000c2a:	428b      	cmp	r3, r1
 8000c2c:	d302      	bcc.n	8000c34 <__udivmoddi4+0xd4>
 8000c2e:	4282      	cmp	r2, r0
 8000c30:	f200 80f9 	bhi.w	8000e26 <__udivmoddi4+0x2c6>
 8000c34:	1a84      	subs	r4, r0, r2
 8000c36:	eb61 0303 	sbc.w	r3, r1, r3
 8000c3a:	2001      	movs	r0, #1
 8000c3c:	469e      	mov	lr, r3
 8000c3e:	2d00      	cmp	r5, #0
 8000c40:	d0e0      	beq.n	8000c04 <__udivmoddi4+0xa4>
 8000c42:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c46:	e7dd      	b.n	8000c04 <__udivmoddi4+0xa4>
 8000c48:	b902      	cbnz	r2, 8000c4c <__udivmoddi4+0xec>
 8000c4a:	deff      	udf	#255	; 0xff
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	2a00      	cmp	r2, #0
 8000c52:	f040 8092 	bne.w	8000d7a <__udivmoddi4+0x21a>
 8000c56:	eba1 010c 	sub.w	r1, r1, ip
 8000c5a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5e:	fa1f fe8c 	uxth.w	lr, ip
 8000c62:	2601      	movs	r6, #1
 8000c64:	0c20      	lsrs	r0, r4, #16
 8000c66:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c6a:	fb07 1113 	mls	r1, r7, r3, r1
 8000c6e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c72:	fb0e f003 	mul.w	r0, lr, r3
 8000c76:	4288      	cmp	r0, r1
 8000c78:	d908      	bls.n	8000c8c <__udivmoddi4+0x12c>
 8000c7a:	eb1c 0101 	adds.w	r1, ip, r1
 8000c7e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000c82:	d202      	bcs.n	8000c8a <__udivmoddi4+0x12a>
 8000c84:	4288      	cmp	r0, r1
 8000c86:	f200 80cb 	bhi.w	8000e20 <__udivmoddi4+0x2c0>
 8000c8a:	4643      	mov	r3, r8
 8000c8c:	1a09      	subs	r1, r1, r0
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c94:	fb07 1110 	mls	r1, r7, r0, r1
 8000c98:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c9c:	fb0e fe00 	mul.w	lr, lr, r0
 8000ca0:	45a6      	cmp	lr, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x156>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000cac:	d202      	bcs.n	8000cb4 <__udivmoddi4+0x154>
 8000cae:	45a6      	cmp	lr, r4
 8000cb0:	f200 80bb 	bhi.w	8000e2a <__udivmoddi4+0x2ca>
 8000cb4:	4608      	mov	r0, r1
 8000cb6:	eba4 040e 	sub.w	r4, r4, lr
 8000cba:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cbe:	e79c      	b.n	8000bfa <__udivmoddi4+0x9a>
 8000cc0:	f1c6 0720 	rsb	r7, r6, #32
 8000cc4:	40b3      	lsls	r3, r6
 8000cc6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000cca:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cce:	fa20 f407 	lsr.w	r4, r0, r7
 8000cd2:	fa01 f306 	lsl.w	r3, r1, r6
 8000cd6:	431c      	orrs	r4, r3
 8000cd8:	40f9      	lsrs	r1, r7
 8000cda:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cde:	fa00 f306 	lsl.w	r3, r0, r6
 8000ce2:	fbb1 f8f9 	udiv	r8, r1, r9
 8000ce6:	0c20      	lsrs	r0, r4, #16
 8000ce8:	fa1f fe8c 	uxth.w	lr, ip
 8000cec:	fb09 1118 	mls	r1, r9, r8, r1
 8000cf0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cf4:	fb08 f00e 	mul.w	r0, r8, lr
 8000cf8:	4288      	cmp	r0, r1
 8000cfa:	fa02 f206 	lsl.w	r2, r2, r6
 8000cfe:	d90b      	bls.n	8000d18 <__udivmoddi4+0x1b8>
 8000d00:	eb1c 0101 	adds.w	r1, ip, r1
 8000d04:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d08:	f080 8088 	bcs.w	8000e1c <__udivmoddi4+0x2bc>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f240 8085 	bls.w	8000e1c <__udivmoddi4+0x2bc>
 8000d12:	f1a8 0802 	sub.w	r8, r8, #2
 8000d16:	4461      	add	r1, ip
 8000d18:	1a09      	subs	r1, r1, r0
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d20:	fb09 1110 	mls	r1, r9, r0, r1
 8000d24:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d28:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d2c:	458e      	cmp	lr, r1
 8000d2e:	d908      	bls.n	8000d42 <__udivmoddi4+0x1e2>
 8000d30:	eb1c 0101 	adds.w	r1, ip, r1
 8000d34:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000d38:	d26c      	bcs.n	8000e14 <__udivmoddi4+0x2b4>
 8000d3a:	458e      	cmp	lr, r1
 8000d3c:	d96a      	bls.n	8000e14 <__udivmoddi4+0x2b4>
 8000d3e:	3802      	subs	r0, #2
 8000d40:	4461      	add	r1, ip
 8000d42:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d46:	fba0 9402 	umull	r9, r4, r0, r2
 8000d4a:	eba1 010e 	sub.w	r1, r1, lr
 8000d4e:	42a1      	cmp	r1, r4
 8000d50:	46c8      	mov	r8, r9
 8000d52:	46a6      	mov	lr, r4
 8000d54:	d356      	bcc.n	8000e04 <__udivmoddi4+0x2a4>
 8000d56:	d053      	beq.n	8000e00 <__udivmoddi4+0x2a0>
 8000d58:	b15d      	cbz	r5, 8000d72 <__udivmoddi4+0x212>
 8000d5a:	ebb3 0208 	subs.w	r2, r3, r8
 8000d5e:	eb61 010e 	sbc.w	r1, r1, lr
 8000d62:	fa01 f707 	lsl.w	r7, r1, r7
 8000d66:	fa22 f306 	lsr.w	r3, r2, r6
 8000d6a:	40f1      	lsrs	r1, r6
 8000d6c:	431f      	orrs	r7, r3
 8000d6e:	e9c5 7100 	strd	r7, r1, [r5]
 8000d72:	2600      	movs	r6, #0
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	f1c2 0320 	rsb	r3, r2, #32
 8000d7e:	40d8      	lsrs	r0, r3
 8000d80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d84:	fa21 f303 	lsr.w	r3, r1, r3
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4301      	orrs	r1, r0
 8000d8c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d98:	fb07 3610 	mls	r6, r7, r0, r3
 8000d9c:	0c0b      	lsrs	r3, r1, #16
 8000d9e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000da2:	fb00 f60e 	mul.w	r6, r0, lr
 8000da6:	429e      	cmp	r6, r3
 8000da8:	fa04 f402 	lsl.w	r4, r4, r2
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0x260>
 8000dae:	eb1c 0303 	adds.w	r3, ip, r3
 8000db2:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000db6:	d22f      	bcs.n	8000e18 <__udivmoddi4+0x2b8>
 8000db8:	429e      	cmp	r6, r3
 8000dba:	d92d      	bls.n	8000e18 <__udivmoddi4+0x2b8>
 8000dbc:	3802      	subs	r0, #2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	1b9b      	subs	r3, r3, r6
 8000dc2:	b289      	uxth	r1, r1
 8000dc4:	fbb3 f6f7 	udiv	r6, r3, r7
 8000dc8:	fb07 3316 	mls	r3, r7, r6, r3
 8000dcc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd0:	fb06 f30e 	mul.w	r3, r6, lr
 8000dd4:	428b      	cmp	r3, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x28a>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000de0:	d216      	bcs.n	8000e10 <__udivmoddi4+0x2b0>
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d914      	bls.n	8000e10 <__udivmoddi4+0x2b0>
 8000de6:	3e02      	subs	r6, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	1ac9      	subs	r1, r1, r3
 8000dec:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000df0:	e738      	b.n	8000c64 <__udivmoddi4+0x104>
 8000df2:	462e      	mov	r6, r5
 8000df4:	4628      	mov	r0, r5
 8000df6:	e705      	b.n	8000c04 <__udivmoddi4+0xa4>
 8000df8:	4606      	mov	r6, r0
 8000dfa:	e6e3      	b.n	8000bc4 <__udivmoddi4+0x64>
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	e6f8      	b.n	8000bf2 <__udivmoddi4+0x92>
 8000e00:	454b      	cmp	r3, r9
 8000e02:	d2a9      	bcs.n	8000d58 <__udivmoddi4+0x1f8>
 8000e04:	ebb9 0802 	subs.w	r8, r9, r2
 8000e08:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e0c:	3801      	subs	r0, #1
 8000e0e:	e7a3      	b.n	8000d58 <__udivmoddi4+0x1f8>
 8000e10:	4646      	mov	r6, r8
 8000e12:	e7ea      	b.n	8000dea <__udivmoddi4+0x28a>
 8000e14:	4620      	mov	r0, r4
 8000e16:	e794      	b.n	8000d42 <__udivmoddi4+0x1e2>
 8000e18:	4640      	mov	r0, r8
 8000e1a:	e7d1      	b.n	8000dc0 <__udivmoddi4+0x260>
 8000e1c:	46d0      	mov	r8, sl
 8000e1e:	e77b      	b.n	8000d18 <__udivmoddi4+0x1b8>
 8000e20:	3b02      	subs	r3, #2
 8000e22:	4461      	add	r1, ip
 8000e24:	e732      	b.n	8000c8c <__udivmoddi4+0x12c>
 8000e26:	4630      	mov	r0, r6
 8000e28:	e709      	b.n	8000c3e <__udivmoddi4+0xde>
 8000e2a:	4464      	add	r4, ip
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	e742      	b.n	8000cb6 <__udivmoddi4+0x156>

08000e30 <__aeabi_idiv0>:
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop

08000e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e38:	4b04      	ldr	r3, [pc, #16]	; (8000e4c <__NVIC_GetPriorityGrouping+0x18>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	f003 0307 	and.w	r3, r3, #7
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db0b      	blt.n	8000e7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	f003 021f 	and.w	r2, r3, #31
 8000e68:	4907      	ldr	r1, [pc, #28]	; (8000e88 <__NVIC_EnableIRQ+0x38>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	095b      	lsrs	r3, r3, #5
 8000e70:	2001      	movs	r0, #1
 8000e72:	fa00 f202 	lsl.w	r2, r0, r2
 8000e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000e100 	.word	0xe000e100

08000e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	db0a      	blt.n	8000eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	490c      	ldr	r1, [pc, #48]	; (8000ed8 <__NVIC_SetPriority+0x4c>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	0112      	lsls	r2, r2, #4
 8000eac:	b2d2      	uxtb	r2, r2
 8000eae:	440b      	add	r3, r1
 8000eb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb4:	e00a      	b.n	8000ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4908      	ldr	r1, [pc, #32]	; (8000edc <__NVIC_SetPriority+0x50>)
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f003 030f 	and.w	r3, r3, #15
 8000ec2:	3b04      	subs	r3, #4
 8000ec4:	0112      	lsls	r2, r2, #4
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	440b      	add	r3, r1
 8000eca:	761a      	strb	r2, [r3, #24]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000e100 	.word	0xe000e100
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b089      	sub	sp, #36	; 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f1c3 0307 	rsb	r3, r3, #7
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	bf28      	it	cs
 8000efe:	2304      	movcs	r3, #4
 8000f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3304      	adds	r3, #4
 8000f06:	2b06      	cmp	r3, #6
 8000f08:	d902      	bls.n	8000f10 <NVIC_EncodePriority+0x30>
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3b03      	subs	r3, #3
 8000f0e:	e000      	b.n	8000f12 <NVIC_EncodePriority+0x32>
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	401a      	ands	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	43d9      	mvns	r1, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	4313      	orrs	r3, r2
         );
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3724      	adds	r7, #36	; 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000f50:	4b08      	ldr	r3, [pc, #32]	; (8000f74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f54:	4907      	ldr	r1, [pc, #28]	; (8000f74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000f5c:	4b05      	ldr	r3, [pc, #20]	; (8000f74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000f5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	4013      	ands	r3, r2
 8000f64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f66:	68fb      	ldr	r3, [r7, #12]
}
 8000f68:	bf00      	nop
 8000f6a:	3714      	adds	r7, #20
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40023800 	.word	0x40023800

08000f78 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b085      	sub	sp, #20
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000f82:	4a13      	ldr	r2, [pc, #76]	; (8000fd0 <LL_SYSCFG_SetEXTISource+0x58>)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	3302      	adds	r3, #2
 8000f8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	0c1b      	lsrs	r3, r3, #16
 8000f92:	43db      	mvns	r3, r3
 8000f94:	ea02 0103 	and.w	r1, r2, r3
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	0c1b      	lsrs	r3, r3, #16
 8000f9c:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	fa93 f3a3 	rbit	r3, r3
 8000fa4:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	fab3 f383 	clz	r3, r3
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	fa03 f202 	lsl.w	r2, r3, r2
 8000fb6:	4806      	ldr	r0, [pc, #24]	; (8000fd0 <LL_SYSCFG_SetEXTISource+0x58>)
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000fc4:	bf00      	nop
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	40013800 	.word	0x40013800

08000fd4 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b089      	sub	sp, #36	; 0x24
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	60f8      	str	r0, [r7, #12]
 8000fdc:	60b9      	str	r1, [r7, #8]
 8000fde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fe8:	697b      	ldr	r3, [r7, #20]
 8000fea:	fa93 f3a3 	rbit	r3, r3
 8000fee:	613b      	str	r3, [r7, #16]
  return result;
 8000ff0:	693b      	ldr	r3, [r7, #16]
 8000ff2:	fab3 f383 	clz	r3, r3
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	005b      	lsls	r3, r3, #1
 8000ffa:	2103      	movs	r1, #3
 8000ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8001000:	43db      	mvns	r3, r3
 8001002:	401a      	ands	r2, r3
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	fa93 f3a3 	rbit	r3, r3
 800100e:	61bb      	str	r3, [r7, #24]
  return result;
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	fab3 f383 	clz	r3, r3
 8001016:	b2db      	uxtb	r3, r3
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	6879      	ldr	r1, [r7, #4]
 800101c:	fa01 f303 	lsl.w	r3, r1, r3
 8001020:	431a      	orrs	r2, r3
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	601a      	str	r2, [r3, #0]
}
 8001026:	bf00      	nop
 8001028:	3724      	adds	r7, #36	; 0x24
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001032:	b480      	push	{r7}
 8001034:	b089      	sub	sp, #36	; 0x24
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
 800103a:	60b9      	str	r1, [r7, #8]
 800103c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	68da      	ldr	r2, [r3, #12]
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	fa93 f3a3 	rbit	r3, r3
 800104c:	613b      	str	r3, [r7, #16]
  return result;
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	fab3 f383 	clz	r3, r3
 8001054:	b2db      	uxtb	r3, r3
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	2103      	movs	r1, #3
 800105a:	fa01 f303 	lsl.w	r3, r1, r3
 800105e:	43db      	mvns	r3, r3
 8001060:	401a      	ands	r2, r3
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	fa93 f3a3 	rbit	r3, r3
 800106c:	61bb      	str	r3, [r7, #24]
  return result;
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	fab3 f383 	clz	r3, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	6879      	ldr	r1, [r7, #4]
 800107a:	fa01 f303 	lsl.w	r3, r1, r3
 800107e:	431a      	orrs	r2, r3
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	60da      	str	r2, [r3, #12]
}
 8001084:	bf00      	nop
 8001086:	3724      	adds	r7, #36	; 0x24
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	683a      	ldr	r2, [r7, #0]
 800109e:	619a      	str	r2, [r3, #24]
}
 80010a0:	bf00      	nop
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	041a      	lsls	r2, r3, #16
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	619a      	str	r2, [r3, #24]
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
	...

080010cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80010d2:	f107 0318 	add.w	r3, r7, #24
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	463b      	mov	r3, r7
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]
 80010e6:	60da      	str	r2, [r3, #12]
 80010e8:	611a      	str	r2, [r3, #16]
 80010ea:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOE);
 80010ec:	2010      	movs	r0, #16
 80010ee:	f7ff ff2b 	bl	8000f48 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 80010f2:	2004      	movs	r0, #4
 80010f4:	f7ff ff28 	bl	8000f48 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 80010f8:	2080      	movs	r0, #128	; 0x80
 80010fa:	f7ff ff25 	bl	8000f48 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80010fe:	2001      	movs	r0, #1
 8001100:	f7ff ff22 	bl	8000f48 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001104:	2002      	movs	r0, #2
 8001106:	f7ff ff1f 	bl	8000f48 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 800110a:	2008      	movs	r0, #8
 800110c:	f7ff ff1c 	bl	8000f48 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOE, CS_I2C_SPI_Pin|LL_GPIO_PIN_9);
 8001110:	f44f 7102 	mov.w	r1, #520	; 0x208
 8001114:	488c      	ldr	r0, [pc, #560]	; (8001348 <MX_GPIO_Init+0x27c>)
 8001116:	f7ff ffc9 	bl	80010ac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_2);
 800111a:	2104      	movs	r1, #4
 800111c:	488b      	ldr	r0, [pc, #556]	; (800134c <MX_GPIO_Init+0x280>)
 800111e:	f7ff ffc5 	bl	80010ac <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001122:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001126:	488a      	ldr	r0, [pc, #552]	; (8001350 <MX_GPIO_Init+0x284>)
 8001128:	f7ff ffc0 	bl	80010ac <LL_GPIO_ResetOutputPin>
                          |Audio_RST_Pin);

  /**/
  LL_GPIO_SetOutputPin(GPIOC, OTG_FS_PowerSwitchOn_Pin|LL_GPIO_PIN_1);
 800112c:	2103      	movs	r1, #3
 800112e:	4887      	ldr	r0, [pc, #540]	; (800134c <MX_GPIO_Init+0x280>)
 8001130:	f7ff ffae 	bl	8001090 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001134:	2308      	movs	r3, #8
 8001136:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001138:	2301      	movs	r3, #1
 800113a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800113c:	2300      	movs	r3, #0
 800113e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001148:	463b      	mov	r3, r7
 800114a:	4619      	mov	r1, r3
 800114c:	487e      	ldr	r0, [pc, #504]	; (8001348 <MX_GPIO_Init+0x27c>)
 800114e:	f001 ff09 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001152:	2301      	movs	r3, #1
 8001154:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001156:	2301      	movs	r3, #1
 8001158:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800115a:	2300      	movs	r3, #0
 800115c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001166:	463b      	mov	r3, r7
 8001168:	4619      	mov	r1, r3
 800116a:	4878      	ldr	r0, [pc, #480]	; (800134c <MX_GPIO_Init+0x280>)
 800116c:	f001 fefa 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001170:	2302      	movs	r3, #2
 8001172:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001174:	2301      	movs	r3, #1
 8001176:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001178:	2303      	movs	r3, #3
 800117a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001180:	2302      	movs	r3, #2
 8001182:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001184:	463b      	mov	r3, r7
 8001186:	4619      	mov	r1, r3
 8001188:	4870      	ldr	r0, [pc, #448]	; (800134c <MX_GPIO_Init+0x280>)
 800118a:	f001 feeb 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 800118e:	2304      	movs	r3, #4
 8001190:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001192:	2301      	movs	r3, #1
 8001194:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 800119e:	2302      	movs	r3, #2
 80011a0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011a2:	463b      	mov	r3, r7
 80011a4:	4619      	mov	r1, r3
 80011a6:	4869      	ldr	r0, [pc, #420]	; (800134c <MX_GPIO_Init+0x280>)
 80011a8:	f001 fedc 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80011ac:	2304      	movs	r3, #4
 80011ae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80011b0:	2300      	movs	r3, #0
 80011b2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011b4:	2300      	movs	r3, #0
 80011b6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80011b8:	463b      	mov	r3, r7
 80011ba:	4619      	mov	r1, r3
 80011bc:	4865      	ldr	r0, [pc, #404]	; (8001354 <MX_GPIO_Init+0x288>)
 80011be:	f001 fed1 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 80011c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011c6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011c8:	2301      	movs	r3, #1
 80011ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 80011d4:	2302      	movs	r3, #2
 80011d6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011d8:	463b      	mov	r3, r7
 80011da:	4619      	mov	r1, r3
 80011dc:	485a      	ldr	r0, [pc, #360]	; (8001348 <MX_GPIO_Init+0x27c>)
 80011de:	f001 fec1 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80011e2:	f24f 0310 	movw	r3, #61456	; 0xf010
 80011e6:	603b      	str	r3, [r7, #0]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80011e8:	2301      	movs	r3, #1
 80011ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80011f4:	2300      	movs	r3, #0
 80011f6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80011f8:	463b      	mov	r3, r7
 80011fa:	4619      	mov	r1, r3
 80011fc:	4854      	ldr	r0, [pc, #336]	; (8001350 <MX_GPIO_Init+0x284>)
 80011fe:	f001 feb1 	bl	8002f64 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001202:	2320      	movs	r3, #32
 8001204:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001206:	2300      	movs	r3, #0
 8001208:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800120a:	2300      	movs	r3, #0
 800120c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800120e:	463b      	mov	r3, r7
 8001210:	4619      	mov	r1, r3
 8001212:	484f      	ldr	r0, [pc, #316]	; (8001350 <MX_GPIO_Init+0x284>)
 8001214:	f001 fea6 	bl	8002f64 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE0);
 8001218:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800121c:	2000      	movs	r0, #0
 800121e:	f7ff feab 	bl	8000f78 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE9);
 8001222:	494d      	ldr	r1, [pc, #308]	; (8001358 <MX_GPIO_Init+0x28c>)
 8001224:	2002      	movs	r0, #2
 8001226:	f7ff fea7 	bl	8000f78 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE15);
 800122a:	494c      	ldr	r1, [pc, #304]	; (800135c <MX_GPIO_Init+0x290>)
 800122c:	2000      	movs	r0, #0
 800122e:	f7ff fea3 	bl	8000f78 <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTE, LL_SYSCFG_EXTI_LINE1);
 8001232:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8001236:	2004      	movs	r0, #4
 8001238:	f7ff fe9e 	bl	8000f78 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 800123c:	2301      	movs	r3, #1
 800123e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001240:	2301      	movs	r3, #1
 8001242:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8001244:	2301      	movs	r3, #1
 8001246:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8001248:	2301      	movs	r3, #1
 800124a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800124c:	f107 0318 	add.w	r3, r7, #24
 8001250:	4618      	mov	r0, r3
 8001252:	f001 fd01 	bl	8002c58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_9;
 8001256:	f44f 7300 	mov.w	r3, #512	; 0x200
 800125a:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800125c:	2301      	movs	r3, #1
 800125e:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001260:	2300      	movs	r3, #0
 8001262:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001264:	2302      	movs	r3, #2
 8001266:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001268:	f107 0318 	add.w	r3, r7, #24
 800126c:	4618      	mov	r0, r3
 800126e:	f001 fcf3 	bl	8002c58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8001272:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001276:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001278:	2301      	movs	r3, #1
 800127a:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800127c:	2300      	movs	r3, #0
 800127e:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001280:	2302      	movs	r3, #2
 8001282:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001284:	f107 0318 	add.w	r3, r7, #24
 8001288:	4618      	mov	r0, r3
 800128a:	f001 fce5 	bl	8002c58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 800128e:	2302      	movs	r3, #2
 8001290:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001292:	2301      	movs	r3, #1
 8001294:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_EVENT;
 8001296:	2301      	movs	r3, #1
 8001298:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800129a:	2301      	movs	r3, #1
 800129c:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 800129e:	f107 0318 	add.w	r3, r7, #24
 80012a2:	4618      	mov	r0, r3
 80012a4:	f001 fcd8 	bl	8002c58 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2101      	movs	r1, #1
 80012ac:	482c      	ldr	r0, [pc, #176]	; (8001360 <MX_GPIO_Init+0x294>)
 80012ae:	f7ff fec0 	bl	8001032 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOC, LL_GPIO_PIN_9, LL_GPIO_PULL_UP);
 80012b2:	2201      	movs	r2, #1
 80012b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b8:	4824      	ldr	r0, [pc, #144]	; (800134c <MX_GPIO_Init+0x280>)
 80012ba:	f7ff feba 	bl	8001032 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(GPIOA, LL_GPIO_PIN_15, LL_GPIO_PULL_UP);
 80012be:	2201      	movs	r2, #1
 80012c0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012c4:	4826      	ldr	r0, [pc, #152]	; (8001360 <MX_GPIO_Init+0x294>)
 80012c6:	f7ff feb4 	bl	8001032 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(MEMS_INT2_GPIO_Port, MEMS_INT2_Pin, LL_GPIO_PULL_NO);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2102      	movs	r1, #2
 80012ce:	481e      	ldr	r0, [pc, #120]	; (8001348 <MX_GPIO_Init+0x27c>)
 80012d0:	f7ff feaf 	bl	8001032 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2101      	movs	r1, #1
 80012d8:	4821      	ldr	r0, [pc, #132]	; (8001360 <MX_GPIO_Init+0x294>)
 80012da:	f7ff fe7b 	bl	8000fd4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_9, LL_GPIO_MODE_INPUT);
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012e4:	4819      	ldr	r0, [pc, #100]	; (800134c <MX_GPIO_Init+0x280>)
 80012e6:	f7ff fe75 	bl	8000fd4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_15, LL_GPIO_MODE_INPUT);
 80012ea:	2200      	movs	r2, #0
 80012ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012f0:	481b      	ldr	r0, [pc, #108]	; (8001360 <MX_GPIO_Init+0x294>)
 80012f2:	f7ff fe6f 	bl	8000fd4 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(MEMS_INT2_GPIO_Port, MEMS_INT2_Pin, LL_GPIO_MODE_INPUT);
 80012f6:	2200      	movs	r2, #0
 80012f8:	2102      	movs	r1, #2
 80012fa:	4813      	ldr	r0, [pc, #76]	; (8001348 <MX_GPIO_Init+0x27c>)
 80012fc:	f7ff fe6a 	bl	8000fd4 <LL_GPIO_SetPinMode>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI9_5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001300:	f7ff fd98 	bl	8000e34 <__NVIC_GetPriorityGrouping>
 8001304:	4603      	mov	r3, r0
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff fde8 	bl	8000ee0 <NVIC_EncodePriority>
 8001310:	4603      	mov	r3, r0
 8001312:	4619      	mov	r1, r3
 8001314:	2017      	movs	r0, #23
 8001316:	f7ff fdb9 	bl	8000e8c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI9_5_IRQn);
 800131a:	2017      	movs	r0, #23
 800131c:	f7ff fd98 	bl	8000e50 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001320:	f7ff fd88 	bl	8000e34 <__NVIC_GetPriorityGrouping>
 8001324:	4603      	mov	r3, r0
 8001326:	2200      	movs	r2, #0
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f7ff fdd8 	bl	8000ee0 <NVIC_EncodePriority>
 8001330:	4603      	mov	r3, r0
 8001332:	4619      	mov	r1, r3
 8001334:	2028      	movs	r0, #40	; 0x28
 8001336:	f7ff fda9 	bl	8000e8c <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 800133a:	2028      	movs	r0, #40	; 0x28
 800133c:	f7ff fd88 	bl	8000e50 <__NVIC_EnableIRQ>

}
 8001340:	bf00      	nop
 8001342:	3720      	adds	r7, #32
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	40021000 	.word	0x40021000
 800134c:	40020800 	.word	0x40020800
 8001350:	40020c00 	.word	0x40020c00
 8001354:	40020400 	.word	0x40020400
 8001358:	00f00002 	.word	0x00f00002
 800135c:	f0000003 	.word	0xf0000003
 8001360:	40020000 	.word	0x40020000

08001364 <__NVIC_SetPriorityGrouping>:
{
 8001364:	b480      	push	{r7}
 8001366:	b085      	sub	sp, #20
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001376:	68db      	ldr	r3, [r3, #12]
 8001378:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800137a:	68ba      	ldr	r2, [r7, #8]
 800137c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001380:	4013      	ands	r3, r2
 8001382:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800138c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001390:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001394:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001396:	4a04      	ldr	r2, [pc, #16]	; (80013a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	60d3      	str	r3, [r2, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <LL_RCC_HSE_Enable+0x1c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a04      	ldr	r2, [pc, #16]	; (80013c8 <LL_RCC_HSE_Enable+0x1c>)
 80013b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013ba:	6013      	str	r3, [r2, #0]
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80013d0:	4b07      	ldr	r3, [pc, #28]	; (80013f0 <LL_RCC_HSE_IsReady+0x24>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80013dc:	bf0c      	ite	eq
 80013de:	2301      	moveq	r3, #1
 80013e0:	2300      	movne	r3, #0
 80013e2:	b2db      	uxtb	r3, r3
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800

080013f4 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80013fc:	4b06      	ldr	r3, [pc, #24]	; (8001418 <LL_RCC_SetSysClkSource+0x24>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	f023 0203 	bic.w	r2, r3, #3
 8001404:	4904      	ldr	r1, [pc, #16]	; (8001418 <LL_RCC_SetSysClkSource+0x24>)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	4313      	orrs	r3, r2
 800140a:	608b      	str	r3, [r1, #8]
}
 800140c:	bf00      	nop
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr
 8001418:	40023800 	.word	0x40023800

0800141c <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001420:	4b04      	ldr	r3, [pc, #16]	; (8001434 <LL_RCC_GetSysClkSource+0x18>)
 8001422:	689b      	ldr	r3, [r3, #8]
 8001424:	f003 030c 	and.w	r3, r3, #12
}
 8001428:	4618      	mov	r0, r3
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800

08001438 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001440:	4b06      	ldr	r3, [pc, #24]	; (800145c <LL_RCC_SetAHBPrescaler+0x24>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001448:	4904      	ldr	r1, [pc, #16]	; (800145c <LL_RCC_SetAHBPrescaler+0x24>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4313      	orrs	r3, r2
 800144e:	608b      	str	r3, [r1, #8]
}
 8001450:	bf00      	nop
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	40023800 	.word	0x40023800

08001460 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001460:	b480      	push	{r7}
 8001462:	b083      	sub	sp, #12
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <LL_RCC_SetAPB1Prescaler+0x24>)
 800146a:	689b      	ldr	r3, [r3, #8]
 800146c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001470:	4904      	ldr	r1, [pc, #16]	; (8001484 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	4313      	orrs	r3, r2
 8001476:	608b      	str	r3, [r1, #8]
}
 8001478:	bf00      	nop
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr
 8001484:	40023800 	.word	0x40023800

08001488 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001490:	4b06      	ldr	r3, [pc, #24]	; (80014ac <LL_RCC_SetAPB2Prescaler+0x24>)
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001498:	4904      	ldr	r1, [pc, #16]	; (80014ac <LL_RCC_SetAPB2Prescaler+0x24>)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4313      	orrs	r3, r2
 800149e:	608b      	str	r3, [r1, #8]
}
 80014a0:	bf00      	nop
 80014a2:	370c      	adds	r7, #12
 80014a4:	46bd      	mov	sp, r7
 80014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014aa:	4770      	bx	lr
 80014ac:	40023800 	.word	0x40023800

080014b0 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80014b4:	4b05      	ldr	r3, [pc, #20]	; (80014cc <LL_RCC_PLL_Enable+0x1c>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a04      	ldr	r2, [pc, #16]	; (80014cc <LL_RCC_PLL_Enable+0x1c>)
 80014ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014be:	6013      	str	r3, [r2, #0]
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800

080014d0 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80014d4:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <LL_RCC_PLL_IsReady+0x24>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014dc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80014e0:	bf0c      	ite	eq
 80014e2:	2301      	moveq	r3, #1
 80014e4:	2300      	movne	r3, #0
 80014e6:	b2db      	uxtb	r3, r3
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	40023800 	.word	0x40023800

080014f8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
 8001504:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001506:	4b0d      	ldr	r3, [pc, #52]	; (800153c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	4b0d      	ldr	r3, [pc, #52]	; (8001540 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 800150c:	4013      	ands	r3, r2
 800150e:	68f9      	ldr	r1, [r7, #12]
 8001510:	68ba      	ldr	r2, [r7, #8]
 8001512:	4311      	orrs	r1, r2
 8001514:	687a      	ldr	r2, [r7, #4]
 8001516:	0192      	lsls	r2, r2, #6
 8001518:	430a      	orrs	r2, r1
 800151a:	4908      	ldr	r1, [pc, #32]	; (800153c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800151c:	4313      	orrs	r3, r2
 800151e:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001528:	4904      	ldr	r1, [pc, #16]	; (800153c <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	4313      	orrs	r3, r2
 800152e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	40023800 	.word	0x40023800
 8001540:	ffbf8000 	.word	0xffbf8000

08001544 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001544:	b480      	push	{r7}
 8001546:	b085      	sub	sp, #20
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 800154c:	4b08      	ldr	r3, [pc, #32]	; (8001570 <LL_APB1_GRP1_EnableClock+0x2c>)
 800154e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001550:	4907      	ldr	r1, [pc, #28]	; (8001570 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	4313      	orrs	r3, r2
 8001556:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001558:	4b05      	ldr	r3, [pc, #20]	; (8001570 <LL_APB1_GRP1_EnableClock+0x2c>)
 800155a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	4013      	ands	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001562:	68fb      	ldr	r3, [r7, #12]
}
 8001564:	bf00      	nop
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	40023800 	.word	0x40023800

08001574 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800157c:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800157e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001580:	4907      	ldr	r1, [pc, #28]	; (80015a0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	4313      	orrs	r3, r2
 8001586:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001588:	4b05      	ldr	r3, [pc, #20]	; (80015a0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800158a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	4013      	ands	r3, r2
 8001590:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001592:	68fb      	ldr	r3, [r7, #12]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	40023800 	.word	0x40023800

080015a4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <LL_FLASH_SetLatency+0x24>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	f023 0207 	bic.w	r2, r3, #7
 80015b4:	4904      	ldr	r1, [pc, #16]	; (80015c8 <LL_FLASH_SetLatency+0x24>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	600b      	str	r3, [r1, #0]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	40023c00 	.word	0x40023c00

080015cc <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <LL_FLASH_GetLatency+0x18>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f003 0307 	and.w	r3, r3, #7
}
 80015d8:	4618      	mov	r0, r3
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
 80015e2:	bf00      	nop
 80015e4:	40023c00 	.word	0x40023c00

080015e8 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <LL_PWR_SetRegulVoltageScaling+0x24>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80015f8:	4904      	ldr	r1, [pc, #16]	; (800160c <LL_PWR_SetRegulVoltageScaling+0x24>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	600b      	str	r3, [r1, #0]
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	40007000 	.word	0x40007000

08001610 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f043 0201 	orr.w	r2, r3, #1
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	601a      	str	r2, [r3, #0]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	6a1a      	ldr	r2, [r3, #32]
 800163e:	683b      	ldr	r3, [r7, #0]
 8001640:	431a      	orrs	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	621a      	str	r2, [r3, #32]
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr

08001652 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	683a      	ldr	r2, [r7, #0]
 8001660:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001662:	bf00      	nop
 8001664:	370c      	adds	r7, #12
 8001666:	46bd      	mov	sp, r7
 8001668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166c:	4770      	bx	lr

0800166e <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800166e:	b480      	push	{r7}
 8001670:	b083      	sub	sp, #12
 8001672:	af00      	add	r7, sp, #0
 8001674:	6078      	str	r0, [r7, #4]
 8001676:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	683a      	ldr	r2, [r7, #0]
 800167c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800167e:	bf00      	nop
 8001680:	370c      	adds	r7, #12
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr

0800168a <LL_GPIO_SetOutputPin>:
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
 8001692:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	619a      	str	r2, [r3, #24]
}
 800169a:	bf00      	nop
 800169c:	370c      	adds	r7, #12
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr

080016a6 <LL_GPIO_ResetOutputPin>:
{
 80016a6:	b480      	push	{r7}
 80016a8:	b083      	sub	sp, #12
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
 80016ae:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	041a      	lsls	r2, r3, #16
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	619a      	str	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	695b      	ldr	r3, [r3, #20]
 80016d2:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 80016d4:	68fa      	ldr	r2, [r7, #12]
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	4013      	ands	r3, r2
 80016da:	041a      	lsls	r2, r3, #16
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	43d9      	mvns	r1, r3
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	400b      	ands	r3, r1
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	619a      	str	r2, [r3, #24]
}
 80016ea:	bf00      	nop
 80016ec:	3714      	adds	r7, #20
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr

080016f6 <convert_speed>:

double control_velocity = 0.0;

void SystemClock_Config(void);
//FIXME
int32_t convert_speed(double speed){
 80016f6:	b480      	push	{r7}
 80016f8:	b083      	sub	sp, #12
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	ed87 0b00 	vstr	d0, [r7]
	return 0;
 8001700:	2300      	movs	r3, #0
}
 8001702:	4618      	mov	r0, r3
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
	...

08001710 <move_carriage>:

void move_carriage(double speed)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	ed87 0b00 	vstr	d0, [r7]

   Center is 32000 at TIM8 after calibration
   Left corner is Left edge position = 38000 tics at TIM8
   Right corner is Right edge position = 26000 tics at TIM8
***********************************************************************************/
	if (fabs(speed) <= max_velocity_error)
 800171a:	6838      	ldr	r0, [r7, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8001722:	a341      	add	r3, pc, #260	; (adr r3, 8001828 <move_carriage+0x118>)
 8001724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001728:	f7ff f986 	bl	8000a38 <__aeabi_dcmple>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d00e      	beq.n	8001750 <move_carriage+0x40>
	{
		LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_1); // Stop moving
 8001732:	2102      	movs	r1, #2
 8001734:	483a      	ldr	r0, [pc, #232]	; (8001820 <move_carriage+0x110>)
 8001736:	f7ff ffb6 	bl	80016a6 <LL_GPIO_ResetOutputPin>
		LL_TIM_OC_SetCompareCH3(TIM2, 0);             // Stop moving
 800173a:	2100      	movs	r1, #0
 800173c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001740:	f7ff ff95 	bl	800166e <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH2(TIM2, 0);             // Stop moving
 8001744:	2100      	movs	r1, #0
 8001746:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800174a:	f7ff ff82 	bl	8001652 <LL_TIM_OC_SetCompareCH2>
		return;
 800174e:	e05b      	b.n	8001808 <move_carriage+0xf8>
	}

	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_1); // Enable moving
 8001750:	2102      	movs	r1, #2
 8001752:	4833      	ldr	r0, [pc, #204]	; (8001820 <move_carriage+0x110>)
 8001754:	f7ff ff99 	bl	800168a <LL_GPIO_SetOutputPin>
	int32_t converted_speed = convert_speed(speed);
 8001758:	ed97 0b00 	vldr	d0, [r7]
 800175c:	f7ff ffcb 	bl	80016f6 <convert_speed>
 8001760:	60f8      	str	r0, [r7, #12]

	if (converted_speed < 0)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	2b00      	cmp	r3, #0
 8001766:	da20      	bge.n	80017aa <move_carriage+0x9a>
	{
		converted_speed = fmax(converted_speed, -500);
 8001768:	68f8      	ldr	r0, [r7, #12]
 800176a:	f7fe fe7f 	bl	800046c <__aeabi_i2d>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	ed9f 1b27 	vldr	d1, [pc, #156]	; 8001810 <move_carriage+0x100>
 8001776:	ec43 2b10 	vmov	d0, r2, r3
 800177a:	f002 fc5d 	bl	8004038 <fmax>
 800177e:	ec53 2b10 	vmov	r2, r3, d0
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff f98b 	bl	8000aa0 <__aeabi_d2iz>
 800178a:	4603      	mov	r3, r0
 800178c:	60fb      	str	r3, [r7, #12]
		LL_TIM_OC_SetCompareCH3(TIM2, 0);
 800178e:	2100      	movs	r1, #0
 8001790:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001794:	f7ff ff6b 	bl	800166e <LL_TIM_OC_SetCompareCH3>
		LL_TIM_OC_SetCompareCH2(TIM2, (-((int32_t)converted_speed)) + 17);
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f1c3 0311 	rsb	r3, r3, #17
 800179e:	4619      	mov	r1, r3
 80017a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80017a4:	f7ff ff55 	bl	8001652 <LL_TIM_OC_SetCompareCH2>
		return;
 80017a8:	e02e      	b.n	8001808 <move_carriage+0xf8>
	}

	if (converted_speed > 0)
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	dd2b      	ble.n	8001808 <move_carriage+0xf8>
	{
		converted_speed = fmin(converted_speed, 500);
 80017b0:	68f8      	ldr	r0, [r7, #12]
 80017b2:	f7fe fe5b 	bl	800046c <__aeabi_i2d>
 80017b6:	4602      	mov	r2, r0
 80017b8:	460b      	mov	r3, r1
 80017ba:	ed9f 1b17 	vldr	d1, [pc, #92]	; 8001818 <move_carriage+0x108>
 80017be:	ec43 2b10 	vmov	d0, r2, r3
 80017c2:	f002 fc60 	bl	8004086 <fmin>
 80017c6:	ec53 2b10 	vmov	r2, r3, d0
 80017ca:	4610      	mov	r0, r2
 80017cc:	4619      	mov	r1, r3
 80017ce:	f7ff f967 	bl	8000aa0 <__aeabi_d2iz>
 80017d2:	4603      	mov	r3, r0
 80017d4:	60fb      	str	r3, [r7, #12]
		LL_TIM_OC_SetCompareCH2(TIM2, 0);
 80017d6:	2100      	movs	r1, #0
 80017d8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80017dc:	f7ff ff39 	bl	8001652 <LL_TIM_OC_SetCompareCH2>
		LL_TIM_OC_SetCompareCH3(TIM2, (uint32_t)(speed + 50));
 80017e0:	f04f 0200 	mov.w	r2, #0
 80017e4:	4b0f      	ldr	r3, [pc, #60]	; (8001824 <move_carriage+0x114>)
 80017e6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ea:	f7fe fcf3 	bl	80001d4 <__adddf3>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4610      	mov	r0, r2
 80017f4:	4619      	mov	r1, r3
 80017f6:	f7ff f97b 	bl	8000af0 <__aeabi_d2uiz>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4619      	mov	r1, r3
 80017fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001802:	f7ff ff34 	bl	800166e <LL_TIM_OC_SetCompareCH3>
		return;
 8001806:	bf00      	nop
	}
}
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	00000000 	.word	0x00000000
 8001814:	c07f4000 	.word	0xc07f4000
 8001818:	00000000 	.word	0x00000000
 800181c:	407f4000 	.word	0x407f4000
 8001820:	40020800 	.word	0x40020800
 8001824:	40490000 	.word	0x40490000
 8001828:	d2f1a9fc 	.word	0xd2f1a9fc
 800182c:	3f50624d 	.word	0x3f50624d

08001830 <start_buzzer>:
void start_buzzer(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8001834:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001838:	480f      	ldr	r0, [pc, #60]	; (8001878 <start_buzzer+0x48>)
 800183a:	f7ff ff43 	bl	80016c4 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 800183e:	2064      	movs	r0, #100	; 0x64
 8001840:	f002 fb3e 	bl	8003ec0 <LL_mDelay>
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8001844:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001848:	480b      	ldr	r0, [pc, #44]	; (8001878 <start_buzzer+0x48>)
 800184a:	f7ff ff3b 	bl	80016c4 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 800184e:	2064      	movs	r0, #100	; 0x64
 8001850:	f002 fb36 	bl	8003ec0 <LL_mDelay>
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8001854:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001858:	4807      	ldr	r0, [pc, #28]	; (8001878 <start_buzzer+0x48>)
 800185a:	f7ff ff33 	bl	80016c4 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 800185e:	2064      	movs	r0, #100	; 0x64
 8001860:	f002 fb2e 	bl	8003ec0 <LL_mDelay>
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
 8001864:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001868:	4803      	ldr	r0, [pc, #12]	; (8001878 <start_buzzer+0x48>)
 800186a:	f7ff ff2b 	bl	80016c4 <LL_GPIO_TogglePin>
	LL_mDelay(100);
 800186e:	2064      	movs	r0, #100	; 0x64
 8001870:	f002 fb26 	bl	8003ec0 <LL_mDelay>
}
 8001874:	bf00      	nop
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000

0800187c <calibration>:
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
	LL_mDelay(150);
	LL_GPIO_TogglePin(GPIOE, LL_GPIO_PIN_9);
}
void calibration(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	LL_GPIO_SetOutputPin(GPIOC, LL_GPIO_PIN_1); // Left moving
 8001880:	2102      	movs	r1, #2
 8001882:	4807      	ldr	r0, [pc, #28]	; (80018a0 <calibration+0x24>)
 8001884:	f7ff ff01 	bl	800168a <LL_GPIO_SetOutputPin>
	LL_TIM_OC_SetCompareCH2(TIM2,0);            // Left moving
 8001888:	2100      	movs	r1, #0
 800188a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800188e:	f7ff fee0 	bl	8001652 <LL_TIM_OC_SetCompareCH2>
	LL_TIM_OC_SetCompareCH3(TIM2,40);           // Left moving
 8001892:	2128      	movs	r1, #40	; 0x28
 8001894:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001898:	f7ff fee9 	bl	800166e <LL_TIM_OC_SetCompareCH3>
}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40020800 	.word	0x40020800
 80018a4:	00000000 	.word	0x00000000

080018a8 <get_carriage_position>:

double get_carriage_position(){
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
	return TIM8->CNT * car_ticks_to_m;
 80018ac:	4b0c      	ldr	r3, [pc, #48]	; (80018e0 <get_carriage_position+0x38>)
 80018ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe fdcb 	bl	800044c <__aeabi_ui2d>
 80018b6:	a308      	add	r3, pc, #32	; (adr r3, 80018d8 <get_carriage_position+0x30>)
 80018b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018bc:	f7fe fe40 	bl	8000540 <__aeabi_dmul>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	ec43 2b17 	vmov	d7, r2, r3
}
 80018c8:	eeb0 0a47 	vmov.f32	s0, s14
 80018cc:	eef0 0a67 	vmov.f32	s1, s15
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	f3af 8000 	nop.w
 80018d8:	47ae147b 	.word	0x47ae147b
 80018dc:	3f847ae1 	.word	0x3f847ae1
 80018e0:	40010400 	.word	0x40010400
 80018e4:	00000000 	.word	0x00000000

080018e8 <get_pendulum_position>:
double get_pendulum_position(){
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
	return TIM4->CNT * pend_ticks_to_rad;
 80018ec:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <get_pendulum_position+0x38>)
 80018ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018f0:	4618      	mov	r0, r3
 80018f2:	f7fe fdab 	bl	800044c <__aeabi_ui2d>
 80018f6:	a308      	add	r3, pc, #32	; (adr r3, 8001918 <get_pendulum_position+0x30>)
 80018f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018fc:	f7fe fe20 	bl	8000540 <__aeabi_dmul>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	ec43 2b17 	vmov	d7, r2, r3
}
 8001908:	eeb0 0a47 	vmov.f32	s0, s14
 800190c:	eef0 0a67 	vmov.f32	s1, s15
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	f3af 8000 	nop.w
 8001918:	47ae147b 	.word	0x47ae147b
 800191c:	3f847ae1 	.word	0x3f847ae1
 8001920:	40000800 	.word	0x40000800

08001924 <get_carriage_speed>:
// FIXME
double get_carriage_speed(){
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
	TIM5->CNT = 0;
 800192a:	4b11      	ldr	r3, [pc, #68]	; (8001970 <get_carriage_speed+0x4c>)
 800192c:	2200      	movs	r2, #0
 800192e:	625a      	str	r2, [r3, #36]	; 0x24
	uint16_t zeroPos = TIM8->CNT;
 8001930:	4b10      	ldr	r3, [pc, #64]	; (8001974 <get_carriage_speed+0x50>)
 8001932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001934:	80fb      	strh	r3, [r7, #6]
	while (zeroPos == TIM8->CNT);
 8001936:	bf00      	nop
 8001938:	88fa      	ldrh	r2, [r7, #6]
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <get_carriage_speed+0x50>)
 800193c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800193e:	429a      	cmp	r2, r3
 8001940:	d0fa      	beq.n	8001938 <get_carriage_speed+0x14>
	return TIM5->CNT * (TIM8->CNT - zeroPos);
 8001942:	4b0b      	ldr	r3, [pc, #44]	; (8001970 <get_carriage_speed+0x4c>)
 8001944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001946:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <get_carriage_speed+0x50>)
 8001948:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800194a:	88fa      	ldrh	r2, [r7, #6]
 800194c:	1a8a      	subs	r2, r1, r2
 800194e:	fb02 f303 	mul.w	r3, r2, r3
 8001952:	4618      	mov	r0, r3
 8001954:	f7fe fd7a 	bl	800044c <__aeabi_ui2d>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001960:	eeb0 0a47 	vmov.f32	s0, s14
 8001964:	eef0 0a67 	vmov.f32	s1, s15
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40000c00 	.word	0x40000c00
 8001974:	40010400 	.word	0x40010400

08001978 <get_pendulum_speed>:
// FIXME
double get_pendulum_speed(){
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
	TIM5->CNT = 0;
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <get_pendulum_speed+0x50>)
 8001980:	2200      	movs	r2, #0
 8001982:	625a      	str	r2, [r3, #36]	; 0x24
	uint16_t zeroPos = TIM4->CNT;
 8001984:	4b11      	ldr	r3, [pc, #68]	; (80019cc <get_pendulum_speed+0x54>)
 8001986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001988:	80fb      	strh	r3, [r7, #6]
	while (zeroPos == TIM4->CNT);
 800198a:	bf00      	nop
 800198c:	88fa      	ldrh	r2, [r7, #6]
 800198e:	4b0f      	ldr	r3, [pc, #60]	; (80019cc <get_pendulum_speed+0x54>)
 8001990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001992:	429a      	cmp	r2, r3
 8001994:	d0fa      	beq.n	800198c <get_pendulum_speed+0x14>
	return (1000000 / TIM5->CNT * (TIM4->CNT - zeroPos));
 8001996:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <get_pendulum_speed+0x50>)
 8001998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800199a:	4a0d      	ldr	r2, [pc, #52]	; (80019d0 <get_pendulum_speed+0x58>)
 800199c:	fbb2 f3f3 	udiv	r3, r2, r3
 80019a0:	4a0a      	ldr	r2, [pc, #40]	; (80019cc <get_pendulum_speed+0x54>)
 80019a2:	6a51      	ldr	r1, [r2, #36]	; 0x24
 80019a4:	88fa      	ldrh	r2, [r7, #6]
 80019a6:	1a8a      	subs	r2, r1, r2
 80019a8:	fb02 f303 	mul.w	r3, r2, r3
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fd4d 	bl	800044c <__aeabi_ui2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	ec43 2b17 	vmov	d7, r2, r3
}
 80019ba:	eeb0 0a47 	vmov.f32	s0, s14
 80019be:	eef0 0a67 	vmov.f32	s1, s15
 80019c2:	3708      	adds	r7, #8
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	40000c00 	.word	0x40000c00
 80019cc:	40000800 	.word	0x40000800
 80019d0:	000f4240 	.word	0x000f4240
 80019d4:	00000000 	.word	0x00000000

080019d8 <get_force>:
double get_force(double x, double theta, double x_dot, double theta_dot){
 80019d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80019dc:	b08c      	sub	sp, #48	; 0x30
 80019de:	af00      	add	r7, sp, #0
 80019e0:	ed87 0b06 	vstr	d0, [r7, #24]
 80019e4:	ed87 1b04 	vstr	d1, [r7, #16]
 80019e8:	ed87 2b02 	vstr	d2, [r7, #8]
 80019ec:	ed87 3b00 	vstr	d3, [r7]
	double E = m_p * l * 2 * pow(theta_dot, 2) / 2 -
 80019f0:	a1a1      	add	r1, pc, #644	; (adr r1, 8001c78 <get_force+0x2a0>)
 80019f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019f6:	a3a4      	add	r3, pc, #656	; (adr r3, 8001c88 <get_force+0x2b0>)
 80019f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019fc:	f7fe fda0 	bl	8000540 <__aeabi_dmul>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	f7fe fbe2 	bl	80001d4 <__adddf3>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	4614      	mov	r4, r2
 8001a16:	461d      	mov	r5, r3
 8001a18:	ed9f 1b95 	vldr	d1, [pc, #596]	; 8001c70 <get_force+0x298>
 8001a1c:	ed97 0b00 	vldr	d0, [r7]
 8001a20:	f002 fbda 	bl	80041d8 <pow>
 8001a24:	ec53 2b10 	vmov	r2, r3, d0
 8001a28:	4620      	mov	r0, r4
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	f7fe fd88 	bl	8000540 <__aeabi_dmul>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	4610      	mov	r0, r2
 8001a36:	4619      	mov	r1, r3
 8001a38:	f04f 0200 	mov.w	r2, #0
 8001a3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001a40:	f7fe fea8 	bl	8000794 <__aeabi_ddiv>
 8001a44:	4602      	mov	r2, r0
 8001a46:	460b      	mov	r3, r1
 8001a48:	4614      	mov	r4, r2
 8001a4a:	461d      	mov	r5, r3
				m_p * g * l * (cos(theta) - 1);
 8001a4c:	a18a      	add	r1, pc, #552	; (adr r1, 8001c78 <get_force+0x2a0>)
 8001a4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a52:	a38b      	add	r3, pc, #556	; (adr r3, 8001c80 <get_force+0x2a8>)
 8001a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a58:	f7fe fd72 	bl	8000540 <__aeabi_dmul>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	460b      	mov	r3, r1
 8001a60:	4610      	mov	r0, r2
 8001a62:	4619      	mov	r1, r3
 8001a64:	a388      	add	r3, pc, #544	; (adr r3, 8001c88 <get_force+0x2b0>)
 8001a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a6a:	f7fe fd69 	bl	8000540 <__aeabi_dmul>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4690      	mov	r8, r2
 8001a74:	4699      	mov	r9, r3
 8001a76:	ed97 0b04 	vldr	d0, [r7, #16]
 8001a7a:	f002 fa89 	bl	8003f90 <cos>
 8001a7e:	ec51 0b10 	vmov	r0, r1, d0
 8001a82:	f04f 0200 	mov.w	r2, #0
 8001a86:	4b82      	ldr	r3, [pc, #520]	; (8001c90 <get_force+0x2b8>)
 8001a88:	f7fe fba2 	bl	80001d0 <__aeabi_dsub>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4640      	mov	r0, r8
 8001a92:	4649      	mov	r1, r9
 8001a94:	f7fe fd54 	bl	8000540 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
	double E = m_p * l * 2 * pow(theta_dot, 2) / 2 -
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	f7fe fb96 	bl	80001d0 <__aeabi_dsub>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double F = m_p * g * cos(theta) * sin(theta) -
 8001aac:	a172      	add	r1, pc, #456	; (adr r1, 8001c78 <get_force+0x2a0>)
 8001aae:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ab2:	a373      	add	r3, pc, #460	; (adr r3, 8001c80 <get_force+0x2a8>)
 8001ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ab8:	f7fe fd42 	bl	8000540 <__aeabi_dmul>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	ed97 0b04 	vldr	d0, [r7, #16]
 8001ac8:	f002 fa62 	bl	8003f90 <cos>
 8001acc:	ec53 2b10 	vmov	r2, r3, d0
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	4629      	mov	r1, r5
 8001ad4:	f7fe fd34 	bl	8000540 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	4614      	mov	r4, r2
 8001ade:	461d      	mov	r5, r3
 8001ae0:	ed97 0b04 	vldr	d0, [r7, #16]
 8001ae4:	f002 fb20 	bl	8004128 <sin>
 8001ae8:	ec53 2b10 	vmov	r2, r3, d0
 8001aec:	4620      	mov	r0, r4
 8001aee:	4629      	mov	r1, r5
 8001af0:	f7fe fd26 	bl	8000540 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4614      	mov	r4, r2
 8001afa:	461d      	mov	r5, r3
				m_p * l * pow(theta_dot, 2) * sin(theta) +
 8001afc:	a15e      	add	r1, pc, #376	; (adr r1, 8001c78 <get_force+0x2a0>)
 8001afe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b02:	a361      	add	r3, pc, #388	; (adr r3, 8001c88 <get_force+0x2b0>)
 8001b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b08:	f7fe fd1a 	bl	8000540 <__aeabi_dmul>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4690      	mov	r8, r2
 8001b12:	4699      	mov	r9, r3
 8001b14:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8001c70 <get_force+0x298>
 8001b18:	ed97 0b00 	vldr	d0, [r7]
 8001b1c:	f002 fb5c 	bl	80041d8 <pow>
 8001b20:	ec53 2b10 	vmov	r2, r3, d0
 8001b24:	4640      	mov	r0, r8
 8001b26:	4649      	mov	r1, r9
 8001b28:	f7fe fd0a 	bl	8000540 <__aeabi_dmul>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	4690      	mov	r8, r2
 8001b32:	4699      	mov	r9, r3
 8001b34:	ed97 0b04 	vldr	d0, [r7, #16]
 8001b38:	f002 faf6 	bl	8004128 <sin>
 8001b3c:	ec53 2b10 	vmov	r2, r3, d0
 8001b40:	4640      	mov	r0, r8
 8001b42:	4649      	mov	r1, r9
 8001b44:	f7fe fcfc 	bl	8000540 <__aeabi_dmul>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
	double F = m_p * g * cos(theta) * sin(theta) -
 8001b4c:	4620      	mov	r0, r4
 8001b4e:	4629      	mov	r1, r5
 8001b50:	f7fe fb3e 	bl	80001d0 <__aeabi_dsub>
 8001b54:	4602      	mov	r2, r0
 8001b56:	460b      	mov	r3, r1
 8001b58:	4614      	mov	r4, r2
 8001b5a:	461d      	mov	r5, r3
				(m_c + m_p * pow(sin(theta), 2) * 2 * g * sin(theta) / cos(theta)) +
 8001b5c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001b60:	f002 fae2 	bl	8004128 <sin>
 8001b64:	eeb0 7a40 	vmov.f32	s14, s0
 8001b68:	eef0 7a60 	vmov.f32	s15, s1
 8001b6c:	ed9f 1b40 	vldr	d1, [pc, #256]	; 8001c70 <get_force+0x298>
 8001b70:	eeb0 0a47 	vmov.f32	s0, s14
 8001b74:	eef0 0a67 	vmov.f32	s1, s15
 8001b78:	f002 fb2e 	bl	80041d8 <pow>
 8001b7c:	ec51 0b10 	vmov	r0, r1, d0
 8001b80:	a33d      	add	r3, pc, #244	; (adr r3, 8001c78 <get_force+0x2a0>)
 8001b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b86:	f7fe fcdb 	bl	8000540 <__aeabi_dmul>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	460b      	mov	r3, r1
 8001b8e:	4610      	mov	r0, r2
 8001b90:	4619      	mov	r1, r3
 8001b92:	4602      	mov	r2, r0
 8001b94:	460b      	mov	r3, r1
 8001b96:	f7fe fb1d 	bl	80001d4 <__adddf3>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	460b      	mov	r3, r1
 8001b9e:	4610      	mov	r0, r2
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	a337      	add	r3, pc, #220	; (adr r3, 8001c80 <get_force+0x2a8>)
 8001ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba8:	f7fe fcca 	bl	8000540 <__aeabi_dmul>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4690      	mov	r8, r2
 8001bb2:	4699      	mov	r9, r3
 8001bb4:	ed97 0b04 	vldr	d0, [r7, #16]
 8001bb8:	f002 fab6 	bl	8004128 <sin>
 8001bbc:	ec53 2b10 	vmov	r2, r3, d0
 8001bc0:	4640      	mov	r0, r8
 8001bc2:	4649      	mov	r1, r9
 8001bc4:	f7fe fcbc 	bl	8000540 <__aeabi_dmul>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4690      	mov	r8, r2
 8001bce:	4699      	mov	r9, r3
 8001bd0:	ed97 0b04 	vldr	d0, [r7, #16]
 8001bd4:	f002 f9dc 	bl	8003f90 <cos>
 8001bd8:	ec53 2b10 	vmov	r2, r3, d0
 8001bdc:	4640      	mov	r0, r8
 8001bde:	4649      	mov	r1, r9
 8001be0:	f7fe fdd8 	bl	8000794 <__aeabi_ddiv>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	4610      	mov	r0, r2
 8001bea:	4619      	mov	r1, r3
 8001bec:	a322      	add	r3, pc, #136	; (adr r3, 8001c78 <get_force+0x2a0>)
 8001bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf2:	f7fe faef 	bl	80001d4 <__adddf3>
 8001bf6:	4602      	mov	r2, r0
 8001bf8:	460b      	mov	r3, r1
				m_p * l * pow(theta_dot, 2) * sin(theta) +
 8001bfa:	4620      	mov	r0, r4
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	f7fe fae9 	bl	80001d4 <__adddf3>
 8001c02:	4602      	mov	r2, r0
 8001c04:	460b      	mov	r3, r1
 8001c06:	4614      	mov	r4, r2
 8001c08:	461d      	mov	r5, r3
				alpha * E * theta_dot * cos(theta);
 8001c0a:	f04f 0000 	mov.w	r0, #0
 8001c0e:	4921      	ldr	r1, [pc, #132]	; (8001c94 <get_force+0x2bc>)
 8001c10:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c14:	f7fe fc94 	bl	8000540 <__aeabi_dmul>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	4619      	mov	r1, r3
 8001c20:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c24:	f7fe fc8c 	bl	8000540 <__aeabi_dmul>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4690      	mov	r8, r2
 8001c2e:	4699      	mov	r9, r3
 8001c30:	ed97 0b04 	vldr	d0, [r7, #16]
 8001c34:	f002 f9ac 	bl	8003f90 <cos>
 8001c38:	ec53 2b10 	vmov	r2, r3, d0
 8001c3c:	4640      	mov	r0, r8
 8001c3e:	4649      	mov	r1, r9
 8001c40:	f7fe fc7e 	bl	8000540 <__aeabi_dmul>
 8001c44:	4602      	mov	r2, r0
 8001c46:	460b      	mov	r3, r1
	double F = m_p * g * cos(theta) * sin(theta) -
 8001c48:	4620      	mov	r0, r4
 8001c4a:	4629      	mov	r1, r5
 8001c4c:	f7fe fac2 	bl	80001d4 <__adddf3>
 8001c50:	4602      	mov	r2, r0
 8001c52:	460b      	mov	r3, r1
 8001c54:	e9c7 2308 	strd	r2, r3, [r7, #32]
	return F;
 8001c58:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c5c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c60:	eeb0 0a47 	vmov.f32	s0, s14
 8001c64:	eef0 0a67 	vmov.f32	s1, s15
 8001c68:	3730      	adds	r7, #48	; 0x30
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001c70:	00000000 	.word	0x00000000
 8001c74:	40000000 	.word	0x40000000
 8001c78:	9999999a 	.word	0x9999999a
 8001c7c:	3fc99999 	.word	0x3fc99999
 8001c80:	51eb851f 	.word	0x51eb851f
 8001c84:	40239eb8 	.word	0x40239eb8
 8001c88:	c8b43958 	.word	0xc8b43958
 8001c8c:	3fe3be76 	.word	0x3fe3be76
 8001c90:	3ff00000 	.word	0x3ff00000
 8001c94:	40240000 	.word	0x40240000

08001c98 <get_control_velocity>:
double get_control_velocity(double F){
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	ed87 0b00 	vstr	d0, [r7]
	double x_ddot = F / (m_p + m_c);
 8001ca2:	a11c      	add	r1, pc, #112	; (adr r1, 8001d14 <get_control_velocity+0x7c>)
 8001ca4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ca8:	a31a      	add	r3, pc, #104	; (adr r3, 8001d14 <get_control_velocity+0x7c>)
 8001caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cae:	f7fe fa91 	bl	80001d4 <__adddf3>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001cba:	f7fe fd6b 	bl	8000794 <__aeabi_ddiv>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double v = control_velocity + x_ddot * dt;
 8001cc6:	a115      	add	r1, pc, #84	; (adr r1, 8001d1c <get_control_velocity+0x84>)
 8001cc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ccc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001cd0:	f7fe fc36 	bl	8000540 <__aeabi_dmul>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4b0c      	ldr	r3, [pc, #48]	; (8001d10 <get_control_velocity+0x78>)
 8001cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce2:	f7fe fa77 	bl	80001d4 <__adddf3>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	460b      	mov	r3, r1
 8001cea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	control_velocity = v;
 8001cee:	4908      	ldr	r1, [pc, #32]	; (8001d10 <get_control_velocity+0x78>)
 8001cf0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cf4:	e9c1 2300 	strd	r2, r3, [r1]
	return v;
 8001cf8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001cfc:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d00:	eeb0 0a47 	vmov.f32	s0, s14
 8001d04:	eef0 0a67 	vmov.f32	s1, s15
 8001d08:	3718      	adds	r7, #24
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	20000088 	.word	0x20000088
 8001d14:	9999999a 	.word	0x9999999a
 8001d18:	3fc99999 	.word	0x3fc99999
 8001d1c:	47ae147b 	.word	0x47ae147b
 8001d20:	3f847ae1 	.word	0x3f847ae1

08001d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08c      	sub	sp, #48	; 0x30
 8001d28:	af00      	add	r7, sp, #0
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001d2a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001d2e:	f7ff fc21 	bl	8001574 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001d32:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001d36:	f7ff fc05 	bl	8001544 <LL_APB1_GRP1_EnableClock>

	/* System interrupt init*/
	NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d3a:	2007      	movs	r0, #7
 8001d3c:	f7ff fb12 	bl	8001364 <__NVIC_SetPriorityGrouping>

	/* Configure the system clock */
	SystemClock_Config();
 8001d40:	f000 f88a 	bl	8001e58 <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001d44:	f7ff f9c2 	bl	80010cc <MX_GPIO_Init>
	MX_TIM2_Init();
 8001d48:	f000 fc3a 	bl	80025c0 <MX_TIM2_Init>
	MX_TIM4_Init();
 8001d4c:	f000 fcc2 	bl	80026d4 <MX_TIM4_Init>
	MX_TIM8_Init();
 8001d50:	f000 fd80 	bl	8002854 <MX_TIM8_Init>
	MX_UART5_Init();
 8001d54:	f000 fe56 	bl	8002a04 <MX_UART5_Init>
	MX_TIM5_Init();
 8001d58:	f000 fd4c 	bl	80027f4 <MX_TIM5_Init>

	TIM4->CR1 |= (1<<0); // Start timer 4 to read encoder
 8001d5c:	4b3a      	ldr	r3, [pc, #232]	; (8001e48 <main+0x124>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a39      	ldr	r2, [pc, #228]	; (8001e48 <main+0x124>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6013      	str	r3, [r2, #0]
	TIM8->CR1 |= (1<<0); // Start timer 8 to read encoder
 8001d68:	4b38      	ldr	r3, [pc, #224]	; (8001e4c <main+0x128>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a37      	ldr	r2, [pc, #220]	; (8001e4c <main+0x128>)
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	6013      	str	r3, [r2, #0]
	TIM5->CR1 |= (1<<0); // Start timer 3
 8001d74:	4b36      	ldr	r3, [pc, #216]	; (8001e50 <main+0x12c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a35      	ldr	r2, [pc, #212]	; (8001e50 <main+0x12c>)
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6013      	str	r3, [r2, #0]
	UART5->CR1 |= USART_CR1_TE | USART_CR1_RE ; // Enable transmission and receiving USART data
 8001d80:	4b34      	ldr	r3, [pc, #208]	; (8001e54 <main+0x130>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	4a33      	ldr	r2, [pc, #204]	; (8001e54 <main+0x130>)
 8001d86:	f043 030c 	orr.w	r3, r3, #12
 8001d8a:	60d3      	str	r3, [r2, #12]
	LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8001d8c:	2110      	movs	r1, #16
 8001d8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d92:	f7ff fc4d 	bl	8001630 <LL_TIM_CC_EnableChannel>
	LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH3);
 8001d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d9a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001d9e:	f7ff fc47 	bl	8001630 <LL_TIM_CC_EnableChannel>
	LL_TIM_EnableCounter(TIM2);
 8001da2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001da6:	f7ff fc33 	bl	8001610 <LL_TIM_EnableCounter>

	calibration();
 8001daa:	f7ff fd67 	bl	800187c <calibration>
	start_buzzer();
 8001dae:	f7ff fd3f 	bl	8001830 <start_buzzer>

	double theta = 0.0;
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	f04f 0300 	mov.w	r3, #0
 8001dba:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double x = 0.0;
 8001dbe:	f04f 0200 	mov.w	r2, #0
 8001dc2:	f04f 0300 	mov.w	r3, #0
 8001dc6:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double theta_dot = 0.0;
 8001dca:	f04f 0200 	mov.w	r2, #0
 8001dce:	f04f 0300 	mov.w	r3, #0
 8001dd2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double x_dot = 0.0;
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	f04f 0300 	mov.w	r3, #0
 8001dde:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double F = 0.0;
 8001de2:	f04f 0200 	mov.w	r2, #0
 8001de6:	f04f 0300 	mov.w	r3, #0
 8001dea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double v = 0.0;
 8001dee:	f04f 0200 	mov.w	r2, #0
 8001df2:	f04f 0300 	mov.w	r3, #0
 8001df6:	e9c7 2300 	strd	r2, r3, [r7]

	while (1)
	{
		x = get_carriage_position();
 8001dfa:	f7ff fd55 	bl	80018a8 <get_carriage_position>
 8001dfe:	ed87 0b08 	vstr	d0, [r7, #32]
		theta = get_pendulum_position();
 8001e02:	f7ff fd71 	bl	80018e8 <get_pendulum_position>
 8001e06:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
		x_dot = get_carriage_speed();
 8001e0a:	f7ff fd8b 	bl	8001924 <get_carriage_speed>
 8001e0e:	ed87 0b04 	vstr	d0, [r7, #16]
		theta_dot = get_pendulum_speed();
 8001e12:	f7ff fdb1 	bl	8001978 <get_pendulum_speed>
 8001e16:	ed87 0b06 	vstr	d0, [r7, #24]
		F = get_force(x, theta, x_dot, theta_dot);
 8001e1a:	ed97 3b06 	vldr	d3, [r7, #24]
 8001e1e:	ed97 2b04 	vldr	d2, [r7, #16]
 8001e22:	ed97 1b0a 	vldr	d1, [r7, #40]	; 0x28
 8001e26:	ed97 0b08 	vldr	d0, [r7, #32]
 8001e2a:	f7ff fdd5 	bl	80019d8 <get_force>
 8001e2e:	ed87 0b02 	vstr	d0, [r7, #8]
		v = get_control_velocity(F);
 8001e32:	ed97 0b02 	vldr	d0, [r7, #8]
 8001e36:	f7ff ff2f 	bl	8001c98 <get_control_velocity>
 8001e3a:	ed87 0b00 	vstr	d0, [r7]
		move_carriage(v);
 8001e3e:	ed97 0b00 	vldr	d0, [r7]
 8001e42:	f7ff fc65 	bl	8001710 <move_carriage>
		x = get_carriage_position();
 8001e46:	e7d8      	b.n	8001dfa <main+0xd6>
 8001e48:	40000800 	.word	0x40000800
 8001e4c:	40010400 	.word	0x40010400
 8001e50:	40000c00 	.word	0x40000c00
 8001e54:	40005000 	.word	0x40005000

08001e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 8001e5c:	2005      	movs	r0, #5
 8001e5e:	f7ff fba1 	bl	80015a4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 8001e62:	bf00      	nop
 8001e64:	f7ff fbb2 	bl	80015cc <LL_FLASH_GetLatency>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b05      	cmp	r3, #5
 8001e6c:	d1fa      	bne.n	8001e64 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8001e6e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001e72:	f7ff fbb9 	bl	80015e8 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 8001e76:	f7ff fa99 	bl	80013ac <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001e7a:	bf00      	nop
 8001e7c:	f7ff faa6 	bl	80013cc <LL_RCC_HSE_IsReady>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d1fa      	bne.n	8001e7c <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_8, 336, LL_RCC_PLLP_DIV_2);
 8001e86:	2300      	movs	r3, #0
 8001e88:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8001e8c:	2108      	movs	r1, #8
 8001e8e:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001e92:	f7ff fb31 	bl	80014f8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001e96:	f7ff fb0b 	bl	80014b0 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001e9a:	bf00      	nop
 8001e9c:	f7ff fb18 	bl	80014d0 <LL_RCC_PLL_IsReady>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d1fa      	bne.n	8001e9c <SystemClock_Config+0x44>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f7ff fac6 	bl	8001438 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8001eac:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8001eb0:	f7ff fad6 	bl	8001460 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8001eb4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001eb8:	f7ff fae6 	bl	8001488 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001ebc:	2002      	movs	r0, #2
 8001ebe:	f7ff fa99 	bl	80013f4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001ec2:	bf00      	nop
 8001ec4:	f7ff faaa 	bl	800141c <LL_RCC_GetSysClkSource>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b08      	cmp	r3, #8
 8001ecc:	d1fa      	bne.n	8001ec4 <SystemClock_Config+0x6c>
  {

  }
  LL_Init1msTick(168000000);
 8001ece:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <SystemClock_Config+0x88>)
 8001ed0:	f001 ffe8 	bl	8003ea4 <LL_Init1msTick>
  LL_SetSystemCoreClock(168000000);
 8001ed4:	4802      	ldr	r0, [pc, #8]	; (8001ee0 <SystemClock_Config+0x88>)
 8001ed6:	f002 f819 	bl	8003f0c <LL_SetSystemCoreClock>
}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	0a037a00 	.word	0x0a037a00

08001ee4 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8001eec:	4b07      	ldr	r3, [pc, #28]	; (8001f0c <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8001eee:	695a      	ldr	r2, [r3, #20]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	687a      	ldr	r2, [r7, #4]
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	bf0c      	ite	eq
 8001efa:	2301      	moveq	r3, #1
 8001efc:	2300      	movne	r3, #0
 8001efe:	b2db      	uxtb	r3, r3
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr
 8001f0c:	40013c00 	.word	0x40013c00

08001f10 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8001f18:	4a04      	ldr	r2, [pc, #16]	; (8001f2c <LL_EXTI_ClearFlag_0_31+0x1c>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	6153      	str	r3, [r2, #20]
}
 8001f1e:	bf00      	nop
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr
 8001f2a:	bf00      	nop
 8001f2c:	40013c00 	.word	0x40013c00

08001f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f34:	e7fe      	b.n	8001f34 <NMI_Handler+0x4>

08001f36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f3a:	e7fe      	b.n	8001f3a <HardFault_Handler+0x4>

08001f3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f40:	e7fe      	b.n	8001f40 <MemManage_Handler+0x4>

08001f42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f42:	b480      	push	{r7}
 8001f44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f46:	e7fe      	b.n	8001f46 <BusFault_Handler+0x4>

08001f48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f4c:	e7fe      	b.n	8001f4c <UsageFault_Handler+0x4>

08001f4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f52:	bf00      	nop
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr

08001f5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr

08001f86 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	af00      	add	r7, sp, #0
//	//end_sensor_signal();
//	SCB->AIRCR = 0x5FA0004; // Software reset of MCU


  /* USER CODE END EXTI9_5_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_9) != RESET)
 8001f8a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f8e:	f7ff ffa9 	bl	8001ee4 <LL_EXTI_IsActiveFlag_0_31>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <EXTI9_5_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_9);
 8001f98:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f9c:	f7ff ffb8 	bl	8001f10 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_9 */
  }
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0

  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	af00      	add	r7, sp, #0




  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8001fb6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001fba:	f7ff ff93 	bl	8001ee4 <LL_EXTI_IsActiveFlag_0_31>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d003      	beq.n	8001fcc <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8001fc4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001fc8:	f7ff ffa2 	bl	8001f10 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <SystemInit+0x20>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fda:	4a05      	ldr	r2, [pc, #20]	; (8001ff0 <SystemInit+0x20>)
 8001fdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fe0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <__NVIC_GetPriorityGrouping>:
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ff8:	4b04      	ldr	r3, [pc, #16]	; (800200c <__NVIC_GetPriorityGrouping+0x18>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	f003 0307 	and.w	r3, r3, #7
}
 8002002:	4618      	mov	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr
 800200c:	e000ed00 	.word	0xe000ed00

08002010 <__NVIC_EnableIRQ>:
{
 8002010:	b480      	push	{r7}
 8002012:	b083      	sub	sp, #12
 8002014:	af00      	add	r7, sp, #0
 8002016:	4603      	mov	r3, r0
 8002018:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800201a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201e:	2b00      	cmp	r3, #0
 8002020:	db0b      	blt.n	800203a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	f003 021f 	and.w	r2, r3, #31
 8002028:	4907      	ldr	r1, [pc, #28]	; (8002048 <__NVIC_EnableIRQ+0x38>)
 800202a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202e:	095b      	lsrs	r3, r3, #5
 8002030:	2001      	movs	r0, #1
 8002032:	fa00 f202 	lsl.w	r2, r0, r2
 8002036:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	e000e100 	.word	0xe000e100

0800204c <__NVIC_SetPriority>:
{
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	4603      	mov	r3, r0
 8002054:	6039      	str	r1, [r7, #0]
 8002056:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205c:	2b00      	cmp	r3, #0
 800205e:	db0a      	blt.n	8002076 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	b2da      	uxtb	r2, r3
 8002064:	490c      	ldr	r1, [pc, #48]	; (8002098 <__NVIC_SetPriority+0x4c>)
 8002066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206a:	0112      	lsls	r2, r2, #4
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	440b      	add	r3, r1
 8002070:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002074:	e00a      	b.n	800208c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	b2da      	uxtb	r2, r3
 800207a:	4908      	ldr	r1, [pc, #32]	; (800209c <__NVIC_SetPriority+0x50>)
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	f003 030f 	and.w	r3, r3, #15
 8002082:	3b04      	subs	r3, #4
 8002084:	0112      	lsls	r2, r2, #4
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	440b      	add	r3, r1
 800208a:	761a      	strb	r2, [r3, #24]
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr
 8002098:	e000e100 	.word	0xe000e100
 800209c:	e000ed00 	.word	0xe000ed00

080020a0 <NVIC_EncodePriority>:
{
 80020a0:	b480      	push	{r7}
 80020a2:	b089      	sub	sp, #36	; 0x24
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	60f8      	str	r0, [r7, #12]
 80020a8:	60b9      	str	r1, [r7, #8]
 80020aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	f003 0307 	and.w	r3, r3, #7
 80020b2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f1c3 0307 	rsb	r3, r3, #7
 80020ba:	2b04      	cmp	r3, #4
 80020bc:	bf28      	it	cs
 80020be:	2304      	movcs	r3, #4
 80020c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	3304      	adds	r3, #4
 80020c6:	2b06      	cmp	r3, #6
 80020c8:	d902      	bls.n	80020d0 <NVIC_EncodePriority+0x30>
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	3b03      	subs	r3, #3
 80020ce:	e000      	b.n	80020d2 <NVIC_EncodePriority+0x32>
 80020d0:	2300      	movs	r3, #0
 80020d2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	fa02 f303 	lsl.w	r3, r2, r3
 80020de:	43da      	mvns	r2, r3
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	401a      	ands	r2, r3
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020e8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	fa01 f303 	lsl.w	r3, r1, r3
 80020f2:	43d9      	mvns	r1, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f8:	4313      	orrs	r3, r2
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3724      	adds	r7, #36	; 0x24
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
	...

08002108 <LL_AHB1_GRP1_EnableClock>:
{
 8002108:	b480      	push	{r7}
 800210a:	b085      	sub	sp, #20
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002110:	4b08      	ldr	r3, [pc, #32]	; (8002134 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002112:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002114:	4907      	ldr	r1, [pc, #28]	; (8002134 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4313      	orrs	r3, r2
 800211a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800211c:	4b05      	ldr	r3, [pc, #20]	; (8002134 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800211e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4013      	ands	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002126:	68fb      	ldr	r3, [r7, #12]
}
 8002128:	bf00      	nop
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	40023800 	.word	0x40023800

08002138 <LL_APB1_GRP1_EnableClock>:
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002140:	4b08      	ldr	r3, [pc, #32]	; (8002164 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002142:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002144:	4907      	ldr	r1, [pc, #28]	; (8002164 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	4313      	orrs	r3, r2
 800214a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800214c:	4b05      	ldr	r3, [pc, #20]	; (8002164 <LL_APB1_GRP1_EnableClock+0x2c>)
 800214e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	4013      	ands	r3, r2
 8002154:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002156:	68fb      	ldr	r3, [r7, #12]
}
 8002158:	bf00      	nop
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	40023800 	.word	0x40023800

08002168 <LL_APB2_GRP1_EnableClock>:
{
 8002168:	b480      	push	{r7}
 800216a:	b085      	sub	sp, #20
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002170:	4b08      	ldr	r3, [pc, #32]	; (8002194 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002172:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002174:	4907      	ldr	r1, [pc, #28]	; (8002194 <LL_APB2_GRP1_EnableClock+0x2c>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4313      	orrs	r3, r2
 800217a:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800217c:	4b05      	ldr	r3, [pc, #20]	; (8002194 <LL_APB2_GRP1_EnableClock+0x2c>)
 800217e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	4013      	ands	r3, r2
 8002184:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002186:	68fb      	ldr	r3, [r7, #12]
}
 8002188:	bf00      	nop
 800218a:	3714      	adds	r7, #20
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	40023800 	.word	0x40023800

08002198 <LL_TIM_DisableARRPreload>:
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	601a      	str	r2, [r3, #0]
}
 80021ac:	bf00      	nop
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_TIM_OC_DisableFast>:
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
 80021c0:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d01c      	beq.n	8002202 <LL_TIM_OC_DisableFast+0x4a>
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	d017      	beq.n	80021fe <LL_TIM_OC_DisableFast+0x46>
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	2b10      	cmp	r3, #16
 80021d2:	d012      	beq.n	80021fa <LL_TIM_OC_DisableFast+0x42>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	2b40      	cmp	r3, #64	; 0x40
 80021d8:	d00d      	beq.n	80021f6 <LL_TIM_OC_DisableFast+0x3e>
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e0:	d007      	beq.n	80021f2 <LL_TIM_OC_DisableFast+0x3a>
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021e8:	d101      	bne.n	80021ee <LL_TIM_OC_DisableFast+0x36>
 80021ea:	2305      	movs	r3, #5
 80021ec:	e00a      	b.n	8002204 <LL_TIM_OC_DisableFast+0x4c>
 80021ee:	2306      	movs	r3, #6
 80021f0:	e008      	b.n	8002204 <LL_TIM_OC_DisableFast+0x4c>
 80021f2:	2304      	movs	r3, #4
 80021f4:	e006      	b.n	8002204 <LL_TIM_OC_DisableFast+0x4c>
 80021f6:	2303      	movs	r3, #3
 80021f8:	e004      	b.n	8002204 <LL_TIM_OC_DisableFast+0x4c>
 80021fa:	2302      	movs	r3, #2
 80021fc:	e002      	b.n	8002204 <LL_TIM_OC_DisableFast+0x4c>
 80021fe:	2301      	movs	r3, #1
 8002200:	e000      	b.n	8002204 <LL_TIM_OC_DisableFast+0x4c>
 8002202:	2300      	movs	r3, #0
 8002204:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3318      	adds	r3, #24
 800220a:	4619      	mov	r1, r3
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	4a0b      	ldr	r2, [pc, #44]	; (800223c <LL_TIM_OC_DisableFast+0x84>)
 8002210:	5cd3      	ldrb	r3, [r2, r3]
 8002212:	440b      	add	r3, r1
 8002214:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	7bfb      	ldrb	r3, [r7, #15]
 800221c:	4908      	ldr	r1, [pc, #32]	; (8002240 <LL_TIM_OC_DisableFast+0x88>)
 800221e:	5ccb      	ldrb	r3, [r1, r3]
 8002220:	4619      	mov	r1, r3
 8002222:	2304      	movs	r3, #4
 8002224:	408b      	lsls	r3, r1
 8002226:	43db      	mvns	r3, r3
 8002228:	401a      	ands	r2, r3
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	601a      	str	r2, [r3, #0]
}
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	08005f10 	.word	0x08005f10
 8002240:	08005f18 	.word	0x08005f18

08002244 <LL_TIM_OC_EnablePreload>:
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d01c      	beq.n	800228e <LL_TIM_OC_EnablePreload+0x4a>
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	2b04      	cmp	r3, #4
 8002258:	d017      	beq.n	800228a <LL_TIM_OC_EnablePreload+0x46>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	2b10      	cmp	r3, #16
 800225e:	d012      	beq.n	8002286 <LL_TIM_OC_EnablePreload+0x42>
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	2b40      	cmp	r3, #64	; 0x40
 8002264:	d00d      	beq.n	8002282 <LL_TIM_OC_EnablePreload+0x3e>
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800226c:	d007      	beq.n	800227e <LL_TIM_OC_EnablePreload+0x3a>
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002274:	d101      	bne.n	800227a <LL_TIM_OC_EnablePreload+0x36>
 8002276:	2305      	movs	r3, #5
 8002278:	e00a      	b.n	8002290 <LL_TIM_OC_EnablePreload+0x4c>
 800227a:	2306      	movs	r3, #6
 800227c:	e008      	b.n	8002290 <LL_TIM_OC_EnablePreload+0x4c>
 800227e:	2304      	movs	r3, #4
 8002280:	e006      	b.n	8002290 <LL_TIM_OC_EnablePreload+0x4c>
 8002282:	2303      	movs	r3, #3
 8002284:	e004      	b.n	8002290 <LL_TIM_OC_EnablePreload+0x4c>
 8002286:	2302      	movs	r3, #2
 8002288:	e002      	b.n	8002290 <LL_TIM_OC_EnablePreload+0x4c>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <LL_TIM_OC_EnablePreload+0x4c>
 800228e:	2300      	movs	r3, #0
 8002290:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	3318      	adds	r3, #24
 8002296:	4619      	mov	r1, r3
 8002298:	7bfb      	ldrb	r3, [r7, #15]
 800229a:	4a0a      	ldr	r2, [pc, #40]	; (80022c4 <LL_TIM_OC_EnablePreload+0x80>)
 800229c:	5cd3      	ldrb	r3, [r2, r3]
 800229e:	440b      	add	r3, r1
 80022a0:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	7bfb      	ldrb	r3, [r7, #15]
 80022a8:	4907      	ldr	r1, [pc, #28]	; (80022c8 <LL_TIM_OC_EnablePreload+0x84>)
 80022aa:	5ccb      	ldrb	r3, [r1, r3]
 80022ac:	4619      	mov	r1, r3
 80022ae:	2308      	movs	r3, #8
 80022b0:	408b      	lsls	r3, r1
 80022b2:	431a      	orrs	r2, r3
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	601a      	str	r2, [r3, #0]
}
 80022b8:	bf00      	nop
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	08005f10 	.word	0x08005f10
 80022c8:	08005f18 	.word	0x08005f18

080022cc <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b087      	sub	sp, #28
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2b01      	cmp	r3, #1
 80022dc:	d01c      	beq.n	8002318 <LL_TIM_IC_SetActiveInput+0x4c>
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	2b04      	cmp	r3, #4
 80022e2:	d017      	beq.n	8002314 <LL_TIM_IC_SetActiveInput+0x48>
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	2b10      	cmp	r3, #16
 80022e8:	d012      	beq.n	8002310 <LL_TIM_IC_SetActiveInput+0x44>
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	2b40      	cmp	r3, #64	; 0x40
 80022ee:	d00d      	beq.n	800230c <LL_TIM_IC_SetActiveInput+0x40>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80022f6:	d007      	beq.n	8002308 <LL_TIM_IC_SetActiveInput+0x3c>
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80022fe:	d101      	bne.n	8002304 <LL_TIM_IC_SetActiveInput+0x38>
 8002300:	2305      	movs	r3, #5
 8002302:	e00a      	b.n	800231a <LL_TIM_IC_SetActiveInput+0x4e>
 8002304:	2306      	movs	r3, #6
 8002306:	e008      	b.n	800231a <LL_TIM_IC_SetActiveInput+0x4e>
 8002308:	2304      	movs	r3, #4
 800230a:	e006      	b.n	800231a <LL_TIM_IC_SetActiveInput+0x4e>
 800230c:	2303      	movs	r3, #3
 800230e:	e004      	b.n	800231a <LL_TIM_IC_SetActiveInput+0x4e>
 8002310:	2302      	movs	r3, #2
 8002312:	e002      	b.n	800231a <LL_TIM_IC_SetActiveInput+0x4e>
 8002314:	2301      	movs	r3, #1
 8002316:	e000      	b.n	800231a <LL_TIM_IC_SetActiveInput+0x4e>
 8002318:	2300      	movs	r3, #0
 800231a:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	3318      	adds	r3, #24
 8002320:	4619      	mov	r1, r3
 8002322:	7dfb      	ldrb	r3, [r7, #23]
 8002324:	4a0e      	ldr	r2, [pc, #56]	; (8002360 <LL_TIM_IC_SetActiveInput+0x94>)
 8002326:	5cd3      	ldrb	r3, [r2, r3]
 8002328:	440b      	add	r3, r1
 800232a:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	7dfb      	ldrb	r3, [r7, #23]
 8002332:	490c      	ldr	r1, [pc, #48]	; (8002364 <LL_TIM_IC_SetActiveInput+0x98>)
 8002334:	5ccb      	ldrb	r3, [r1, r3]
 8002336:	4619      	mov	r1, r3
 8002338:	2303      	movs	r3, #3
 800233a:	408b      	lsls	r3, r1
 800233c:	43db      	mvns	r3, r3
 800233e:	401a      	ands	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	0c1b      	lsrs	r3, r3, #16
 8002344:	7df9      	ldrb	r1, [r7, #23]
 8002346:	4807      	ldr	r0, [pc, #28]	; (8002364 <LL_TIM_IC_SetActiveInput+0x98>)
 8002348:	5c41      	ldrb	r1, [r0, r1]
 800234a:	408b      	lsls	r3, r1
 800234c:	431a      	orrs	r2, r3
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	601a      	str	r2, [r3, #0]
}
 8002352:	bf00      	nop
 8002354:	371c      	adds	r7, #28
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	08005f10 	.word	0x08005f10
 8002364:	08005f20 	.word	0x08005f20

08002368 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8002368:	b480      	push	{r7}
 800236a:	b087      	sub	sp, #28
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d01c      	beq.n	80023b4 <LL_TIM_IC_SetPrescaler+0x4c>
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	2b04      	cmp	r3, #4
 800237e:	d017      	beq.n	80023b0 <LL_TIM_IC_SetPrescaler+0x48>
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	2b10      	cmp	r3, #16
 8002384:	d012      	beq.n	80023ac <LL_TIM_IC_SetPrescaler+0x44>
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	2b40      	cmp	r3, #64	; 0x40
 800238a:	d00d      	beq.n	80023a8 <LL_TIM_IC_SetPrescaler+0x40>
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002392:	d007      	beq.n	80023a4 <LL_TIM_IC_SetPrescaler+0x3c>
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800239a:	d101      	bne.n	80023a0 <LL_TIM_IC_SetPrescaler+0x38>
 800239c:	2305      	movs	r3, #5
 800239e:	e00a      	b.n	80023b6 <LL_TIM_IC_SetPrescaler+0x4e>
 80023a0:	2306      	movs	r3, #6
 80023a2:	e008      	b.n	80023b6 <LL_TIM_IC_SetPrescaler+0x4e>
 80023a4:	2304      	movs	r3, #4
 80023a6:	e006      	b.n	80023b6 <LL_TIM_IC_SetPrescaler+0x4e>
 80023a8:	2303      	movs	r3, #3
 80023aa:	e004      	b.n	80023b6 <LL_TIM_IC_SetPrescaler+0x4e>
 80023ac:	2302      	movs	r3, #2
 80023ae:	e002      	b.n	80023b6 <LL_TIM_IC_SetPrescaler+0x4e>
 80023b0:	2301      	movs	r3, #1
 80023b2:	e000      	b.n	80023b6 <LL_TIM_IC_SetPrescaler+0x4e>
 80023b4:	2300      	movs	r3, #0
 80023b6:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	3318      	adds	r3, #24
 80023bc:	4619      	mov	r1, r3
 80023be:	7dfb      	ldrb	r3, [r7, #23]
 80023c0:	4a0e      	ldr	r2, [pc, #56]	; (80023fc <LL_TIM_IC_SetPrescaler+0x94>)
 80023c2:	5cd3      	ldrb	r3, [r2, r3]
 80023c4:	440b      	add	r3, r1
 80023c6:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	7dfb      	ldrb	r3, [r7, #23]
 80023ce:	490c      	ldr	r1, [pc, #48]	; (8002400 <LL_TIM_IC_SetPrescaler+0x98>)
 80023d0:	5ccb      	ldrb	r3, [r1, r3]
 80023d2:	4619      	mov	r1, r3
 80023d4:	230c      	movs	r3, #12
 80023d6:	408b      	lsls	r3, r1
 80023d8:	43db      	mvns	r3, r3
 80023da:	401a      	ands	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	0c1b      	lsrs	r3, r3, #16
 80023e0:	7df9      	ldrb	r1, [r7, #23]
 80023e2:	4807      	ldr	r0, [pc, #28]	; (8002400 <LL_TIM_IC_SetPrescaler+0x98>)
 80023e4:	5c41      	ldrb	r1, [r0, r1]
 80023e6:	408b      	lsls	r3, r1
 80023e8:	431a      	orrs	r2, r3
 80023ea:	693b      	ldr	r3, [r7, #16]
 80023ec:	601a      	str	r2, [r3, #0]
}
 80023ee:	bf00      	nop
 80023f0:	371c      	adds	r7, #28
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	08005f10 	.word	0x08005f10
 8002400:	08005f20 	.word	0x08005f20

08002404 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 8002404:	b480      	push	{r7}
 8002406:	b087      	sub	sp, #28
 8002408:	af00      	add	r7, sp, #0
 800240a:	60f8      	str	r0, [r7, #12]
 800240c:	60b9      	str	r1, [r7, #8]
 800240e:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	2b01      	cmp	r3, #1
 8002414:	d01c      	beq.n	8002450 <LL_TIM_IC_SetFilter+0x4c>
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	2b04      	cmp	r3, #4
 800241a:	d017      	beq.n	800244c <LL_TIM_IC_SetFilter+0x48>
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	2b10      	cmp	r3, #16
 8002420:	d012      	beq.n	8002448 <LL_TIM_IC_SetFilter+0x44>
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b40      	cmp	r3, #64	; 0x40
 8002426:	d00d      	beq.n	8002444 <LL_TIM_IC_SetFilter+0x40>
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800242e:	d007      	beq.n	8002440 <LL_TIM_IC_SetFilter+0x3c>
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002436:	d101      	bne.n	800243c <LL_TIM_IC_SetFilter+0x38>
 8002438:	2305      	movs	r3, #5
 800243a:	e00a      	b.n	8002452 <LL_TIM_IC_SetFilter+0x4e>
 800243c:	2306      	movs	r3, #6
 800243e:	e008      	b.n	8002452 <LL_TIM_IC_SetFilter+0x4e>
 8002440:	2304      	movs	r3, #4
 8002442:	e006      	b.n	8002452 <LL_TIM_IC_SetFilter+0x4e>
 8002444:	2303      	movs	r3, #3
 8002446:	e004      	b.n	8002452 <LL_TIM_IC_SetFilter+0x4e>
 8002448:	2302      	movs	r3, #2
 800244a:	e002      	b.n	8002452 <LL_TIM_IC_SetFilter+0x4e>
 800244c:	2301      	movs	r3, #1
 800244e:	e000      	b.n	8002452 <LL_TIM_IC_SetFilter+0x4e>
 8002450:	2300      	movs	r3, #0
 8002452:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	3318      	adds	r3, #24
 8002458:	4619      	mov	r1, r3
 800245a:	7dfb      	ldrb	r3, [r7, #23]
 800245c:	4a0e      	ldr	r2, [pc, #56]	; (8002498 <LL_TIM_IC_SetFilter+0x94>)
 800245e:	5cd3      	ldrb	r3, [r2, r3]
 8002460:	440b      	add	r3, r1
 8002462:	613b      	str	r3, [r7, #16]
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	7dfb      	ldrb	r3, [r7, #23]
 800246a:	490c      	ldr	r1, [pc, #48]	; (800249c <LL_TIM_IC_SetFilter+0x98>)
 800246c:	5ccb      	ldrb	r3, [r1, r3]
 800246e:	4619      	mov	r1, r3
 8002470:	23f0      	movs	r3, #240	; 0xf0
 8002472:	408b      	lsls	r3, r1
 8002474:	43db      	mvns	r3, r3
 8002476:	401a      	ands	r2, r3
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	7df9      	ldrb	r1, [r7, #23]
 800247e:	4807      	ldr	r0, [pc, #28]	; (800249c <LL_TIM_IC_SetFilter+0x98>)
 8002480:	5c41      	ldrb	r1, [r0, r1]
 8002482:	408b      	lsls	r3, r1
 8002484:	431a      	orrs	r2, r3
 8002486:	693b      	ldr	r3, [r7, #16]
 8002488:	601a      	str	r2, [r3, #0]
}
 800248a:	bf00      	nop
 800248c:	371c      	adds	r7, #28
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	08005f10 	.word	0x08005f10
 800249c:	08005f20 	.word	0x08005f20

080024a0 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b087      	sub	sp, #28
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	60f8      	str	r0, [r7, #12]
 80024a8:	60b9      	str	r1, [r7, #8]
 80024aa:	607a      	str	r2, [r7, #4]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d01c      	beq.n	80024ec <LL_TIM_IC_SetPolarity+0x4c>
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d017      	beq.n	80024e8 <LL_TIM_IC_SetPolarity+0x48>
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	2b10      	cmp	r3, #16
 80024bc:	d012      	beq.n	80024e4 <LL_TIM_IC_SetPolarity+0x44>
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	2b40      	cmp	r3, #64	; 0x40
 80024c2:	d00d      	beq.n	80024e0 <LL_TIM_IC_SetPolarity+0x40>
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024ca:	d007      	beq.n	80024dc <LL_TIM_IC_SetPolarity+0x3c>
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024d2:	d101      	bne.n	80024d8 <LL_TIM_IC_SetPolarity+0x38>
 80024d4:	2305      	movs	r3, #5
 80024d6:	e00a      	b.n	80024ee <LL_TIM_IC_SetPolarity+0x4e>
 80024d8:	2306      	movs	r3, #6
 80024da:	e008      	b.n	80024ee <LL_TIM_IC_SetPolarity+0x4e>
 80024dc:	2304      	movs	r3, #4
 80024de:	e006      	b.n	80024ee <LL_TIM_IC_SetPolarity+0x4e>
 80024e0:	2303      	movs	r3, #3
 80024e2:	e004      	b.n	80024ee <LL_TIM_IC_SetPolarity+0x4e>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e002      	b.n	80024ee <LL_TIM_IC_SetPolarity+0x4e>
 80024e8:	2301      	movs	r3, #1
 80024ea:	e000      	b.n	80024ee <LL_TIM_IC_SetPolarity+0x4e>
 80024ec:	2300      	movs	r3, #0
 80024ee:	75fb      	strb	r3, [r7, #23]
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6a1a      	ldr	r2, [r3, #32]
 80024f4:	7dfb      	ldrb	r3, [r7, #23]
 80024f6:	490b      	ldr	r1, [pc, #44]	; (8002524 <LL_TIM_IC_SetPolarity+0x84>)
 80024f8:	5ccb      	ldrb	r3, [r1, r3]
 80024fa:	4619      	mov	r1, r3
 80024fc:	230a      	movs	r3, #10
 80024fe:	408b      	lsls	r3, r1
 8002500:	43db      	mvns	r3, r3
 8002502:	401a      	ands	r2, r3
 8002504:	7dfb      	ldrb	r3, [r7, #23]
 8002506:	4907      	ldr	r1, [pc, #28]	; (8002524 <LL_TIM_IC_SetPolarity+0x84>)
 8002508:	5ccb      	ldrb	r3, [r1, r3]
 800250a:	4619      	mov	r1, r3
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	408b      	lsls	r3, r1
 8002510:	431a      	orrs	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 8002516:	bf00      	nop
 8002518:	371c      	adds	r7, #28
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	08005f28 	.word	0x08005f28

08002528 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800253a:	f023 0307 	bic.w	r3, r3, #7
 800253e:	683a      	ldr	r2, [r7, #0]
 8002540:	431a      	orrs	r2, r3
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	609a      	str	r2, [r3, #8]
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr

08002552 <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
 800255a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	f023 0207 	bic.w	r2, r3, #7
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	609a      	str	r2, [r3, #8]
}
 800256c:	bf00      	nop
 800256e:	370c      	adds	r7, #12
 8002570:	46bd      	mov	sp, r7
 8002572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002576:	4770      	bx	lr

08002578 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
 8002580:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	431a      	orrs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	605a      	str	r2, [r3, #4]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr

0800259e <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800259e:	b480      	push	{r7}
 80025a0:	b083      	sub	sp, #12
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	609a      	str	r2, [r3, #8]
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
	...

080025c0 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b094      	sub	sp, #80	; 0x50
 80025c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80025c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80025ca:	2200      	movs	r2, #0
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	60da      	str	r2, [r3, #12]
 80025d4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 80025d6:	f107 031c 	add.w	r3, r7, #28
 80025da:	2220      	movs	r2, #32
 80025dc:	2100      	movs	r1, #0
 80025de:	4618      	mov	r0, r3
 80025e0:	f001 fcce 	bl	8003f80 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e4:	1d3b      	adds	r3, r7, #4
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
 80025f0:	611a      	str	r2, [r3, #16]
 80025f2:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80025f4:	2001      	movs	r0, #1
 80025f6:	f7ff fd9f 	bl	8002138 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 4;
 80025fa:	2304      	movs	r3, #4
 80025fc:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80025fe:	2300      	movs	r3, #0
 8002600:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 1000;
 8002602:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002606:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002608:	2300      	movs	r3, #0
 800260a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 800260c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002610:	4619      	mov	r1, r3
 8002612:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002616:	f000 fec5 	bl	80033a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 800261a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800261e:	f7ff fdbb 	bl	8002198 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002622:	2100      	movs	r1, #0
 8002624:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002628:	f7ff ff7e 	bl	8002528 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 800262c:	2110      	movs	r1, #16
 800262e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002632:	f7ff fe07 	bl	8002244 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8002636:	2360      	movs	r3, #96	; 0x60
 8002638:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 800263a:	2300      	movs	r3, #0
 800263c:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 800263e:	2300      	movs	r3, #0
 8002640:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8002642:	2300      	movs	r3, #0
 8002644:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8002646:	2300      	movs	r3, #0
 8002648:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	461a      	mov	r2, r3
 8002650:	2110      	movs	r1, #16
 8002652:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002656:	f000 ff3f 	bl	80034d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 800265a:	2110      	movs	r1, #16
 800265c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002660:	f7ff fdaa 	bl	80021b8 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH3);
 8002664:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002668:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800266c:	f7ff fdea 	bl	8002244 <LL_TIM_OC_EnablePreload>
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8002670:	f107 031c 	add.w	r3, r7, #28
 8002674:	461a      	mov	r2, r3
 8002676:	f44f 7180 	mov.w	r1, #256	; 0x100
 800267a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800267e:	f000 ff2b 	bl	80034d8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH3);
 8002682:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002686:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800268a:	f7ff fd95 	bl	80021b8 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800268e:	2100      	movs	r1, #0
 8002690:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002694:	f7ff ff70 	bl	8002578 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8002698:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800269c:	f7ff ff7f 	bl	800259e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80026a0:	2001      	movs	r0, #1
 80026a2:	f7ff fd31 	bl	8002108 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_2;
 80026a6:	2306      	movs	r3, #6
 80026a8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80026aa:	2302      	movs	r3, #2
 80026ac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80026ae:	2303      	movs	r3, #3
 80026b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 80026ba:	2301      	movs	r3, #1
 80026bc:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026be:	1d3b      	adds	r3, r7, #4
 80026c0:	4619      	mov	r1, r3
 80026c2:	4803      	ldr	r0, [pc, #12]	; (80026d0 <MX_TIM2_Init+0x110>)
 80026c4:	f000 fc4e 	bl	8002f64 <LL_GPIO_Init>

}
 80026c8:	bf00      	nop
 80026ca:	3750      	adds	r7, #80	; 0x50
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40020000 	.word	0x40020000

080026d4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08c      	sub	sp, #48	; 0x30
 80026d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80026da:	f107 031c 	add.w	r3, r7, #28
 80026de:	2200      	movs	r2, #0
 80026e0:	601a      	str	r2, [r3, #0]
 80026e2:	605a      	str	r2, [r3, #4]
 80026e4:	609a      	str	r2, [r3, #8]
 80026e6:	60da      	str	r2, [r3, #12]
 80026e8:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ea:	1d3b      	adds	r3, r7, #4
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
 80026f8:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 80026fa:	2004      	movs	r0, #4
 80026fc:	f7ff fd1c 	bl	8002138 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8002700:	2002      	movs	r0, #2
 8002702:	f7ff fd01 	bl	8002108 <LL_AHB1_GRP1_EnableClock>
  /**TIM4 GPIO Configuration
  PB6   ------> TIM4_CH1
  PB7   ------> TIM4_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002706:	23c0      	movs	r3, #192	; 0xc0
 8002708:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800270a:	2302      	movs	r3, #2
 800270c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800270e:	2303      	movs	r3, #3
 8002710:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002716:	2301      	movs	r3, #1
 8002718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 800271a:	2302      	movs	r3, #2
 800271c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800271e:	1d3b      	adds	r3, r7, #4
 8002720:	4619      	mov	r1, r3
 8002722:	4832      	ldr	r0, [pc, #200]	; (80027ec <MX_TIM4_Init+0x118>)
 8002724:	f000 fc1e 	bl	8002f64 <LL_GPIO_Init>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002728:	f7ff fc64 	bl	8001ff4 <__NVIC_GetPriorityGrouping>
 800272c:	4603      	mov	r3, r0
 800272e:	2200      	movs	r2, #0
 8002730:	2100      	movs	r1, #0
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff fcb4 	bl	80020a0 <NVIC_EncodePriority>
 8002738:	4603      	mov	r3, r0
 800273a:	4619      	mov	r1, r3
 800273c:	201e      	movs	r0, #30
 800273e:	f7ff fc85 	bl	800204c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8002742:	201e      	movs	r0, #30
 8002744:	f7ff fc64 	bl	8002010 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  LL_TIM_SetEncoderMode(TIM4, LL_TIM_ENCODERMODE_X2_TI1);
 8002748:	2101      	movs	r1, #1
 800274a:	4829      	ldr	r0, [pc, #164]	; (80027f0 <MX_TIM4_Init+0x11c>)
 800274c:	f7ff ff01 	bl	8002552 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002750:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002754:	2101      	movs	r1, #1
 8002756:	4826      	ldr	r0, [pc, #152]	; (80027f0 <MX_TIM4_Init+0x11c>)
 8002758:	f7ff fdb8 	bl	80022cc <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 800275c:	2200      	movs	r2, #0
 800275e:	2101      	movs	r1, #1
 8002760:	4823      	ldr	r0, [pc, #140]	; (80027f0 <MX_TIM4_Init+0x11c>)
 8002762:	f7ff fe01 	bl	8002368 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
 8002766:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 800276a:	2101      	movs	r1, #1
 800276c:	4820      	ldr	r0, [pc, #128]	; (80027f0 <MX_TIM4_Init+0x11c>)
 800276e:	f7ff fe49 	bl	8002404 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8002772:	2200      	movs	r2, #0
 8002774:	2101      	movs	r1, #1
 8002776:	481e      	ldr	r0, [pc, #120]	; (80027f0 <MX_TIM4_Init+0x11c>)
 8002778:	f7ff fe92 	bl	80024a0 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 800277c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002780:	2110      	movs	r1, #16
 8002782:	481b      	ldr	r0, [pc, #108]	; (80027f0 <MX_TIM4_Init+0x11c>)
 8002784:	f7ff fda2 	bl	80022cc <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8002788:	2200      	movs	r2, #0
 800278a:	2110      	movs	r1, #16
 800278c:	4818      	ldr	r0, [pc, #96]	; (80027f0 <MX_TIM4_Init+0x11c>)
 800278e:	f7ff fdeb 	bl	8002368 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV32_N8);
 8002792:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 8002796:	2110      	movs	r1, #16
 8002798:	4815      	ldr	r0, [pc, #84]	; (80027f0 <MX_TIM4_Init+0x11c>)
 800279a:	f7ff fe33 	bl	8002404 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM4, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 800279e:	2200      	movs	r2, #0
 80027a0:	2110      	movs	r1, #16
 80027a2:	4813      	ldr	r0, [pc, #76]	; (80027f0 <MX_TIM4_Init+0x11c>)
 80027a4:	f7ff fe7c 	bl	80024a0 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 80027a8:	2300      	movs	r3, #0
 80027aa:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80027ac:	2300      	movs	r3, #0
 80027ae:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 80027b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027b4:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80027b6:	2300      	movs	r3, #0
 80027b8:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 80027ba:	f107 031c 	add.w	r3, r7, #28
 80027be:	4619      	mov	r1, r3
 80027c0:	480b      	ldr	r0, [pc, #44]	; (80027f0 <MX_TIM4_Init+0x11c>)
 80027c2:	f000 fdef 	bl	80033a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 80027c6:	480a      	ldr	r0, [pc, #40]	; (80027f0 <MX_TIM4_Init+0x11c>)
 80027c8:	f7ff fce6 	bl	8002198 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_CC1IF);
 80027cc:	2130      	movs	r1, #48	; 0x30
 80027ce:	4808      	ldr	r0, [pc, #32]	; (80027f0 <MX_TIM4_Init+0x11c>)
 80027d0:	f7ff fed2 	bl	8002578 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 80027d4:	4806      	ldr	r0, [pc, #24]	; (80027f0 <MX_TIM4_Init+0x11c>)
 80027d6:	f7ff fee2 	bl	800259e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */
  TIM4->CNT = 32000; // Write this number to register to avoid negative numbers and overflow
 80027da:	4b05      	ldr	r3, [pc, #20]	; (80027f0 <MX_TIM4_Init+0x11c>)
 80027dc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 80027e0:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE END TIM4_Init 2 */

}
 80027e2:	bf00      	nop
 80027e4:	3730      	adds	r7, #48	; 0x30
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	40020400 	.word	0x40020400
 80027f0:	40000800 	.word	0x40000800

080027f4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80027fa:	1d3b      	adds	r3, r7, #4
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
 8002800:	605a      	str	r2, [r3, #4]
 8002802:	609a      	str	r2, [r3, #8]
 8002804:	60da      	str	r2, [r3, #12]
 8002806:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8002808:	2008      	movs	r0, #8
 800280a:	f7ff fc95 	bl	8002138 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 42;
 800280e:	232a      	movs	r3, #42	; 0x2a
 8002810:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002812:	2300      	movs	r3, #0
 8002814:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 4294967295;
 8002816:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800281a:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 800281c:	2300      	movs	r3, #0
 800281e:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8002820:	1d3b      	adds	r3, r7, #4
 8002822:	4619      	mov	r1, r3
 8002824:	480a      	ldr	r0, [pc, #40]	; (8002850 <MX_TIM5_Init+0x5c>)
 8002826:	f000 fdbd 	bl	80033a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 800282a:	4809      	ldr	r0, [pc, #36]	; (8002850 <MX_TIM5_Init+0x5c>)
 800282c:	f7ff fcb4 	bl	8002198 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002830:	2100      	movs	r1, #0
 8002832:	4807      	ldr	r0, [pc, #28]	; (8002850 <MX_TIM5_Init+0x5c>)
 8002834:	f7ff fe78 	bl	8002528 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8002838:	2100      	movs	r1, #0
 800283a:	4805      	ldr	r0, [pc, #20]	; (8002850 <MX_TIM5_Init+0x5c>)
 800283c:	f7ff fe9c 	bl	8002578 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8002840:	4803      	ldr	r0, [pc, #12]	; (8002850 <MX_TIM5_Init+0x5c>)
 8002842:	f7ff feac 	bl	800259e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002846:	bf00      	nop
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	40000c00 	.word	0x40000c00

08002854 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b08c      	sub	sp, #48	; 0x30
 8002858:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	2200      	movs	r2, #0
 8002860:	601a      	str	r2, [r3, #0]
 8002862:	605a      	str	r2, [r3, #4]
 8002864:	609a      	str	r2, [r3, #8]
 8002866:	60da      	str	r2, [r3, #12]
 8002868:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800286a:	1d3b      	adds	r3, r7, #4
 800286c:	2200      	movs	r2, #0
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	605a      	str	r2, [r3, #4]
 8002872:	609a      	str	r2, [r3, #8]
 8002874:	60da      	str	r2, [r3, #12]
 8002876:	611a      	str	r2, [r3, #16]
 8002878:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 800287a:	2002      	movs	r0, #2
 800287c:	f7ff fc74 	bl	8002168 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002880:	2004      	movs	r0, #4
 8002882:	f7ff fc41 	bl	8002108 <LL_AHB1_GRP1_EnableClock>
  /**TIM8 GPIO Configuration
  PC6   ------> TIM8_CH1
  PC7   ------> TIM8_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8002886:	23c0      	movs	r3, #192	; 0xc0
 8002888:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800288a:	2302      	movs	r3, #2
 800288c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800288e:	2303      	movs	r3, #3
 8002890:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002892:	2300      	movs	r3, #0
 8002894:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8002896:	2301      	movs	r3, #1
 8002898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_3;
 800289a:	2303      	movs	r3, #3
 800289c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800289e:	1d3b      	adds	r3, r7, #4
 80028a0:	4619      	mov	r1, r3
 80028a2:	482b      	ldr	r0, [pc, #172]	; (8002950 <MX_TIM8_Init+0xfc>)
 80028a4:	f000 fb5e 	bl	8002f64 <LL_GPIO_Init>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  LL_TIM_SetEncoderMode(TIM8, LL_TIM_ENCODERMODE_X2_TI1);
 80028a8:	2101      	movs	r1, #1
 80028aa:	482a      	ldr	r0, [pc, #168]	; (8002954 <MX_TIM8_Init+0x100>)
 80028ac:	f7ff fe51 	bl	8002552 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80028b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028b4:	2101      	movs	r1, #1
 80028b6:	4827      	ldr	r0, [pc, #156]	; (8002954 <MX_TIM8_Init+0x100>)
 80028b8:	f7ff fd08 	bl	80022cc <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 80028bc:	2200      	movs	r2, #0
 80028be:	2101      	movs	r1, #1
 80028c0:	4824      	ldr	r0, [pc, #144]	; (8002954 <MX_TIM8_Init+0x100>)
 80028c2:	f7ff fd51 	bl	8002368 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV32_N8);
 80028c6:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80028ca:	2101      	movs	r1, #1
 80028cc:	4821      	ldr	r0, [pc, #132]	; (8002954 <MX_TIM8_Init+0x100>)
 80028ce:	f7ff fd99 	bl	8002404 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 80028d2:	2200      	movs	r2, #0
 80028d4:	2101      	movs	r1, #1
 80028d6:	481f      	ldr	r0, [pc, #124]	; (8002954 <MX_TIM8_Init+0x100>)
 80028d8:	f7ff fde2 	bl	80024a0 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 80028dc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028e0:	2110      	movs	r1, #16
 80028e2:	481c      	ldr	r0, [pc, #112]	; (8002954 <MX_TIM8_Init+0x100>)
 80028e4:	f7ff fcf2 	bl	80022cc <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 80028e8:	2200      	movs	r2, #0
 80028ea:	2110      	movs	r1, #16
 80028ec:	4819      	ldr	r0, [pc, #100]	; (8002954 <MX_TIM8_Init+0x100>)
 80028ee:	f7ff fd3b 	bl	8002368 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV32_N8);
 80028f2:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 80028f6:	2110      	movs	r1, #16
 80028f8:	4816      	ldr	r0, [pc, #88]	; (8002954 <MX_TIM8_Init+0x100>)
 80028fa:	f7ff fd83 	bl	8002404 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM8, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80028fe:	2200      	movs	r2, #0
 8002900:	2110      	movs	r1, #16
 8002902:	4814      	ldr	r0, [pc, #80]	; (8002954 <MX_TIM8_Init+0x100>)
 8002904:	f7ff fdcc 	bl	80024a0 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002908:	2300      	movs	r3, #0
 800290a:	83bb      	strh	r3, [r7, #28]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800290c:	2300      	movs	r3, #0
 800290e:	623b      	str	r3, [r7, #32]
  TIM_InitStruct.Autoreload = 65535;
 8002910:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002914:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002916:	2300      	movs	r3, #0
 8002918:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.RepetitionCounter = 0;
 800291a:	2300      	movs	r3, #0
 800291c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 800291e:	f107 031c 	add.w	r3, r7, #28
 8002922:	4619      	mov	r1, r3
 8002924:	480b      	ldr	r0, [pc, #44]	; (8002954 <MX_TIM8_Init+0x100>)
 8002926:	f000 fd3d 	bl	80033a4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 800292a:	480a      	ldr	r0, [pc, #40]	; (8002954 <MX_TIM8_Init+0x100>)
 800292c:	f7ff fc34 	bl	8002198 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8002930:	2100      	movs	r1, #0
 8002932:	4808      	ldr	r0, [pc, #32]	; (8002954 <MX_TIM8_Init+0x100>)
 8002934:	f7ff fe20 	bl	8002578 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8002938:	4806      	ldr	r0, [pc, #24]	; (8002954 <MX_TIM8_Init+0x100>)
 800293a:	f7ff fe30 	bl	800259e <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM8_Init 2 */
  TIM8->CNT = 32000; // Write this number to register to avoid negative numbers and overflow
 800293e:	4b05      	ldr	r3, [pc, #20]	; (8002954 <MX_TIM8_Init+0x100>)
 8002940:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8002944:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE END TIM8_Init 2 */

}
 8002946:	bf00      	nop
 8002948:	3730      	adds	r7, #48	; 0x30
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
 800294e:	bf00      	nop
 8002950:	40020800 	.word	0x40020800
 8002954:	40010400 	.word	0x40010400

08002958 <LL_AHB1_GRP1_EnableClock>:
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002962:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002964:	4907      	ldr	r1, [pc, #28]	; (8002984 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4313      	orrs	r3, r2
 800296a:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800296c:	4b05      	ldr	r3, [pc, #20]	; (8002984 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800296e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4013      	ands	r3, r2
 8002974:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002976:	68fb      	ldr	r3, [r7, #12]
}
 8002978:	bf00      	nop
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	40023800 	.word	0x40023800

08002988 <LL_APB1_GRP1_EnableClock>:
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002990:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002994:	4907      	ldr	r1, [pc, #28]	; (80029b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4313      	orrs	r3, r2
 800299a:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800299c:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800299e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4013      	ands	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80029a6:	68fb      	ldr	r3, [r7, #12]
}
 80029a8:	bf00      	nop
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	40023800 	.word	0x40023800

080029b8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	68db      	ldr	r3, [r3, #12]
 80029c4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	60da      	str	r2, [r3, #12]
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr

080029d8 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	691b      	ldr	r3, [r3, #16]
 80029e4:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	615a      	str	r2, [r3, #20]
}
 80029f8:	bf00      	nop
 80029fa:	370c      	adds	r7, #12
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <MX_UART5_Init>:

/* USER CODE END 0 */

/* UART5 init function */
void MX_UART5_Init(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b08e      	sub	sp, #56	; 0x38
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART5_Init 0 */

  /* USER CODE END UART5_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002a0a:	f107 031c 	add.w	r3, r7, #28
 8002a0e:	2200      	movs	r2, #0
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	605a      	str	r2, [r3, #4]
 8002a14:	609a      	str	r2, [r3, #8]
 8002a16:	60da      	str	r2, [r3, #12]
 8002a18:	611a      	str	r2, [r3, #16]
 8002a1a:	615a      	str	r2, [r3, #20]
 8002a1c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1e:	1d3b      	adds	r3, r7, #4
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
 8002a2a:	611a      	str	r2, [r3, #16]
 8002a2c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART5);
 8002a2e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002a32:	f7ff ffa9 	bl	8002988 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8002a36:	2004      	movs	r0, #4
 8002a38:	f7ff ff8e 	bl	8002958 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8002a3c:	2008      	movs	r0, #8
 8002a3e:	f7ff ff8b 	bl	8002958 <LL_AHB1_GRP1_EnableClock>
  /**UART5 GPIO Configuration
  PC12   ------> UART5_TX
  PD2   ------> UART5_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 8002a42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002a46:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a48:	2302      	movs	r3, #2
 8002a4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4c:	2303      	movs	r3, #3
 8002a4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a50:	2300      	movs	r3, #0
 8002a52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a54:	2300      	movs	r3, #0
 8002a56:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002a58:	2308      	movs	r3, #8
 8002a5a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a5c:	1d3b      	adds	r3, r7, #4
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4819      	ldr	r0, [pc, #100]	; (8002ac8 <MX_UART5_Init+0xc4>)
 8002a62:	f000 fa7f 	bl	8002f64 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8002a66:	2304      	movs	r3, #4
 8002a68:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8002a7a:	2308      	movs	r3, #8
 8002a7c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a7e:	1d3b      	adds	r3, r7, #4
 8002a80:	4619      	mov	r1, r3
 8002a82:	4812      	ldr	r0, [pc, #72]	; (8002acc <MX_UART5_Init+0xc8>)
 8002a84:	f000 fa6e 	bl	8002f64 <LL_GPIO_Init>

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002a88:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002a8c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002a92:	2300      	movs	r3, #0
 8002a94:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002a96:	2300      	movs	r3, #0
 8002a98:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002a9a:	230c      	movs	r3, #12
 8002a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART5, &USART_InitStruct);
 8002aa6:	f107 031c 	add.w	r3, r7, #28
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4808      	ldr	r0, [pc, #32]	; (8002ad0 <MX_UART5_Init+0xcc>)
 8002aae:	f001 f95f 	bl	8003d70 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART5);
 8002ab2:	4807      	ldr	r0, [pc, #28]	; (8002ad0 <MX_UART5_Init+0xcc>)
 8002ab4:	f7ff ff90 	bl	80029d8 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART5);
 8002ab8:	4805      	ldr	r0, [pc, #20]	; (8002ad0 <MX_UART5_Init+0xcc>)
 8002aba:	f7ff ff7d 	bl	80029b8 <LL_USART_Enable>
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002abe:	bf00      	nop
 8002ac0:	3738      	adds	r7, #56	; 0x38
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40020800 	.word	0x40020800
 8002acc:	40020c00 	.word	0x40020c00
 8002ad0:	40005000 	.word	0x40005000

08002ad4 <Reset_Handler>:
 8002ad4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b0c <LoopFillZerobss+0x12>
 8002ad8:	480d      	ldr	r0, [pc, #52]	; (8002b10 <LoopFillZerobss+0x16>)
 8002ada:	490e      	ldr	r1, [pc, #56]	; (8002b14 <LoopFillZerobss+0x1a>)
 8002adc:	4a0e      	ldr	r2, [pc, #56]	; (8002b18 <LoopFillZerobss+0x1e>)
 8002ade:	2300      	movs	r3, #0
 8002ae0:	e002      	b.n	8002ae8 <LoopCopyDataInit>

08002ae2 <CopyDataInit>:
 8002ae2:	58d4      	ldr	r4, [r2, r3]
 8002ae4:	50c4      	str	r4, [r0, r3]
 8002ae6:	3304      	adds	r3, #4

08002ae8 <LoopCopyDataInit>:
 8002ae8:	18c4      	adds	r4, r0, r3
 8002aea:	428c      	cmp	r4, r1
 8002aec:	d3f9      	bcc.n	8002ae2 <CopyDataInit>
 8002aee:	4a0b      	ldr	r2, [pc, #44]	; (8002b1c <LoopFillZerobss+0x22>)
 8002af0:	4c0b      	ldr	r4, [pc, #44]	; (8002b20 <LoopFillZerobss+0x26>)
 8002af2:	2300      	movs	r3, #0
 8002af4:	e001      	b.n	8002afa <LoopFillZerobss>

08002af6 <FillZerobss>:
 8002af6:	6013      	str	r3, [r2, #0]
 8002af8:	3204      	adds	r2, #4

08002afa <LoopFillZerobss>:
 8002afa:	42a2      	cmp	r2, r4
 8002afc:	d3fb      	bcc.n	8002af6 <FillZerobss>
 8002afe:	f7ff fa67 	bl	8001fd0 <SystemInit>
 8002b02:	f001 fa19 	bl	8003f38 <__libc_init_array>
 8002b06:	f7ff f90d 	bl	8001d24 <main>
 8002b0a:	4770      	bx	lr
 8002b0c:	20020000 	.word	0x20020000
 8002b10:	20000000 	.word	0x20000000
 8002b14:	20000068 	.word	0x20000068
 8002b18:	08006148 	.word	0x08006148
 8002b1c:	20000068 	.word	0x20000068
 8002b20:	20000090 	.word	0x20000090

08002b24 <ADC_IRQHandler>:
 8002b24:	e7fe      	b.n	8002b24 <ADC_IRQHandler>
	...

08002b28 <LL_EXTI_EnableIT_0_31>:
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002b30:	4b05      	ldr	r3, [pc, #20]	; (8002b48 <LL_EXTI_EnableIT_0_31+0x20>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4904      	ldr	r1, [pc, #16]	; (8002b48 <LL_EXTI_EnableIT_0_31+0x20>)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	600b      	str	r3, [r1, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	40013c00 	.word	0x40013c00

08002b4c <LL_EXTI_DisableIT_0_31>:
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002b54:	4b06      	ldr	r3, [pc, #24]	; (8002b70 <LL_EXTI_DisableIT_0_31+0x24>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	4904      	ldr	r1, [pc, #16]	; (8002b70 <LL_EXTI_DisableIT_0_31+0x24>)
 8002b5e:	4013      	ands	r3, r2
 8002b60:	600b      	str	r3, [r1, #0]
}
 8002b62:	bf00      	nop
 8002b64:	370c      	adds	r7, #12
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	40013c00 	.word	0x40013c00

08002b74 <LL_EXTI_EnableEvent_0_31>:
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002b7c:	4b05      	ldr	r3, [pc, #20]	; (8002b94 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002b7e:	685a      	ldr	r2, [r3, #4]
 8002b80:	4904      	ldr	r1, [pc, #16]	; (8002b94 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	604b      	str	r3, [r1, #4]
}
 8002b88:	bf00      	nop
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr
 8002b94:	40013c00 	.word	0x40013c00

08002b98 <LL_EXTI_DisableEvent_0_31>:
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b083      	sub	sp, #12
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002ba0:	4b06      	ldr	r3, [pc, #24]	; (8002bbc <LL_EXTI_DisableEvent_0_31+0x24>)
 8002ba2:	685a      	ldr	r2, [r3, #4]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	4904      	ldr	r1, [pc, #16]	; (8002bbc <LL_EXTI_DisableEvent_0_31+0x24>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	604b      	str	r3, [r1, #4]
}
 8002bae:	bf00      	nop
 8002bb0:	370c      	adds	r7, #12
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb8:	4770      	bx	lr
 8002bba:	bf00      	nop
 8002bbc:	40013c00 	.word	0x40013c00

08002bc0 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002bc8:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002bca:	689a      	ldr	r2, [r3, #8]
 8002bcc:	4904      	ldr	r1, [pc, #16]	; (8002be0 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	608b      	str	r3, [r1, #8]
}
 8002bd4:	bf00      	nop
 8002bd6:	370c      	adds	r7, #12
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr
 8002be0:	40013c00 	.word	0x40013c00

08002be4 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	43db      	mvns	r3, r3
 8002bf4:	4904      	ldr	r1, [pc, #16]	; (8002c08 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002bf6:	4013      	ands	r3, r2
 8002bf8:	608b      	str	r3, [r1, #8]
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40013c00 	.word	0x40013c00

08002c0c <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	b083      	sub	sp, #12
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002c14:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	4904      	ldr	r1, [pc, #16]	; (8002c2c <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4313      	orrs	r3, r2
 8002c1e:	60cb      	str	r3, [r1, #12]
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	40013c00 	.word	0x40013c00

08002c30 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002c38:	4b06      	ldr	r3, [pc, #24]	; (8002c54 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002c3a:	68da      	ldr	r2, [r3, #12]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	4904      	ldr	r1, [pc, #16]	; (8002c54 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002c42:	4013      	ands	r3, r2
 8002c44:	60cb      	str	r3, [r1, #12]
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40013c00 	.word	0x40013c00

08002c58 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002c60:	2300      	movs	r3, #0
 8002c62:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	791b      	ldrb	r3, [r3, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d065      	beq.n	8002d38 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d06c      	beq.n	8002d4e <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	795b      	ldrb	r3, [r3, #5]
 8002c78:	2b02      	cmp	r3, #2
 8002c7a:	d01c      	beq.n	8002cb6 <LL_EXTI_Init+0x5e>
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	dc25      	bgt.n	8002ccc <LL_EXTI_Init+0x74>
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d002      	beq.n	8002c8a <LL_EXTI_Init+0x32>
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d00b      	beq.n	8002ca0 <LL_EXTI_Init+0x48>
 8002c88:	e020      	b.n	8002ccc <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff ff82 	bl	8002b98 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff ff45 	bl	8002b28 <LL_EXTI_EnableIT_0_31>
          break;
 8002c9e:	e018      	b.n	8002cd2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff ff51 	bl	8002b4c <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f7ff ff60 	bl	8002b74 <LL_EXTI_EnableEvent_0_31>
          break;
 8002cb4:	e00d      	b.n	8002cd2 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff ff34 	bl	8002b28 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff ff55 	bl	8002b74 <LL_EXTI_EnableEvent_0_31>
          break;
 8002cca:	e002      	b.n	8002cd2 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	73fb      	strb	r3, [r7, #15]
          break;
 8002cd0:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	799b      	ldrb	r3, [r3, #6]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d039      	beq.n	8002d4e <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	799b      	ldrb	r3, [r3, #6]
 8002cde:	2b03      	cmp	r3, #3
 8002ce0:	d01c      	beq.n	8002d1c <LL_EXTI_Init+0xc4>
 8002ce2:	2b03      	cmp	r3, #3
 8002ce4:	dc25      	bgt.n	8002d32 <LL_EXTI_Init+0xda>
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d002      	beq.n	8002cf0 <LL_EXTI_Init+0x98>
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d00b      	beq.n	8002d06 <LL_EXTI_Init+0xae>
 8002cee:	e020      	b.n	8002d32 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f7ff ff9b 	bl	8002c30 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff ff5e 	bl	8002bc0 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002d04:	e024      	b.n	8002d50 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff ff6a 	bl	8002be4 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7ff ff79 	bl	8002c0c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002d1a:	e019      	b.n	8002d50 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4618      	mov	r0, r3
 8002d22:	f7ff ff4d 	bl	8002bc0 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff ff6e 	bl	8002c0c <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002d30:	e00e      	b.n	8002d50 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	73fb      	strb	r3, [r7, #15]
            break;
 8002d36:	e00b      	b.n	8002d50 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f7ff ff05 	bl	8002b4c <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f7ff ff26 	bl	8002b98 <LL_EXTI_DisableEvent_0_31>
 8002d4c:	e000      	b.n	8002d50 <LL_EXTI_Init+0xf8>
      }
 8002d4e:	bf00      	nop
  }
  return status;
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3710      	adds	r7, #16
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}

08002d5a <LL_GPIO_SetPinMode>:
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b089      	sub	sp, #36	; 0x24
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	60f8      	str	r0, [r7, #12]
 8002d62:	60b9      	str	r1, [r7, #8]
 8002d64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	fa93 f3a3 	rbit	r3, r3
 8002d74:	613b      	str	r3, [r7, #16]
  return result;
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	fab3 f383 	clz	r3, r3
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	2103      	movs	r1, #3
 8002d82:	fa01 f303 	lsl.w	r3, r1, r3
 8002d86:	43db      	mvns	r3, r3
 8002d88:	401a      	ands	r2, r3
 8002d8a:	68bb      	ldr	r3, [r7, #8]
 8002d8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	fa93 f3a3 	rbit	r3, r3
 8002d94:	61bb      	str	r3, [r7, #24]
  return result;
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	fab3 f383 	clz	r3, r3
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	fa01 f303 	lsl.w	r3, r1, r3
 8002da6:	431a      	orrs	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	601a      	str	r2, [r3, #0]
}
 8002dac:	bf00      	nop
 8002dae:	3724      	adds	r7, #36	; 0x24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <LL_GPIO_SetPinOutputType>:
{
 8002db8:	b480      	push	{r7}
 8002dba:	b085      	sub	sp, #20
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	685a      	ldr	r2, [r3, #4]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	43db      	mvns	r3, r3
 8002dcc:	401a      	ands	r2, r3
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	6879      	ldr	r1, [r7, #4]
 8002dd2:	fb01 f303 	mul.w	r3, r1, r3
 8002dd6:	431a      	orrs	r2, r3
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	605a      	str	r2, [r3, #4]
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr

08002de8 <LL_GPIO_SetPinSpeed>:
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	; 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	689a      	ldr	r2, [r3, #8]
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfc:	697b      	ldr	r3, [r7, #20]
 8002dfe:	fa93 f3a3 	rbit	r3, r3
 8002e02:	613b      	str	r3, [r7, #16]
  return result;
 8002e04:	693b      	ldr	r3, [r7, #16]
 8002e06:	fab3 f383 	clz	r3, r3
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	2103      	movs	r1, #3
 8002e10:	fa01 f303 	lsl.w	r3, r1, r3
 8002e14:	43db      	mvns	r3, r3
 8002e16:	401a      	ands	r2, r3
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1c:	69fb      	ldr	r3, [r7, #28]
 8002e1e:	fa93 f3a3 	rbit	r3, r3
 8002e22:	61bb      	str	r3, [r7, #24]
  return result;
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	fab3 f383 	clz	r3, r3
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	6879      	ldr	r1, [r7, #4]
 8002e30:	fa01 f303 	lsl.w	r3, r1, r3
 8002e34:	431a      	orrs	r2, r3
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	609a      	str	r2, [r3, #8]
}
 8002e3a:	bf00      	nop
 8002e3c:	3724      	adds	r7, #36	; 0x24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr

08002e46 <LL_GPIO_SetPinPull>:
{
 8002e46:	b480      	push	{r7}
 8002e48:	b089      	sub	sp, #36	; 0x24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	68da      	ldr	r2, [r3, #12]
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	fa93 f3a3 	rbit	r3, r3
 8002e60:	613b      	str	r3, [r7, #16]
  return result;
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	fab3 f383 	clz	r3, r3
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	2103      	movs	r1, #3
 8002e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e72:	43db      	mvns	r3, r3
 8002e74:	401a      	ands	r2, r3
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	fa93 f3a3 	rbit	r3, r3
 8002e80:	61bb      	str	r3, [r7, #24]
  return result;
 8002e82:	69bb      	ldr	r3, [r7, #24]
 8002e84:	fab3 f383 	clz	r3, r3
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e92:	431a      	orrs	r2, r3
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	60da      	str	r2, [r3, #12]
}
 8002e98:	bf00      	nop
 8002e9a:	3724      	adds	r7, #36	; 0x24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <LL_GPIO_SetAFPin_0_7>:
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b089      	sub	sp, #36	; 0x24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	60f8      	str	r0, [r7, #12]
 8002eac:	60b9      	str	r1, [r7, #8]
 8002eae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a1a      	ldr	r2, [r3, #32]
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	fa93 f3a3 	rbit	r3, r3
 8002ebe:	613b      	str	r3, [r7, #16]
  return result;
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	fab3 f383 	clz	r3, r3
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	210f      	movs	r1, #15
 8002ecc:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed0:	43db      	mvns	r3, r3
 8002ed2:	401a      	ands	r2, r3
 8002ed4:	68bb      	ldr	r3, [r7, #8]
 8002ed6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	fa93 f3a3 	rbit	r3, r3
 8002ede:	61bb      	str	r3, [r7, #24]
  return result;
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	fab3 f383 	clz	r3, r3
 8002ee6:	b2db      	uxtb	r3, r3
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	6879      	ldr	r1, [r7, #4]
 8002eec:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	621a      	str	r2, [r3, #32]
}
 8002ef6:	bf00      	nop
 8002ef8:	3724      	adds	r7, #36	; 0x24
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr

08002f02 <LL_GPIO_SetAFPin_8_15>:
{
 8002f02:	b480      	push	{r7}
 8002f04:	b089      	sub	sp, #36	; 0x24
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	60f8      	str	r0, [r7, #12]
 8002f0a:	60b9      	str	r1, [r7, #8]
 8002f0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	fa93 f3a3 	rbit	r3, r3
 8002f1e:	613b      	str	r3, [r7, #16]
  return result;
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	fab3 f383 	clz	r3, r3
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	210f      	movs	r1, #15
 8002f2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	401a      	ands	r2, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	0a1b      	lsrs	r3, r3, #8
 8002f38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	fa93 f3a3 	rbit	r3, r3
 8002f40:	61bb      	str	r3, [r7, #24]
  return result;
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	fab3 f383 	clz	r3, r3
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f52:	431a      	orrs	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002f58:	bf00      	nop
 8002f5a:	3724      	adds	r7, #36	; 0x24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f62:	4770      	bx	lr

08002f64 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b088      	sub	sp, #32
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8002f72:	2300      	movs	r3, #0
 8002f74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	fa93 f3a3 	rbit	r3, r3
 8002f82:	613b      	str	r3, [r7, #16]
  return result;
 8002f84:	693b      	ldr	r3, [r7, #16]
 8002f86:	fab3 f383 	clz	r3, r3
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002f8e:	e050      	b.n	8003032 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681a      	ldr	r2, [r3, #0]
 8002f94:	2101      	movs	r1, #1
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d042      	beq.n	800302c <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d003      	beq.n	8002fb6 <LL_GPIO_Init+0x52>
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d10d      	bne.n	8002fd2 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	461a      	mov	r2, r3
 8002fbc:	69b9      	ldr	r1, [r7, #24]
 8002fbe:	6878      	ldr	r0, [r7, #4]
 8002fc0:	f7ff ff12 	bl	8002de8 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	461a      	mov	r2, r3
 8002fca:	69b9      	ldr	r1, [r7, #24]
 8002fcc:	6878      	ldr	r0, [r7, #4]
 8002fce:	f7ff fef3 	bl	8002db8 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	69b9      	ldr	r1, [r7, #24]
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7ff ff33 	bl	8002e46 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b02      	cmp	r3, #2
 8002fe6:	d11a      	bne.n	800301e <LL_GPIO_Init+0xba>
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	fa93 f3a3 	rbit	r3, r3
 8002ff2:	60bb      	str	r3, [r7, #8]
  return result;
 8002ff4:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002ff6:	fab3 f383 	clz	r3, r3
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b07      	cmp	r3, #7
 8002ffe:	d807      	bhi.n	8003010 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	461a      	mov	r2, r3
 8003006:	69b9      	ldr	r1, [r7, #24]
 8003008:	6878      	ldr	r0, [r7, #4]
 800300a:	f7ff ff4b 	bl	8002ea4 <LL_GPIO_SetAFPin_0_7>
 800300e:	e006      	b.n	800301e <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	695b      	ldr	r3, [r3, #20]
 8003014:	461a      	mov	r2, r3
 8003016:	69b9      	ldr	r1, [r7, #24]
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f7ff ff72 	bl	8002f02 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	461a      	mov	r2, r3
 8003024:	69b9      	ldr	r1, [r7, #24]
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7ff fe97 	bl	8002d5a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800302c:	69fb      	ldr	r3, [r7, #28]
 800302e:	3301      	adds	r3, #1
 8003030:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	d1a7      	bne.n	8002f90 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	3720      	adds	r7, #32
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}
	...

0800304c <LL_RCC_GetSysClkSource>:
{
 800304c:	b480      	push	{r7}
 800304e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003050:	4b04      	ldr	r3, [pc, #16]	; (8003064 <LL_RCC_GetSysClkSource+0x18>)
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	f003 030c 	and.w	r3, r3, #12
}
 8003058:	4618      	mov	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	40023800 	.word	0x40023800

08003068 <LL_RCC_GetAHBPrescaler>:
{
 8003068:	b480      	push	{r7}
 800306a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800306c:	4b04      	ldr	r3, [pc, #16]	; (8003080 <LL_RCC_GetAHBPrescaler+0x18>)
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003074:	4618      	mov	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	40023800 	.word	0x40023800

08003084 <LL_RCC_GetAPB1Prescaler>:
{
 8003084:	b480      	push	{r7}
 8003086:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003088:	4b04      	ldr	r3, [pc, #16]	; (800309c <LL_RCC_GetAPB1Prescaler+0x18>)
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003090:	4618      	mov	r0, r3
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800

080030a0 <LL_RCC_GetAPB2Prescaler>:
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80030a4:	4b04      	ldr	r3, [pc, #16]	; (80030b8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800

080030bc <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80030bc:	b480      	push	{r7}
 80030be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80030c0:	4b04      	ldr	r3, [pc, #16]	; (80030d4 <LL_RCC_PLL_GetMainSource+0x18>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
 80030d2:	bf00      	nop
 80030d4:	40023800 	.word	0x40023800

080030d8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80030dc:	4b04      	ldr	r3, [pc, #16]	; (80030f0 <LL_RCC_PLL_GetN+0x18>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	099b      	lsrs	r3, r3, #6
 80030e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	40023800 	.word	0x40023800

080030f4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 80030f4:	b480      	push	{r7}
 80030f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 80030f8:	4b04      	ldr	r3, [pc, #16]	; (800310c <LL_RCC_PLL_GetP+0x18>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003100:	4618      	mov	r0, r3
 8003102:	46bd      	mov	sp, r7
 8003104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	40023800 	.word	0x40023800

08003110 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003114:	4b04      	ldr	r3, [pc, #16]	; (8003128 <LL_RCC_PLL_GetDivider+0x18>)
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 800311c:	4618      	mov	r0, r3
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40023800 	.word	0x40023800

0800312c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003134:	f000 f820 	bl	8003178 <RCC_GetSystemClockFreq>
 8003138:	4602      	mov	r2, r0
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f840 	bl	80031c8 <RCC_GetHCLKClockFreq>
 8003148:	4602      	mov	r2, r0
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	4618      	mov	r0, r3
 8003154:	f000 f84e 	bl	80031f4 <RCC_GetPCLK1ClockFreq>
 8003158:	4602      	mov	r2, r0
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	4618      	mov	r0, r3
 8003164:	f000 f85a 	bl	800321c <RCC_GetPCLK2ClockFreq>
 8003168:	4602      	mov	r2, r0
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	60da      	str	r2, [r3, #12]
}
 800316e:	bf00      	nop
 8003170:	3708      	adds	r7, #8
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
	...

08003178 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800317e:	2300      	movs	r3, #0
 8003180:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003182:	f7ff ff63 	bl	800304c <LL_RCC_GetSysClkSource>
 8003186:	4603      	mov	r3, r0
 8003188:	2b08      	cmp	r3, #8
 800318a:	d00c      	beq.n	80031a6 <RCC_GetSystemClockFreq+0x2e>
 800318c:	2b08      	cmp	r3, #8
 800318e:	d80f      	bhi.n	80031b0 <RCC_GetSystemClockFreq+0x38>
 8003190:	2b00      	cmp	r3, #0
 8003192:	d002      	beq.n	800319a <RCC_GetSystemClockFreq+0x22>
 8003194:	2b04      	cmp	r3, #4
 8003196:	d003      	beq.n	80031a0 <RCC_GetSystemClockFreq+0x28>
 8003198:	e00a      	b.n	80031b0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 800319a:	4b09      	ldr	r3, [pc, #36]	; (80031c0 <RCC_GetSystemClockFreq+0x48>)
 800319c:	607b      	str	r3, [r7, #4]
      break;
 800319e:	e00a      	b.n	80031b6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80031a0:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <RCC_GetSystemClockFreq+0x4c>)
 80031a2:	607b      	str	r3, [r7, #4]
      break;
 80031a4:	e007      	b.n	80031b6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80031a6:	2008      	movs	r0, #8
 80031a8:	f000 f84c 	bl	8003244 <RCC_PLL_GetFreqDomain_SYS>
 80031ac:	6078      	str	r0, [r7, #4]
      break;
 80031ae:	e002      	b.n	80031b6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80031b0:	4b03      	ldr	r3, [pc, #12]	; (80031c0 <RCC_GetSystemClockFreq+0x48>)
 80031b2:	607b      	str	r3, [r7, #4]
      break;
 80031b4:	bf00      	nop
  }

  return frequency;
 80031b6:	687b      	ldr	r3, [r7, #4]
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3708      	adds	r7, #8
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	00f42400 	.word	0x00f42400
 80031c4:	007a1200 	.word	0x007a1200

080031c8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b082      	sub	sp, #8
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80031d0:	f7ff ff4a 	bl	8003068 <LL_RCC_GetAHBPrescaler>
 80031d4:	4603      	mov	r3, r0
 80031d6:	091b      	lsrs	r3, r3, #4
 80031d8:	f003 030f 	and.w	r3, r3, #15
 80031dc:	4a04      	ldr	r2, [pc, #16]	; (80031f0 <RCC_GetHCLKClockFreq+0x28>)
 80031de:	5cd3      	ldrb	r3, [r2, r3]
 80031e0:	461a      	mov	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	40d3      	lsrs	r3, r2
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3708      	adds	r7, #8
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	08005ef8 	.word	0x08005ef8

080031f4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80031fc:	f7ff ff42 	bl	8003084 <LL_RCC_GetAPB1Prescaler>
 8003200:	4603      	mov	r3, r0
 8003202:	0a9b      	lsrs	r3, r3, #10
 8003204:	4a04      	ldr	r2, [pc, #16]	; (8003218 <RCC_GetPCLK1ClockFreq+0x24>)
 8003206:	5cd3      	ldrb	r3, [r2, r3]
 8003208:	461a      	mov	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	40d3      	lsrs	r3, r2
}
 800320e:	4618      	mov	r0, r3
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
 8003216:	bf00      	nop
 8003218:	08005f08 	.word	0x08005f08

0800321c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b082      	sub	sp, #8
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003224:	f7ff ff3c 	bl	80030a0 <LL_RCC_GetAPB2Prescaler>
 8003228:	4603      	mov	r3, r0
 800322a:	0b5b      	lsrs	r3, r3, #13
 800322c:	4a04      	ldr	r2, [pc, #16]	; (8003240 <RCC_GetPCLK2ClockFreq+0x24>)
 800322e:	5cd3      	ldrb	r3, [r2, r3]
 8003230:	461a      	mov	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	40d3      	lsrs	r3, r2
}
 8003236:	4618      	mov	r0, r3
 8003238:	3708      	adds	r7, #8
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	08005f08 	.word	0x08005f08

08003244 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8003244:	b590      	push	{r4, r7, lr}
 8003246:	b087      	sub	sp, #28
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 800324c:	2300      	movs	r3, #0
 800324e:	617b      	str	r3, [r7, #20]
 8003250:	2300      	movs	r3, #0
 8003252:	60fb      	str	r3, [r7, #12]
 8003254:	2300      	movs	r3, #0
 8003256:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003258:	f7ff ff30 	bl	80030bc <LL_RCC_PLL_GetMainSource>
 800325c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d004      	beq.n	800326e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800326a:	d003      	beq.n	8003274 <RCC_PLL_GetFreqDomain_SYS+0x30>
 800326c:	e005      	b.n	800327a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800326e:	4b12      	ldr	r3, [pc, #72]	; (80032b8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003270:	617b      	str	r3, [r7, #20]
      break;
 8003272:	e005      	b.n	8003280 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003274:	4b11      	ldr	r3, [pc, #68]	; (80032bc <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003276:	617b      	str	r3, [r7, #20]
      break;
 8003278:	e002      	b.n	8003280 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 800327a:	4b0f      	ldr	r3, [pc, #60]	; (80032b8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800327c:	617b      	str	r3, [r7, #20]
      break;
 800327e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2b08      	cmp	r3, #8
 8003284:	d113      	bne.n	80032ae <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003286:	f7ff ff43 	bl	8003110 <LL_RCC_PLL_GetDivider>
 800328a:	4602      	mov	r2, r0
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	fbb3 f4f2 	udiv	r4, r3, r2
 8003292:	f7ff ff21 	bl	80030d8 <LL_RCC_PLL_GetN>
 8003296:	4603      	mov	r3, r0
 8003298:	fb03 f404 	mul.w	r4, r3, r4
 800329c:	f7ff ff2a 	bl	80030f4 <LL_RCC_PLL_GetP>
 80032a0:	4603      	mov	r3, r0
 80032a2:	0c1b      	lsrs	r3, r3, #16
 80032a4:	3301      	adds	r3, #1
 80032a6:	005b      	lsls	r3, r3, #1
 80032a8:	fbb4 f3f3 	udiv	r3, r4, r3
 80032ac:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80032ae:	693b      	ldr	r3, [r7, #16]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	371c      	adds	r7, #28
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd90      	pop	{r4, r7, pc}
 80032b8:	00f42400 	.word	0x00f42400
 80032bc:	007a1200 	.word	0x007a1200

080032c0 <LL_TIM_SetPrescaler>:
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	683a      	ldr	r2, [r7, #0]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <LL_TIM_SetAutoReload>:
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	683a      	ldr	r2, [r7, #0]
 80032ea:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr

080032f8 <LL_TIM_SetRepetitionCounter>:
{
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
 8003300:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	683a      	ldr	r2, [r7, #0]
 8003306:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003308:	bf00      	nop
 800330a:	370c      	adds	r7, #12
 800330c:	46bd      	mov	sp, r7
 800330e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003312:	4770      	bx	lr

08003314 <LL_TIM_OC_SetCompareCH1>:
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
 800331c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	683a      	ldr	r2, [r7, #0]
 8003322:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003324:	bf00      	nop
 8003326:	370c      	adds	r7, #12
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr

08003330 <LL_TIM_OC_SetCompareCH2>:
{
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
 8003338:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <LL_TIM_OC_SetCompareCH3>:
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	683a      	ldr	r2, [r7, #0]
 800335a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr

08003368 <LL_TIM_OC_SetCompareCH4>:
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	683a      	ldr	r2, [r7, #0]
 8003376:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f043 0201 	orr.w	r2, r3, #1
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	615a      	str	r2, [r3, #20]
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr

080033a4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
 80033ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	4a3d      	ldr	r2, [pc, #244]	; (80034ac <LL_TIM_Init+0x108>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d013      	beq.n	80033e4 <LL_TIM_Init+0x40>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033c2:	d00f      	beq.n	80033e4 <LL_TIM_Init+0x40>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a3a      	ldr	r2, [pc, #232]	; (80034b0 <LL_TIM_Init+0x10c>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d00b      	beq.n	80033e4 <LL_TIM_Init+0x40>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a39      	ldr	r2, [pc, #228]	; (80034b4 <LL_TIM_Init+0x110>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d007      	beq.n	80033e4 <LL_TIM_Init+0x40>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a38      	ldr	r2, [pc, #224]	; (80034b8 <LL_TIM_Init+0x114>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d003      	beq.n	80033e4 <LL_TIM_Init+0x40>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a37      	ldr	r2, [pc, #220]	; (80034bc <LL_TIM_Init+0x118>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d106      	bne.n	80033f2 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	4313      	orrs	r3, r2
 80033f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a2d      	ldr	r2, [pc, #180]	; (80034ac <LL_TIM_Init+0x108>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d02b      	beq.n	8003452 <LL_TIM_Init+0xae>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003400:	d027      	beq.n	8003452 <LL_TIM_Init+0xae>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a2a      	ldr	r2, [pc, #168]	; (80034b0 <LL_TIM_Init+0x10c>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d023      	beq.n	8003452 <LL_TIM_Init+0xae>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a29      	ldr	r2, [pc, #164]	; (80034b4 <LL_TIM_Init+0x110>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d01f      	beq.n	8003452 <LL_TIM_Init+0xae>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a28      	ldr	r2, [pc, #160]	; (80034b8 <LL_TIM_Init+0x114>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d01b      	beq.n	8003452 <LL_TIM_Init+0xae>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a27      	ldr	r2, [pc, #156]	; (80034bc <LL_TIM_Init+0x118>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d017      	beq.n	8003452 <LL_TIM_Init+0xae>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a26      	ldr	r2, [pc, #152]	; (80034c0 <LL_TIM_Init+0x11c>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d013      	beq.n	8003452 <LL_TIM_Init+0xae>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a25      	ldr	r2, [pc, #148]	; (80034c4 <LL_TIM_Init+0x120>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d00f      	beq.n	8003452 <LL_TIM_Init+0xae>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a24      	ldr	r2, [pc, #144]	; (80034c8 <LL_TIM_Init+0x124>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00b      	beq.n	8003452 <LL_TIM_Init+0xae>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a23      	ldr	r2, [pc, #140]	; (80034cc <LL_TIM_Init+0x128>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <LL_TIM_Init+0xae>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a22      	ldr	r2, [pc, #136]	; (80034d0 <LL_TIM_Init+0x12c>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d003      	beq.n	8003452 <LL_TIM_Init+0xae>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a21      	ldr	r2, [pc, #132]	; (80034d4 <LL_TIM_Init+0x130>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d106      	bne.n	8003460 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68fa      	ldr	r2, [r7, #12]
 8003464:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	4619      	mov	r1, r3
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	f7ff ff35 	bl	80032dc <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	881b      	ldrh	r3, [r3, #0]
 8003476:	4619      	mov	r1, r3
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff ff21 	bl	80032c0 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	4a0a      	ldr	r2, [pc, #40]	; (80034ac <LL_TIM_Init+0x108>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d003      	beq.n	800348e <LL_TIM_Init+0xea>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a0c      	ldr	r2, [pc, #48]	; (80034bc <LL_TIM_Init+0x118>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d105      	bne.n	800349a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	4619      	mov	r1, r3
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f7ff ff2f 	bl	80032f8 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f7ff ff72 	bl	8003384 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80034a0:	2300      	movs	r3, #0
}
 80034a2:	4618      	mov	r0, r3
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40000400 	.word	0x40000400
 80034b4:	40000800 	.word	0x40000800
 80034b8:	40000c00 	.word	0x40000c00
 80034bc:	40010400 	.word	0x40010400
 80034c0:	40014000 	.word	0x40014000
 80034c4:	40014400 	.word	0x40014400
 80034c8:	40014800 	.word	0x40014800
 80034cc:	40001800 	.word	0x40001800
 80034d0:	40001c00 	.word	0x40001c00
 80034d4:	40002000 	.word	0x40002000

080034d8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b086      	sub	sp, #24
 80034dc:	af00      	add	r7, sp, #0
 80034de:	60f8      	str	r0, [r7, #12]
 80034e0:	60b9      	str	r1, [r7, #8]
 80034e2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034ee:	d027      	beq.n	8003540 <LL_TIM_OC_Init+0x68>
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80034f6:	d82a      	bhi.n	800354e <LL_TIM_OC_Init+0x76>
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80034fe:	d018      	beq.n	8003532 <LL_TIM_OC_Init+0x5a>
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003506:	d822      	bhi.n	800354e <LL_TIM_OC_Init+0x76>
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d003      	beq.n	8003516 <LL_TIM_OC_Init+0x3e>
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	2b10      	cmp	r3, #16
 8003512:	d007      	beq.n	8003524 <LL_TIM_OC_Init+0x4c>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003514:	e01b      	b.n	800354e <LL_TIM_OC_Init+0x76>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f000 f81f 	bl	800355c <OC1Config>
 800351e:	4603      	mov	r3, r0
 8003520:	75fb      	strb	r3, [r7, #23]
      break;
 8003522:	e015      	b.n	8003550 <LL_TIM_OC_Init+0x78>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 f884 	bl	8003634 <OC2Config>
 800352c:	4603      	mov	r3, r0
 800352e:	75fb      	strb	r3, [r7, #23]
      break;
 8003530:	e00e      	b.n	8003550 <LL_TIM_OC_Init+0x78>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003532:	6879      	ldr	r1, [r7, #4]
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 f8ed 	bl	8003714 <OC3Config>
 800353a:	4603      	mov	r3, r0
 800353c:	75fb      	strb	r3, [r7, #23]
      break;
 800353e:	e007      	b.n	8003550 <LL_TIM_OC_Init+0x78>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003540:	6879      	ldr	r1, [r7, #4]
 8003542:	68f8      	ldr	r0, [r7, #12]
 8003544:	f000 f956 	bl	80037f4 <OC4Config>
 8003548:	4603      	mov	r3, r0
 800354a:	75fb      	strb	r3, [r7, #23]
      break;
 800354c:	e000      	b.n	8003550 <LL_TIM_OC_Init+0x78>
      break;
 800354e:	bf00      	nop
  }

  return result;
 8003550:	7dfb      	ldrb	r3, [r7, #23]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3718      	adds	r7, #24
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
	...

0800355c <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a1b      	ldr	r3, [r3, #32]
 800356a:	f023 0201 	bic.w	r2, r3, #1
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6a1b      	ldr	r3, [r3, #32]
 8003576:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0303 	bic.w	r3, r3, #3
 800358a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4313      	orrs	r3, r2
 8003598:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	f023 0202 	bic.w	r2, r3, #2
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f023 0201 	bic.w	r2, r3, #1
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a1c      	ldr	r2, [pc, #112]	; (800362c <OC1Config+0xd0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d003      	beq.n	80035c6 <OC1Config+0x6a>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a1b      	ldr	r2, [pc, #108]	; (8003630 <OC1Config+0xd4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d11e      	bne.n	8003604 <OC1Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	f023 0208 	bic.w	r2, r3, #8
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	695b      	ldr	r3, [r3, #20]
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	4313      	orrs	r3, r2
 80035d4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	f023 0204 	bic.w	r2, r3, #4
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	009b      	lsls	r3, r3, #2
 80035e2:	4313      	orrs	r3, r2
 80035e4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	699b      	ldr	r3, [r3, #24]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80035f4:	693b      	ldr	r3, [r7, #16]
 80035f6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4313      	orrs	r3, r2
 8003602:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68fa      	ldr	r2, [r7, #12]
 800360e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4619      	mov	r1, r3
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff fe7c 	bl	8003314 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	697a      	ldr	r2, [r7, #20]
 8003620:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003622:	2300      	movs	r3, #0
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	40010000 	.word	0x40010000
 8003630:	40010400 	.word	0x40010400

08003634 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	f023 0210 	bic.w	r2, r3, #16
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	699b      	ldr	r3, [r3, #24]
 800365a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	021b      	lsls	r3, r3, #8
 8003670:	4313      	orrs	r3, r2
 8003672:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f023 0220 	bic.w	r2, r3, #32
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	4313      	orrs	r3, r2
 8003682:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	f023 0210 	bic.w	r2, r3, #16
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	011b      	lsls	r3, r3, #4
 8003690:	4313      	orrs	r3, r2
 8003692:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	4a1d      	ldr	r2, [pc, #116]	; (800370c <OC2Config+0xd8>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d003      	beq.n	80036a4 <OC2Config+0x70>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	4a1c      	ldr	r2, [pc, #112]	; (8003710 <OC2Config+0xdc>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d11f      	bne.n	80036e4 <OC2Config+0xb0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	019b      	lsls	r3, r3, #6
 80036b0:	4313      	orrs	r3, r2
 80036b2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	019b      	lsls	r3, r3, #6
 80036c0:	4313      	orrs	r3, r2
 80036c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	4313      	orrs	r3, r2
 80036d2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80036da:	683b      	ldr	r3, [r7, #0]
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	00db      	lsls	r3, r3, #3
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	693a      	ldr	r2, [r7, #16]
 80036e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	4619      	mov	r1, r3
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff fe1a 	bl	8003330 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	697a      	ldr	r2, [r7, #20]
 8003700:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3718      	adds	r7, #24
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	40010000 	.word	0x40010000
 8003710:	40010400 	.word	0x40010400

08003714 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b086      	sub	sp, #24
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	69db      	ldr	r3, [r3, #28]
 800373a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	f023 0303 	bic.w	r3, r3, #3
 8003742:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4313      	orrs	r3, r2
 8003750:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	021b      	lsls	r3, r3, #8
 800375e:	4313      	orrs	r3, r2
 8003760:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	021b      	lsls	r3, r3, #8
 800376e:	4313      	orrs	r3, r2
 8003770:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	4a1d      	ldr	r2, [pc, #116]	; (80037ec <OC3Config+0xd8>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d003      	beq.n	8003782 <OC3Config+0x6e>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	4a1c      	ldr	r2, [pc, #112]	; (80037f0 <OC3Config+0xdc>)
 800377e:	4293      	cmp	r3, r2
 8003780:	d11f      	bne.n	80037c2 <OC3Config+0xae>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	695b      	ldr	r3, [r3, #20]
 800378c:	029b      	lsls	r3, r3, #10
 800378e:	4313      	orrs	r3, r2
 8003790:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	029b      	lsls	r3, r3, #10
 800379e:	4313      	orrs	r3, r2
 80037a0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	699b      	ldr	r3, [r3, #24]
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	4313      	orrs	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	015b      	lsls	r3, r3, #5
 80037be:	4313      	orrs	r3, r2
 80037c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	693a      	ldr	r2, [r7, #16]
 80037c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	4619      	mov	r1, r3
 80037d4:	6878      	ldr	r0, [r7, #4]
 80037d6:	f7ff fdb9 	bl	800334c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3718      	adds	r7, #24
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40010000 	.word	0x40010000
 80037f0:	40010400 	.word	0x40010400

080037f4 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6a1b      	ldr	r3, [r3, #32]
 800380e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	69db      	ldr	r3, [r3, #28]
 800381a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003822:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	021b      	lsls	r3, r3, #8
 8003830:	4313      	orrs	r3, r2
 8003832:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	691b      	ldr	r3, [r3, #16]
 800383e:	031b      	lsls	r3, r3, #12
 8003840:	4313      	orrs	r3, r2
 8003842:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	031b      	lsls	r3, r3, #12
 8003850:	4313      	orrs	r3, r2
 8003852:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	4a11      	ldr	r2, [pc, #68]	; (800389c <OC4Config+0xa8>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d003      	beq.n	8003864 <OC4Config+0x70>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a10      	ldr	r2, [pc, #64]	; (80038a0 <OC4Config+0xac>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d107      	bne.n	8003874 <OC4Config+0x80>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	019b      	lsls	r3, r3, #6
 8003870:	4313      	orrs	r3, r2
 8003872:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	4619      	mov	r1, r3
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7ff fd6e 	bl	8003368 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	693a      	ldr	r2, [r7, #16]
 8003890:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	3718      	adds	r7, #24
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40010000 	.word	0x40010000
 80038a0:	40010400 	.word	0x40010400

080038a4 <LL_USART_IsEnabled>:
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
 80038b0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80038b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038b8:	bf0c      	ite	eq
 80038ba:	2301      	moveq	r3, #1
 80038bc:	2300      	movne	r3, #0
 80038be:	b2db      	uxtb	r3, r3
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <LL_USART_SetStopBitsLength>:
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	431a      	orrs	r2, r3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	611a      	str	r2, [r3, #16]
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr

080038f2 <LL_USART_SetHWFlowCtrl>:
{
 80038f2:	b480      	push	{r7}
 80038f4:	b083      	sub	sp, #12
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]
 80038fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	431a      	orrs	r2, r3
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	615a      	str	r2, [r3, #20]
}
 800390c:	bf00      	nop
 800390e:	370c      	adds	r7, #12
 8003910:	46bd      	mov	sp, r7
 8003912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003916:	4770      	bx	lr

08003918 <LL_USART_SetBaudRate>:
{
 8003918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800391c:	b0c0      	sub	sp, #256	; 0x100
 800391e:	af00      	add	r7, sp, #0
 8003920:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003924:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8003928:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800392c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003934:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003938:	f040 810c 	bne.w	8003b54 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800393c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003940:	2200      	movs	r2, #0
 8003942:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003946:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800394a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800394e:	4622      	mov	r2, r4
 8003950:	462b      	mov	r3, r5
 8003952:	1891      	adds	r1, r2, r2
 8003954:	6639      	str	r1, [r7, #96]	; 0x60
 8003956:	415b      	adcs	r3, r3
 8003958:	667b      	str	r3, [r7, #100]	; 0x64
 800395a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800395e:	4621      	mov	r1, r4
 8003960:	eb12 0801 	adds.w	r8, r2, r1
 8003964:	4629      	mov	r1, r5
 8003966:	eb43 0901 	adc.w	r9, r3, r1
 800396a:	f04f 0200 	mov.w	r2, #0
 800396e:	f04f 0300 	mov.w	r3, #0
 8003972:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003976:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800397a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800397e:	4690      	mov	r8, r2
 8003980:	4699      	mov	r9, r3
 8003982:	4623      	mov	r3, r4
 8003984:	eb18 0303 	adds.w	r3, r8, r3
 8003988:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800398c:	462b      	mov	r3, r5
 800398e:	eb49 0303 	adc.w	r3, r9, r3
 8003992:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003996:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800399a:	2200      	movs	r2, #0
 800399c:	469a      	mov	sl, r3
 800399e:	4693      	mov	fp, r2
 80039a0:	eb1a 030a 	adds.w	r3, sl, sl
 80039a4:	65bb      	str	r3, [r7, #88]	; 0x58
 80039a6:	eb4b 030b 	adc.w	r3, fp, fp
 80039aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80039ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80039b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80039b4:	f7fd f8bc 	bl	8000b30 <__aeabi_uldivmod>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	4b64      	ldr	r3, [pc, #400]	; (8003b50 <LL_USART_SetBaudRate+0x238>)
 80039be:	fba3 2302 	umull	r2, r3, r3, r2
 80039c2:	095b      	lsrs	r3, r3, #5
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	011b      	lsls	r3, r3, #4
 80039c8:	b29c      	uxth	r4, r3
 80039ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80039ce:	2200      	movs	r2, #0
 80039d0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80039d4:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80039d8:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80039dc:	4642      	mov	r2, r8
 80039de:	464b      	mov	r3, r9
 80039e0:	1891      	adds	r1, r2, r2
 80039e2:	6539      	str	r1, [r7, #80]	; 0x50
 80039e4:	415b      	adcs	r3, r3
 80039e6:	657b      	str	r3, [r7, #84]	; 0x54
 80039e8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80039ec:	4641      	mov	r1, r8
 80039ee:	1851      	adds	r1, r2, r1
 80039f0:	64b9      	str	r1, [r7, #72]	; 0x48
 80039f2:	4649      	mov	r1, r9
 80039f4:	414b      	adcs	r3, r1
 80039f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80039f8:	f04f 0200 	mov.w	r2, #0
 80039fc:	f04f 0300 	mov.w	r3, #0
 8003a00:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8003a04:	4659      	mov	r1, fp
 8003a06:	00cb      	lsls	r3, r1, #3
 8003a08:	4651      	mov	r1, sl
 8003a0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a0e:	4651      	mov	r1, sl
 8003a10:	00ca      	lsls	r2, r1, #3
 8003a12:	4610      	mov	r0, r2
 8003a14:	4619      	mov	r1, r3
 8003a16:	4603      	mov	r3, r0
 8003a18:	4642      	mov	r2, r8
 8003a1a:	189b      	adds	r3, r3, r2
 8003a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003a20:	464b      	mov	r3, r9
 8003a22:	460a      	mov	r2, r1
 8003a24:	eb42 0303 	adc.w	r3, r2, r3
 8003a28:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8003a2c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003a30:	2200      	movs	r2, #0
 8003a32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003a36:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8003a3a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8003a3e:	460b      	mov	r3, r1
 8003a40:	18db      	adds	r3, r3, r3
 8003a42:	643b      	str	r3, [r7, #64]	; 0x40
 8003a44:	4613      	mov	r3, r2
 8003a46:	eb42 0303 	adc.w	r3, r2, r3
 8003a4a:	647b      	str	r3, [r7, #68]	; 0x44
 8003a4c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003a50:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8003a54:	f7fd f86c 	bl	8000b30 <__aeabi_uldivmod>
 8003a58:	4602      	mov	r2, r0
 8003a5a:	460b      	mov	r3, r1
 8003a5c:	4611      	mov	r1, r2
 8003a5e:	4b3c      	ldr	r3, [pc, #240]	; (8003b50 <LL_USART_SetBaudRate+0x238>)
 8003a60:	fba3 2301 	umull	r2, r3, r3, r1
 8003a64:	095b      	lsrs	r3, r3, #5
 8003a66:	2264      	movs	r2, #100	; 0x64
 8003a68:	fb02 f303 	mul.w	r3, r2, r3
 8003a6c:	1acb      	subs	r3, r1, r3
 8003a6e:	00db      	lsls	r3, r3, #3
 8003a70:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003a74:	4b36      	ldr	r3, [pc, #216]	; (8003b50 <LL_USART_SetBaudRate+0x238>)
 8003a76:	fba3 2302 	umull	r2, r3, r3, r2
 8003a7a:	095b      	lsrs	r3, r3, #5
 8003a7c:	b29b      	uxth	r3, r3
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	b29b      	uxth	r3, r3
 8003a82:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	4423      	add	r3, r4
 8003a8a:	b29c      	uxth	r4, r3
 8003a8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003a90:	2200      	movs	r2, #0
 8003a92:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003a96:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003a9a:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 8003a9e:	4642      	mov	r2, r8
 8003aa0:	464b      	mov	r3, r9
 8003aa2:	1891      	adds	r1, r2, r2
 8003aa4:	63b9      	str	r1, [r7, #56]	; 0x38
 8003aa6:	415b      	adcs	r3, r3
 8003aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003aaa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003aae:	4641      	mov	r1, r8
 8003ab0:	1851      	adds	r1, r2, r1
 8003ab2:	6339      	str	r1, [r7, #48]	; 0x30
 8003ab4:	4649      	mov	r1, r9
 8003ab6:	414b      	adcs	r3, r1
 8003ab8:	637b      	str	r3, [r7, #52]	; 0x34
 8003aba:	f04f 0200 	mov.w	r2, #0
 8003abe:	f04f 0300 	mov.w	r3, #0
 8003ac2:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003ac6:	4659      	mov	r1, fp
 8003ac8:	00cb      	lsls	r3, r1, #3
 8003aca:	4651      	mov	r1, sl
 8003acc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ad0:	4651      	mov	r1, sl
 8003ad2:	00ca      	lsls	r2, r1, #3
 8003ad4:	4610      	mov	r0, r2
 8003ad6:	4619      	mov	r1, r3
 8003ad8:	4603      	mov	r3, r0
 8003ada:	4642      	mov	r2, r8
 8003adc:	189b      	adds	r3, r3, r2
 8003ade:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ae2:	464b      	mov	r3, r9
 8003ae4:	460a      	mov	r2, r1
 8003ae6:	eb42 0303 	adc.w	r3, r2, r3
 8003aea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8003aee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003af2:	2200      	movs	r2, #0
 8003af4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003af8:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8003afc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003b00:	460b      	mov	r3, r1
 8003b02:	18db      	adds	r3, r3, r3
 8003b04:	62bb      	str	r3, [r7, #40]	; 0x28
 8003b06:	4613      	mov	r3, r2
 8003b08:	eb42 0303 	adc.w	r3, r2, r3
 8003b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b0e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003b12:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003b16:	f7fd f80b 	bl	8000b30 <__aeabi_uldivmod>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	460b      	mov	r3, r1
 8003b1e:	4b0c      	ldr	r3, [pc, #48]	; (8003b50 <LL_USART_SetBaudRate+0x238>)
 8003b20:	fba3 1302 	umull	r1, r3, r3, r2
 8003b24:	095b      	lsrs	r3, r3, #5
 8003b26:	2164      	movs	r1, #100	; 0x64
 8003b28:	fb01 f303 	mul.w	r3, r1, r3
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	3332      	adds	r3, #50	; 0x32
 8003b32:	4a07      	ldr	r2, [pc, #28]	; (8003b50 <LL_USART_SetBaudRate+0x238>)
 8003b34:	fba2 2303 	umull	r2, r3, r2, r3
 8003b38:	095b      	lsrs	r3, r3, #5
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	f003 0307 	and.w	r3, r3, #7
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	4423      	add	r3, r4
 8003b44:	b29b      	uxth	r3, r3
 8003b46:	461a      	mov	r2, r3
 8003b48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003b4c:	609a      	str	r2, [r3, #8]
}
 8003b4e:	e107      	b.n	8003d60 <LL_USART_SetBaudRate+0x448>
 8003b50:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003b54:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003b5e:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003b62:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8003b66:	4642      	mov	r2, r8
 8003b68:	464b      	mov	r3, r9
 8003b6a:	1891      	adds	r1, r2, r2
 8003b6c:	6239      	str	r1, [r7, #32]
 8003b6e:	415b      	adcs	r3, r3
 8003b70:	627b      	str	r3, [r7, #36]	; 0x24
 8003b72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b76:	4641      	mov	r1, r8
 8003b78:	1854      	adds	r4, r2, r1
 8003b7a:	4649      	mov	r1, r9
 8003b7c:	eb43 0501 	adc.w	r5, r3, r1
 8003b80:	f04f 0200 	mov.w	r2, #0
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	00eb      	lsls	r3, r5, #3
 8003b8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b8e:	00e2      	lsls	r2, r4, #3
 8003b90:	4614      	mov	r4, r2
 8003b92:	461d      	mov	r5, r3
 8003b94:	4643      	mov	r3, r8
 8003b96:	18e3      	adds	r3, r4, r3
 8003b98:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003b9c:	464b      	mov	r3, r9
 8003b9e:	eb45 0303 	adc.w	r3, r5, r3
 8003ba2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8003ba6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003baa:	2200      	movs	r2, #0
 8003bac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003bb0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	f04f 0300 	mov.w	r3, #0
 8003bbc:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8003bc0:	4629      	mov	r1, r5
 8003bc2:	008b      	lsls	r3, r1, #2
 8003bc4:	4621      	mov	r1, r4
 8003bc6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003bca:	4621      	mov	r1, r4
 8003bcc:	008a      	lsls	r2, r1, #2
 8003bce:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003bd2:	f7fc ffad 	bl	8000b30 <__aeabi_uldivmod>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	460b      	mov	r3, r1
 8003bda:	4b64      	ldr	r3, [pc, #400]	; (8003d6c <LL_USART_SetBaudRate+0x454>)
 8003bdc:	fba3 2302 	umull	r2, r3, r3, r2
 8003be0:	095b      	lsrs	r3, r3, #5
 8003be2:	b29b      	uxth	r3, r3
 8003be4:	011b      	lsls	r3, r3, #4
 8003be6:	b29c      	uxth	r4, r3
 8003be8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003bec:	2200      	movs	r2, #0
 8003bee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003bf2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003bf6:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 8003bfa:	4642      	mov	r2, r8
 8003bfc:	464b      	mov	r3, r9
 8003bfe:	1891      	adds	r1, r2, r2
 8003c00:	61b9      	str	r1, [r7, #24]
 8003c02:	415b      	adcs	r3, r3
 8003c04:	61fb      	str	r3, [r7, #28]
 8003c06:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c0a:	4641      	mov	r1, r8
 8003c0c:	1851      	adds	r1, r2, r1
 8003c0e:	6139      	str	r1, [r7, #16]
 8003c10:	4649      	mov	r1, r9
 8003c12:	414b      	adcs	r3, r1
 8003c14:	617b      	str	r3, [r7, #20]
 8003c16:	f04f 0200 	mov.w	r2, #0
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c22:	4659      	mov	r1, fp
 8003c24:	00cb      	lsls	r3, r1, #3
 8003c26:	4651      	mov	r1, sl
 8003c28:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c2c:	4651      	mov	r1, sl
 8003c2e:	00ca      	lsls	r2, r1, #3
 8003c30:	4610      	mov	r0, r2
 8003c32:	4619      	mov	r1, r3
 8003c34:	4603      	mov	r3, r0
 8003c36:	4642      	mov	r2, r8
 8003c38:	189b      	adds	r3, r3, r2
 8003c3a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003c3e:	464b      	mov	r3, r9
 8003c40:	460a      	mov	r2, r1
 8003c42:	eb42 0303 	adc.w	r3, r2, r3
 8003c46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8003c4a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003c4e:	2200      	movs	r2, #0
 8003c50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003c54:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003c58:	f04f 0200 	mov.w	r2, #0
 8003c5c:	f04f 0300 	mov.w	r3, #0
 8003c60:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8003c64:	4649      	mov	r1, r9
 8003c66:	008b      	lsls	r3, r1, #2
 8003c68:	4641      	mov	r1, r8
 8003c6a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c6e:	4641      	mov	r1, r8
 8003c70:	008a      	lsls	r2, r1, #2
 8003c72:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8003c76:	f7fc ff5b 	bl	8000b30 <__aeabi_uldivmod>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	460b      	mov	r3, r1
 8003c7e:	4b3b      	ldr	r3, [pc, #236]	; (8003d6c <LL_USART_SetBaudRate+0x454>)
 8003c80:	fba3 1302 	umull	r1, r3, r3, r2
 8003c84:	095b      	lsrs	r3, r3, #5
 8003c86:	2164      	movs	r1, #100	; 0x64
 8003c88:	fb01 f303 	mul.w	r3, r1, r3
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	3332      	adds	r3, #50	; 0x32
 8003c92:	4a36      	ldr	r2, [pc, #216]	; (8003d6c <LL_USART_SetBaudRate+0x454>)
 8003c94:	fba2 2303 	umull	r2, r3, r2, r3
 8003c98:	095b      	lsrs	r3, r3, #5
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	4423      	add	r3, r4
 8003ca4:	b29c      	uxth	r4, r3
 8003ca6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003caa:	2200      	movs	r2, #0
 8003cac:	67bb      	str	r3, [r7, #120]	; 0x78
 8003cae:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003cb0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003cb4:	4642      	mov	r2, r8
 8003cb6:	464b      	mov	r3, r9
 8003cb8:	1891      	adds	r1, r2, r2
 8003cba:	60b9      	str	r1, [r7, #8]
 8003cbc:	415b      	adcs	r3, r3
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cc4:	4641      	mov	r1, r8
 8003cc6:	1851      	adds	r1, r2, r1
 8003cc8:	6039      	str	r1, [r7, #0]
 8003cca:	4649      	mov	r1, r9
 8003ccc:	414b      	adcs	r3, r1
 8003cce:	607b      	str	r3, [r7, #4]
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003cdc:	4659      	mov	r1, fp
 8003cde:	00cb      	lsls	r3, r1, #3
 8003ce0:	4651      	mov	r1, sl
 8003ce2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ce6:	4651      	mov	r1, sl
 8003ce8:	00ca      	lsls	r2, r1, #3
 8003cea:	4610      	mov	r0, r2
 8003cec:	4619      	mov	r1, r3
 8003cee:	4603      	mov	r3, r0
 8003cf0:	4642      	mov	r2, r8
 8003cf2:	189b      	adds	r3, r3, r2
 8003cf4:	673b      	str	r3, [r7, #112]	; 0x70
 8003cf6:	464b      	mov	r3, r9
 8003cf8:	460a      	mov	r2, r1
 8003cfa:	eb42 0303 	adc.w	r3, r2, r3
 8003cfe:	677b      	str	r3, [r7, #116]	; 0x74
 8003d00:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003d04:	2200      	movs	r2, #0
 8003d06:	66bb      	str	r3, [r7, #104]	; 0x68
 8003d08:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003d0a:	f04f 0200 	mov.w	r2, #0
 8003d0e:	f04f 0300 	mov.w	r3, #0
 8003d12:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8003d16:	4649      	mov	r1, r9
 8003d18:	008b      	lsls	r3, r1, #2
 8003d1a:	4641      	mov	r1, r8
 8003d1c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d20:	4641      	mov	r1, r8
 8003d22:	008a      	lsls	r2, r1, #2
 8003d24:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003d28:	f7fc ff02 	bl	8000b30 <__aeabi_uldivmod>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	460b      	mov	r3, r1
 8003d30:	4b0e      	ldr	r3, [pc, #56]	; (8003d6c <LL_USART_SetBaudRate+0x454>)
 8003d32:	fba3 1302 	umull	r1, r3, r3, r2
 8003d36:	095b      	lsrs	r3, r3, #5
 8003d38:	2164      	movs	r1, #100	; 0x64
 8003d3a:	fb01 f303 	mul.w	r3, r1, r3
 8003d3e:	1ad3      	subs	r3, r2, r3
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	3332      	adds	r3, #50	; 0x32
 8003d44:	4a09      	ldr	r2, [pc, #36]	; (8003d6c <LL_USART_SetBaudRate+0x454>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	095b      	lsrs	r3, r3, #5
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	f003 030f 	and.w	r3, r3, #15
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	4423      	add	r3, r4
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	461a      	mov	r2, r3
 8003d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003d5e:	609a      	str	r2, [r3, #8]
}
 8003d60:	bf00      	nop
 8003d62:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003d66:	46bd      	mov	sp, r7
 8003d68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d6c:	51eb851f 	.word	0x51eb851f

08003d70 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b088      	sub	sp, #32
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
 8003d78:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff fd8e 	bl	80038a4 <LL_USART_IsEnabled>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d15e      	bne.n	8003e4c <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	68db      	ldr	r3, [r3, #12]
 8003d92:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8003d96:	f023 030c 	bic.w	r3, r3, #12
 8003d9a:	683a      	ldr	r2, [r7, #0]
 8003d9c:	6851      	ldr	r1, [r2, #4]
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	68d2      	ldr	r2, [r2, #12]
 8003da2:	4311      	orrs	r1, r2
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	6912      	ldr	r2, [r2, #16]
 8003da8:	4311      	orrs	r1, r2
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	6992      	ldr	r2, [r2, #24]
 8003dae:	430a      	orrs	r2, r1
 8003db0:	431a      	orrs	r2, r3
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	4619      	mov	r1, r3
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff fd85 	bl	80038cc <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	4619      	mov	r1, r3
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f7ff fd92 	bl	80038f2 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003dce:	f107 0308 	add.w	r3, r7, #8
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff f9aa 	bl	800312c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a1f      	ldr	r2, [pc, #124]	; (8003e58 <LL_USART_Init+0xe8>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d102      	bne.n	8003de6 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	61bb      	str	r3, [r7, #24]
 8003de4:	e021      	b.n	8003e2a <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a1c      	ldr	r2, [pc, #112]	; (8003e5c <LL_USART_Init+0xec>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d102      	bne.n	8003df4 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	61bb      	str	r3, [r7, #24]
 8003df2:	e01a      	b.n	8003e2a <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a1a      	ldr	r2, [pc, #104]	; (8003e60 <LL_USART_Init+0xf0>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d102      	bne.n	8003e02 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	61bb      	str	r3, [r7, #24]
 8003e00:	e013      	b.n	8003e2a <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4a17      	ldr	r2, [pc, #92]	; (8003e64 <LL_USART_Init+0xf4>)
 8003e06:	4293      	cmp	r3, r2
 8003e08:	d102      	bne.n	8003e10 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	61bb      	str	r3, [r7, #24]
 8003e0e:	e00c      	b.n	8003e2a <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	4a15      	ldr	r2, [pc, #84]	; (8003e68 <LL_USART_Init+0xf8>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d102      	bne.n	8003e1e <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	61bb      	str	r3, [r7, #24]
 8003e1c:	e005      	b.n	8003e2a <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a12      	ldr	r2, [pc, #72]	; (8003e6c <LL_USART_Init+0xfc>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d101      	bne.n	8003e2a <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003e2a:	69bb      	ldr	r3, [r7, #24]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d00d      	beq.n	8003e4c <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d009      	beq.n	8003e4c <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	699a      	ldr	r2, [r3, #24]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	69b9      	ldr	r1, [r7, #24]
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f7ff fd66 	bl	8003918 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003e4c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3720      	adds	r7, #32
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40011000 	.word	0x40011000
 8003e5c:	40004400 	.word	0x40004400
 8003e60:	40004800 	.word	0x40004800
 8003e64:	40011400 	.word	0x40011400
 8003e68:	40004c00 	.word	0x40004c00
 8003e6c:	40005000 	.word	0x40005000

08003e70 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003e7a:	687a      	ldr	r2, [r7, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e82:	4a07      	ldr	r2, [pc, #28]	; (8003ea0 <LL_InitTick+0x30>)
 8003e84:	3b01      	subs	r3, #1
 8003e86:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003e88:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <LL_InitTick+0x30>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e8e:	4b04      	ldr	r3, [pc, #16]	; (8003ea0 <LL_InitTick+0x30>)
 8003e90:	2205      	movs	r2, #5
 8003e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr
 8003ea0:	e000e010 	.word	0xe000e010

08003ea4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003eac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003eb0:	6878      	ldr	r0, [r7, #4]
 8003eb2:	f7ff ffdd 	bl	8003e70 <LL_InitTick>
}
 8003eb6:	bf00      	nop
 8003eb8:	3708      	adds	r7, #8
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}
	...

08003ec0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003ec8:	4b0f      	ldr	r3, [pc, #60]	; (8003f08 <LL_mDelay+0x48>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003ece:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ed6:	d00c      	beq.n	8003ef2 <LL_mDelay+0x32>
  {
    Delay++;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3301      	adds	r3, #1
 8003edc:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003ede:	e008      	b.n	8003ef2 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003ee0:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <LL_mDelay+0x48>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d002      	beq.n	8003ef2 <LL_mDelay+0x32>
    {
      Delay--;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d1f3      	bne.n	8003ee0 <LL_mDelay+0x20>
    }
  }
}
 8003ef8:	bf00      	nop
 8003efa:	bf00      	nop
 8003efc:	3714      	adds	r7, #20
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	e000e010 	.word	0xe000e010

08003f0c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003f14:	4a04      	ldr	r2, [pc, #16]	; (8003f28 <LL_SetSystemCoreClock+0x1c>)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6013      	str	r3, [r2, #0]
}
 8003f1a:	bf00      	nop
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr
 8003f26:	bf00      	nop
 8003f28:	20000000 	.word	0x20000000

08003f2c <__errno>:
 8003f2c:	4b01      	ldr	r3, [pc, #4]	; (8003f34 <__errno+0x8>)
 8003f2e:	6818      	ldr	r0, [r3, #0]
 8003f30:	4770      	bx	lr
 8003f32:	bf00      	nop
 8003f34:	20000004 	.word	0x20000004

08003f38 <__libc_init_array>:
 8003f38:	b570      	push	{r4, r5, r6, lr}
 8003f3a:	4d0d      	ldr	r5, [pc, #52]	; (8003f70 <__libc_init_array+0x38>)
 8003f3c:	4c0d      	ldr	r4, [pc, #52]	; (8003f74 <__libc_init_array+0x3c>)
 8003f3e:	1b64      	subs	r4, r4, r5
 8003f40:	10a4      	asrs	r4, r4, #2
 8003f42:	2600      	movs	r6, #0
 8003f44:	42a6      	cmp	r6, r4
 8003f46:	d109      	bne.n	8003f5c <__libc_init_array+0x24>
 8003f48:	4d0b      	ldr	r5, [pc, #44]	; (8003f78 <__libc_init_array+0x40>)
 8003f4a:	4c0c      	ldr	r4, [pc, #48]	; (8003f7c <__libc_init_array+0x44>)
 8003f4c:	f001 ffc6 	bl	8005edc <_init>
 8003f50:	1b64      	subs	r4, r4, r5
 8003f52:	10a4      	asrs	r4, r4, #2
 8003f54:	2600      	movs	r6, #0
 8003f56:	42a6      	cmp	r6, r4
 8003f58:	d105      	bne.n	8003f66 <__libc_init_array+0x2e>
 8003f5a:	bd70      	pop	{r4, r5, r6, pc}
 8003f5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f60:	4798      	blx	r3
 8003f62:	3601      	adds	r6, #1
 8003f64:	e7ee      	b.n	8003f44 <__libc_init_array+0xc>
 8003f66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003f6a:	4798      	blx	r3
 8003f6c:	3601      	adds	r6, #1
 8003f6e:	e7f2      	b.n	8003f56 <__libc_init_array+0x1e>
 8003f70:	08006140 	.word	0x08006140
 8003f74:	08006140 	.word	0x08006140
 8003f78:	08006140 	.word	0x08006140
 8003f7c:	08006144 	.word	0x08006144

08003f80 <memset>:
 8003f80:	4402      	add	r2, r0
 8003f82:	4603      	mov	r3, r0
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d100      	bne.n	8003f8a <memset+0xa>
 8003f88:	4770      	bx	lr
 8003f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8003f8e:	e7f9      	b.n	8003f84 <memset+0x4>

08003f90 <cos>:
 8003f90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003f92:	ec53 2b10 	vmov	r2, r3, d0
 8003f96:	4826      	ldr	r0, [pc, #152]	; (8004030 <cos+0xa0>)
 8003f98:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8003f9c:	4281      	cmp	r1, r0
 8003f9e:	dc06      	bgt.n	8003fae <cos+0x1e>
 8003fa0:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8004028 <cos+0x98>
 8003fa4:	b005      	add	sp, #20
 8003fa6:	f85d eb04 	ldr.w	lr, [sp], #4
 8003faa:	f001 b975 	b.w	8005298 <__kernel_cos>
 8003fae:	4821      	ldr	r0, [pc, #132]	; (8004034 <cos+0xa4>)
 8003fb0:	4281      	cmp	r1, r0
 8003fb2:	dd09      	ble.n	8003fc8 <cos+0x38>
 8003fb4:	ee10 0a10 	vmov	r0, s0
 8003fb8:	4619      	mov	r1, r3
 8003fba:	f7fc f909 	bl	80001d0 <__aeabi_dsub>
 8003fbe:	ec41 0b10 	vmov	d0, r0, r1
 8003fc2:	b005      	add	sp, #20
 8003fc4:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fc8:	4668      	mov	r0, sp
 8003fca:	f000 fea5 	bl	8004d18 <__ieee754_rem_pio2>
 8003fce:	f000 0003 	and.w	r0, r0, #3
 8003fd2:	2801      	cmp	r0, #1
 8003fd4:	d00b      	beq.n	8003fee <cos+0x5e>
 8003fd6:	2802      	cmp	r0, #2
 8003fd8:	d016      	beq.n	8004008 <cos+0x78>
 8003fda:	b9e0      	cbnz	r0, 8004016 <cos+0x86>
 8003fdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003fe0:	ed9d 0b00 	vldr	d0, [sp]
 8003fe4:	f001 f958 	bl	8005298 <__kernel_cos>
 8003fe8:	ec51 0b10 	vmov	r0, r1, d0
 8003fec:	e7e7      	b.n	8003fbe <cos+0x2e>
 8003fee:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003ff2:	ed9d 0b00 	vldr	d0, [sp]
 8003ff6:	f001 fd67 	bl	8005ac8 <__kernel_sin>
 8003ffa:	ec53 2b10 	vmov	r2, r3, d0
 8003ffe:	ee10 0a10 	vmov	r0, s0
 8004002:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8004006:	e7da      	b.n	8003fbe <cos+0x2e>
 8004008:	ed9d 1b02 	vldr	d1, [sp, #8]
 800400c:	ed9d 0b00 	vldr	d0, [sp]
 8004010:	f001 f942 	bl	8005298 <__kernel_cos>
 8004014:	e7f1      	b.n	8003ffa <cos+0x6a>
 8004016:	ed9d 1b02 	vldr	d1, [sp, #8]
 800401a:	ed9d 0b00 	vldr	d0, [sp]
 800401e:	2001      	movs	r0, #1
 8004020:	f001 fd52 	bl	8005ac8 <__kernel_sin>
 8004024:	e7e0      	b.n	8003fe8 <cos+0x58>
 8004026:	bf00      	nop
	...
 8004030:	3fe921fb 	.word	0x3fe921fb
 8004034:	7fefffff 	.word	0x7fefffff

08004038 <fmax>:
 8004038:	b508      	push	{r3, lr}
 800403a:	ed2d 8b04 	vpush	{d8-d9}
 800403e:	eeb0 8a40 	vmov.f32	s16, s0
 8004042:	eef0 8a60 	vmov.f32	s17, s1
 8004046:	eeb0 9a41 	vmov.f32	s18, s2
 800404a:	eef0 9a61 	vmov.f32	s19, s3
 800404e:	f000 f841 	bl	80040d4 <__fpclassifyd>
 8004052:	b168      	cbz	r0, 8004070 <fmax+0x38>
 8004054:	eeb0 0a49 	vmov.f32	s0, s18
 8004058:	eef0 0a69 	vmov.f32	s1, s19
 800405c:	f000 f83a 	bl	80040d4 <__fpclassifyd>
 8004060:	b150      	cbz	r0, 8004078 <fmax+0x40>
 8004062:	ec53 2b19 	vmov	r2, r3, d9
 8004066:	ec51 0b18 	vmov	r0, r1, d8
 800406a:	f7fc fcf9 	bl	8000a60 <__aeabi_dcmpgt>
 800406e:	b918      	cbnz	r0, 8004078 <fmax+0x40>
 8004070:	eeb0 8a49 	vmov.f32	s16, s18
 8004074:	eef0 8a69 	vmov.f32	s17, s19
 8004078:	eeb0 0a48 	vmov.f32	s0, s16
 800407c:	eef0 0a68 	vmov.f32	s1, s17
 8004080:	ecbd 8b04 	vpop	{d8-d9}
 8004084:	bd08      	pop	{r3, pc}

08004086 <fmin>:
 8004086:	b508      	push	{r3, lr}
 8004088:	ed2d 8b04 	vpush	{d8-d9}
 800408c:	eeb0 8a40 	vmov.f32	s16, s0
 8004090:	eef0 8a60 	vmov.f32	s17, s1
 8004094:	eeb0 9a41 	vmov.f32	s18, s2
 8004098:	eef0 9a61 	vmov.f32	s19, s3
 800409c:	f000 f81a 	bl	80040d4 <__fpclassifyd>
 80040a0:	b168      	cbz	r0, 80040be <fmin+0x38>
 80040a2:	eeb0 0a49 	vmov.f32	s0, s18
 80040a6:	eef0 0a69 	vmov.f32	s1, s19
 80040aa:	f000 f813 	bl	80040d4 <__fpclassifyd>
 80040ae:	b150      	cbz	r0, 80040c6 <fmin+0x40>
 80040b0:	ec53 2b19 	vmov	r2, r3, d9
 80040b4:	ec51 0b18 	vmov	r0, r1, d8
 80040b8:	f7fc fcb4 	bl	8000a24 <__aeabi_dcmplt>
 80040bc:	b918      	cbnz	r0, 80040c6 <fmin+0x40>
 80040be:	eeb0 8a49 	vmov.f32	s16, s18
 80040c2:	eef0 8a69 	vmov.f32	s17, s19
 80040c6:	eeb0 0a48 	vmov.f32	s0, s16
 80040ca:	eef0 0a68 	vmov.f32	s1, s17
 80040ce:	ecbd 8b04 	vpop	{d8-d9}
 80040d2:	bd08      	pop	{r3, pc}

080040d4 <__fpclassifyd>:
 80040d4:	ec51 0b10 	vmov	r0, r1, d0
 80040d8:	b510      	push	{r4, lr}
 80040da:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 80040de:	460b      	mov	r3, r1
 80040e0:	d019      	beq.n	8004116 <__fpclassifyd+0x42>
 80040e2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 80040e6:	490e      	ldr	r1, [pc, #56]	; (8004120 <__fpclassifyd+0x4c>)
 80040e8:	428a      	cmp	r2, r1
 80040ea:	d90e      	bls.n	800410a <__fpclassifyd+0x36>
 80040ec:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 80040f0:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 80040f4:	428a      	cmp	r2, r1
 80040f6:	d908      	bls.n	800410a <__fpclassifyd+0x36>
 80040f8:	4a0a      	ldr	r2, [pc, #40]	; (8004124 <__fpclassifyd+0x50>)
 80040fa:	4213      	tst	r3, r2
 80040fc:	d007      	beq.n	800410e <__fpclassifyd+0x3a>
 80040fe:	4294      	cmp	r4, r2
 8004100:	d107      	bne.n	8004112 <__fpclassifyd+0x3e>
 8004102:	fab0 f080 	clz	r0, r0
 8004106:	0940      	lsrs	r0, r0, #5
 8004108:	bd10      	pop	{r4, pc}
 800410a:	2004      	movs	r0, #4
 800410c:	e7fc      	b.n	8004108 <__fpclassifyd+0x34>
 800410e:	2003      	movs	r0, #3
 8004110:	e7fa      	b.n	8004108 <__fpclassifyd+0x34>
 8004112:	2000      	movs	r0, #0
 8004114:	e7f8      	b.n	8004108 <__fpclassifyd+0x34>
 8004116:	2800      	cmp	r0, #0
 8004118:	d1ee      	bne.n	80040f8 <__fpclassifyd+0x24>
 800411a:	2002      	movs	r0, #2
 800411c:	e7f4      	b.n	8004108 <__fpclassifyd+0x34>
 800411e:	bf00      	nop
 8004120:	7fdfffff 	.word	0x7fdfffff
 8004124:	7ff00000 	.word	0x7ff00000

08004128 <sin>:
 8004128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800412a:	ec53 2b10 	vmov	r2, r3, d0
 800412e:	4828      	ldr	r0, [pc, #160]	; (80041d0 <sin+0xa8>)
 8004130:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004134:	4281      	cmp	r1, r0
 8004136:	dc07      	bgt.n	8004148 <sin+0x20>
 8004138:	ed9f 1b23 	vldr	d1, [pc, #140]	; 80041c8 <sin+0xa0>
 800413c:	2000      	movs	r0, #0
 800413e:	b005      	add	sp, #20
 8004140:	f85d eb04 	ldr.w	lr, [sp], #4
 8004144:	f001 bcc0 	b.w	8005ac8 <__kernel_sin>
 8004148:	4822      	ldr	r0, [pc, #136]	; (80041d4 <sin+0xac>)
 800414a:	4281      	cmp	r1, r0
 800414c:	dd09      	ble.n	8004162 <sin+0x3a>
 800414e:	ee10 0a10 	vmov	r0, s0
 8004152:	4619      	mov	r1, r3
 8004154:	f7fc f83c 	bl	80001d0 <__aeabi_dsub>
 8004158:	ec41 0b10 	vmov	d0, r0, r1
 800415c:	b005      	add	sp, #20
 800415e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004162:	4668      	mov	r0, sp
 8004164:	f000 fdd8 	bl	8004d18 <__ieee754_rem_pio2>
 8004168:	f000 0003 	and.w	r0, r0, #3
 800416c:	2801      	cmp	r0, #1
 800416e:	d00c      	beq.n	800418a <sin+0x62>
 8004170:	2802      	cmp	r0, #2
 8004172:	d011      	beq.n	8004198 <sin+0x70>
 8004174:	b9f0      	cbnz	r0, 80041b4 <sin+0x8c>
 8004176:	ed9d 1b02 	vldr	d1, [sp, #8]
 800417a:	ed9d 0b00 	vldr	d0, [sp]
 800417e:	2001      	movs	r0, #1
 8004180:	f001 fca2 	bl	8005ac8 <__kernel_sin>
 8004184:	ec51 0b10 	vmov	r0, r1, d0
 8004188:	e7e6      	b.n	8004158 <sin+0x30>
 800418a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800418e:	ed9d 0b00 	vldr	d0, [sp]
 8004192:	f001 f881 	bl	8005298 <__kernel_cos>
 8004196:	e7f5      	b.n	8004184 <sin+0x5c>
 8004198:	ed9d 1b02 	vldr	d1, [sp, #8]
 800419c:	ed9d 0b00 	vldr	d0, [sp]
 80041a0:	2001      	movs	r0, #1
 80041a2:	f001 fc91 	bl	8005ac8 <__kernel_sin>
 80041a6:	ec53 2b10 	vmov	r2, r3, d0
 80041aa:	ee10 0a10 	vmov	r0, s0
 80041ae:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80041b2:	e7d1      	b.n	8004158 <sin+0x30>
 80041b4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80041b8:	ed9d 0b00 	vldr	d0, [sp]
 80041bc:	f001 f86c 	bl	8005298 <__kernel_cos>
 80041c0:	e7f1      	b.n	80041a6 <sin+0x7e>
 80041c2:	bf00      	nop
 80041c4:	f3af 8000 	nop.w
	...
 80041d0:	3fe921fb 	.word	0x3fe921fb
 80041d4:	7fefffff 	.word	0x7fefffff

080041d8 <pow>:
 80041d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041da:	ed2d 8b02 	vpush	{d8}
 80041de:	eeb0 8a40 	vmov.f32	s16, s0
 80041e2:	eef0 8a60 	vmov.f32	s17, s1
 80041e6:	ec55 4b11 	vmov	r4, r5, d1
 80041ea:	f000 f865 	bl	80042b8 <__ieee754_pow>
 80041ee:	4622      	mov	r2, r4
 80041f0:	462b      	mov	r3, r5
 80041f2:	4620      	mov	r0, r4
 80041f4:	4629      	mov	r1, r5
 80041f6:	ec57 6b10 	vmov	r6, r7, d0
 80041fa:	f7fc fc3b 	bl	8000a74 <__aeabi_dcmpun>
 80041fe:	2800      	cmp	r0, #0
 8004200:	d13b      	bne.n	800427a <pow+0xa2>
 8004202:	ec51 0b18 	vmov	r0, r1, d8
 8004206:	2200      	movs	r2, #0
 8004208:	2300      	movs	r3, #0
 800420a:	f7fc fc01 	bl	8000a10 <__aeabi_dcmpeq>
 800420e:	b1b8      	cbz	r0, 8004240 <pow+0x68>
 8004210:	2200      	movs	r2, #0
 8004212:	2300      	movs	r3, #0
 8004214:	4620      	mov	r0, r4
 8004216:	4629      	mov	r1, r5
 8004218:	f7fc fbfa 	bl	8000a10 <__aeabi_dcmpeq>
 800421c:	2800      	cmp	r0, #0
 800421e:	d146      	bne.n	80042ae <pow+0xd6>
 8004220:	ec45 4b10 	vmov	d0, r4, r5
 8004224:	f001 fd47 	bl	8005cb6 <finite>
 8004228:	b338      	cbz	r0, 800427a <pow+0xa2>
 800422a:	2200      	movs	r2, #0
 800422c:	2300      	movs	r3, #0
 800422e:	4620      	mov	r0, r4
 8004230:	4629      	mov	r1, r5
 8004232:	f7fc fbf7 	bl	8000a24 <__aeabi_dcmplt>
 8004236:	b300      	cbz	r0, 800427a <pow+0xa2>
 8004238:	f7ff fe78 	bl	8003f2c <__errno>
 800423c:	2322      	movs	r3, #34	; 0x22
 800423e:	e01b      	b.n	8004278 <pow+0xa0>
 8004240:	ec47 6b10 	vmov	d0, r6, r7
 8004244:	f001 fd37 	bl	8005cb6 <finite>
 8004248:	b9e0      	cbnz	r0, 8004284 <pow+0xac>
 800424a:	eeb0 0a48 	vmov.f32	s0, s16
 800424e:	eef0 0a68 	vmov.f32	s1, s17
 8004252:	f001 fd30 	bl	8005cb6 <finite>
 8004256:	b1a8      	cbz	r0, 8004284 <pow+0xac>
 8004258:	ec45 4b10 	vmov	d0, r4, r5
 800425c:	f001 fd2b 	bl	8005cb6 <finite>
 8004260:	b180      	cbz	r0, 8004284 <pow+0xac>
 8004262:	4632      	mov	r2, r6
 8004264:	463b      	mov	r3, r7
 8004266:	4630      	mov	r0, r6
 8004268:	4639      	mov	r1, r7
 800426a:	f7fc fc03 	bl	8000a74 <__aeabi_dcmpun>
 800426e:	2800      	cmp	r0, #0
 8004270:	d0e2      	beq.n	8004238 <pow+0x60>
 8004272:	f7ff fe5b 	bl	8003f2c <__errno>
 8004276:	2321      	movs	r3, #33	; 0x21
 8004278:	6003      	str	r3, [r0, #0]
 800427a:	ecbd 8b02 	vpop	{d8}
 800427e:	ec47 6b10 	vmov	d0, r6, r7
 8004282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004284:	2200      	movs	r2, #0
 8004286:	2300      	movs	r3, #0
 8004288:	4630      	mov	r0, r6
 800428a:	4639      	mov	r1, r7
 800428c:	f7fc fbc0 	bl	8000a10 <__aeabi_dcmpeq>
 8004290:	2800      	cmp	r0, #0
 8004292:	d0f2      	beq.n	800427a <pow+0xa2>
 8004294:	eeb0 0a48 	vmov.f32	s0, s16
 8004298:	eef0 0a68 	vmov.f32	s1, s17
 800429c:	f001 fd0b 	bl	8005cb6 <finite>
 80042a0:	2800      	cmp	r0, #0
 80042a2:	d0ea      	beq.n	800427a <pow+0xa2>
 80042a4:	ec45 4b10 	vmov	d0, r4, r5
 80042a8:	f001 fd05 	bl	8005cb6 <finite>
 80042ac:	e7c3      	b.n	8004236 <pow+0x5e>
 80042ae:	4f01      	ldr	r7, [pc, #4]	; (80042b4 <pow+0xdc>)
 80042b0:	2600      	movs	r6, #0
 80042b2:	e7e2      	b.n	800427a <pow+0xa2>
 80042b4:	3ff00000 	.word	0x3ff00000

080042b8 <__ieee754_pow>:
 80042b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042bc:	ed2d 8b06 	vpush	{d8-d10}
 80042c0:	b089      	sub	sp, #36	; 0x24
 80042c2:	ed8d 1b00 	vstr	d1, [sp]
 80042c6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80042ca:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80042ce:	ea58 0102 	orrs.w	r1, r8, r2
 80042d2:	ec57 6b10 	vmov	r6, r7, d0
 80042d6:	d115      	bne.n	8004304 <__ieee754_pow+0x4c>
 80042d8:	19b3      	adds	r3, r6, r6
 80042da:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80042de:	4152      	adcs	r2, r2
 80042e0:	4299      	cmp	r1, r3
 80042e2:	4b89      	ldr	r3, [pc, #548]	; (8004508 <__ieee754_pow+0x250>)
 80042e4:	4193      	sbcs	r3, r2
 80042e6:	f080 84d2 	bcs.w	8004c8e <__ieee754_pow+0x9d6>
 80042ea:	e9dd 2300 	ldrd	r2, r3, [sp]
 80042ee:	4630      	mov	r0, r6
 80042f0:	4639      	mov	r1, r7
 80042f2:	f7fb ff6f 	bl	80001d4 <__adddf3>
 80042f6:	ec41 0b10 	vmov	d0, r0, r1
 80042fa:	b009      	add	sp, #36	; 0x24
 80042fc:	ecbd 8b06 	vpop	{d8-d10}
 8004300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004304:	4b81      	ldr	r3, [pc, #516]	; (800450c <__ieee754_pow+0x254>)
 8004306:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800430a:	429c      	cmp	r4, r3
 800430c:	ee10 aa10 	vmov	sl, s0
 8004310:	463d      	mov	r5, r7
 8004312:	dc06      	bgt.n	8004322 <__ieee754_pow+0x6a>
 8004314:	d101      	bne.n	800431a <__ieee754_pow+0x62>
 8004316:	2e00      	cmp	r6, #0
 8004318:	d1e7      	bne.n	80042ea <__ieee754_pow+0x32>
 800431a:	4598      	cmp	r8, r3
 800431c:	dc01      	bgt.n	8004322 <__ieee754_pow+0x6a>
 800431e:	d10f      	bne.n	8004340 <__ieee754_pow+0x88>
 8004320:	b172      	cbz	r2, 8004340 <__ieee754_pow+0x88>
 8004322:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8004326:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800432a:	ea55 050a 	orrs.w	r5, r5, sl
 800432e:	d1dc      	bne.n	80042ea <__ieee754_pow+0x32>
 8004330:	e9dd 3200 	ldrd	r3, r2, [sp]
 8004334:	18db      	adds	r3, r3, r3
 8004336:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800433a:	4152      	adcs	r2, r2
 800433c:	429d      	cmp	r5, r3
 800433e:	e7d0      	b.n	80042e2 <__ieee754_pow+0x2a>
 8004340:	2d00      	cmp	r5, #0
 8004342:	da3b      	bge.n	80043bc <__ieee754_pow+0x104>
 8004344:	4b72      	ldr	r3, [pc, #456]	; (8004510 <__ieee754_pow+0x258>)
 8004346:	4598      	cmp	r8, r3
 8004348:	dc51      	bgt.n	80043ee <__ieee754_pow+0x136>
 800434a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800434e:	4598      	cmp	r8, r3
 8004350:	f340 84ac 	ble.w	8004cac <__ieee754_pow+0x9f4>
 8004354:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004358:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800435c:	2b14      	cmp	r3, #20
 800435e:	dd0f      	ble.n	8004380 <__ieee754_pow+0xc8>
 8004360:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004364:	fa22 f103 	lsr.w	r1, r2, r3
 8004368:	fa01 f303 	lsl.w	r3, r1, r3
 800436c:	4293      	cmp	r3, r2
 800436e:	f040 849d 	bne.w	8004cac <__ieee754_pow+0x9f4>
 8004372:	f001 0101 	and.w	r1, r1, #1
 8004376:	f1c1 0302 	rsb	r3, r1, #2
 800437a:	9304      	str	r3, [sp, #16]
 800437c:	b182      	cbz	r2, 80043a0 <__ieee754_pow+0xe8>
 800437e:	e05f      	b.n	8004440 <__ieee754_pow+0x188>
 8004380:	2a00      	cmp	r2, #0
 8004382:	d15b      	bne.n	800443c <__ieee754_pow+0x184>
 8004384:	f1c3 0314 	rsb	r3, r3, #20
 8004388:	fa48 f103 	asr.w	r1, r8, r3
 800438c:	fa01 f303 	lsl.w	r3, r1, r3
 8004390:	4543      	cmp	r3, r8
 8004392:	f040 8488 	bne.w	8004ca6 <__ieee754_pow+0x9ee>
 8004396:	f001 0101 	and.w	r1, r1, #1
 800439a:	f1c1 0302 	rsb	r3, r1, #2
 800439e:	9304      	str	r3, [sp, #16]
 80043a0:	4b5c      	ldr	r3, [pc, #368]	; (8004514 <__ieee754_pow+0x25c>)
 80043a2:	4598      	cmp	r8, r3
 80043a4:	d132      	bne.n	800440c <__ieee754_pow+0x154>
 80043a6:	f1b9 0f00 	cmp.w	r9, #0
 80043aa:	f280 8478 	bge.w	8004c9e <__ieee754_pow+0x9e6>
 80043ae:	4959      	ldr	r1, [pc, #356]	; (8004514 <__ieee754_pow+0x25c>)
 80043b0:	4632      	mov	r2, r6
 80043b2:	463b      	mov	r3, r7
 80043b4:	2000      	movs	r0, #0
 80043b6:	f7fc f9ed 	bl	8000794 <__aeabi_ddiv>
 80043ba:	e79c      	b.n	80042f6 <__ieee754_pow+0x3e>
 80043bc:	2300      	movs	r3, #0
 80043be:	9304      	str	r3, [sp, #16]
 80043c0:	2a00      	cmp	r2, #0
 80043c2:	d13d      	bne.n	8004440 <__ieee754_pow+0x188>
 80043c4:	4b51      	ldr	r3, [pc, #324]	; (800450c <__ieee754_pow+0x254>)
 80043c6:	4598      	cmp	r8, r3
 80043c8:	d1ea      	bne.n	80043a0 <__ieee754_pow+0xe8>
 80043ca:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80043ce:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80043d2:	ea53 030a 	orrs.w	r3, r3, sl
 80043d6:	f000 845a 	beq.w	8004c8e <__ieee754_pow+0x9d6>
 80043da:	4b4f      	ldr	r3, [pc, #316]	; (8004518 <__ieee754_pow+0x260>)
 80043dc:	429c      	cmp	r4, r3
 80043de:	dd08      	ble.n	80043f2 <__ieee754_pow+0x13a>
 80043e0:	f1b9 0f00 	cmp.w	r9, #0
 80043e4:	f2c0 8457 	blt.w	8004c96 <__ieee754_pow+0x9de>
 80043e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80043ec:	e783      	b.n	80042f6 <__ieee754_pow+0x3e>
 80043ee:	2302      	movs	r3, #2
 80043f0:	e7e5      	b.n	80043be <__ieee754_pow+0x106>
 80043f2:	f1b9 0f00 	cmp.w	r9, #0
 80043f6:	f04f 0000 	mov.w	r0, #0
 80043fa:	f04f 0100 	mov.w	r1, #0
 80043fe:	f6bf af7a 	bge.w	80042f6 <__ieee754_pow+0x3e>
 8004402:	e9dd 0300 	ldrd	r0, r3, [sp]
 8004406:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800440a:	e774      	b.n	80042f6 <__ieee754_pow+0x3e>
 800440c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8004410:	d106      	bne.n	8004420 <__ieee754_pow+0x168>
 8004412:	4632      	mov	r2, r6
 8004414:	463b      	mov	r3, r7
 8004416:	4630      	mov	r0, r6
 8004418:	4639      	mov	r1, r7
 800441a:	f7fc f891 	bl	8000540 <__aeabi_dmul>
 800441e:	e76a      	b.n	80042f6 <__ieee754_pow+0x3e>
 8004420:	4b3e      	ldr	r3, [pc, #248]	; (800451c <__ieee754_pow+0x264>)
 8004422:	4599      	cmp	r9, r3
 8004424:	d10c      	bne.n	8004440 <__ieee754_pow+0x188>
 8004426:	2d00      	cmp	r5, #0
 8004428:	db0a      	blt.n	8004440 <__ieee754_pow+0x188>
 800442a:	ec47 6b10 	vmov	d0, r6, r7
 800442e:	b009      	add	sp, #36	; 0x24
 8004430:	ecbd 8b06 	vpop	{d8-d10}
 8004434:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004438:	f000 be7a 	b.w	8005130 <__ieee754_sqrt>
 800443c:	2300      	movs	r3, #0
 800443e:	9304      	str	r3, [sp, #16]
 8004440:	ec47 6b10 	vmov	d0, r6, r7
 8004444:	f001 fc2e 	bl	8005ca4 <fabs>
 8004448:	ec51 0b10 	vmov	r0, r1, d0
 800444c:	f1ba 0f00 	cmp.w	sl, #0
 8004450:	d129      	bne.n	80044a6 <__ieee754_pow+0x1ee>
 8004452:	b124      	cbz	r4, 800445e <__ieee754_pow+0x1a6>
 8004454:	4b2f      	ldr	r3, [pc, #188]	; (8004514 <__ieee754_pow+0x25c>)
 8004456:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800445a:	429a      	cmp	r2, r3
 800445c:	d123      	bne.n	80044a6 <__ieee754_pow+0x1ee>
 800445e:	f1b9 0f00 	cmp.w	r9, #0
 8004462:	da05      	bge.n	8004470 <__ieee754_pow+0x1b8>
 8004464:	4602      	mov	r2, r0
 8004466:	460b      	mov	r3, r1
 8004468:	2000      	movs	r0, #0
 800446a:	492a      	ldr	r1, [pc, #168]	; (8004514 <__ieee754_pow+0x25c>)
 800446c:	f7fc f992 	bl	8000794 <__aeabi_ddiv>
 8004470:	2d00      	cmp	r5, #0
 8004472:	f6bf af40 	bge.w	80042f6 <__ieee754_pow+0x3e>
 8004476:	9b04      	ldr	r3, [sp, #16]
 8004478:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800447c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004480:	4323      	orrs	r3, r4
 8004482:	d108      	bne.n	8004496 <__ieee754_pow+0x1de>
 8004484:	4602      	mov	r2, r0
 8004486:	460b      	mov	r3, r1
 8004488:	4610      	mov	r0, r2
 800448a:	4619      	mov	r1, r3
 800448c:	f7fb fea0 	bl	80001d0 <__aeabi_dsub>
 8004490:	4602      	mov	r2, r0
 8004492:	460b      	mov	r3, r1
 8004494:	e78f      	b.n	80043b6 <__ieee754_pow+0xfe>
 8004496:	9b04      	ldr	r3, [sp, #16]
 8004498:	2b01      	cmp	r3, #1
 800449a:	f47f af2c 	bne.w	80042f6 <__ieee754_pow+0x3e>
 800449e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80044a2:	4619      	mov	r1, r3
 80044a4:	e727      	b.n	80042f6 <__ieee754_pow+0x3e>
 80044a6:	0feb      	lsrs	r3, r5, #31
 80044a8:	3b01      	subs	r3, #1
 80044aa:	9306      	str	r3, [sp, #24]
 80044ac:	9a06      	ldr	r2, [sp, #24]
 80044ae:	9b04      	ldr	r3, [sp, #16]
 80044b0:	4313      	orrs	r3, r2
 80044b2:	d102      	bne.n	80044ba <__ieee754_pow+0x202>
 80044b4:	4632      	mov	r2, r6
 80044b6:	463b      	mov	r3, r7
 80044b8:	e7e6      	b.n	8004488 <__ieee754_pow+0x1d0>
 80044ba:	4b19      	ldr	r3, [pc, #100]	; (8004520 <__ieee754_pow+0x268>)
 80044bc:	4598      	cmp	r8, r3
 80044be:	f340 80fb 	ble.w	80046b8 <__ieee754_pow+0x400>
 80044c2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80044c6:	4598      	cmp	r8, r3
 80044c8:	4b13      	ldr	r3, [pc, #76]	; (8004518 <__ieee754_pow+0x260>)
 80044ca:	dd0c      	ble.n	80044e6 <__ieee754_pow+0x22e>
 80044cc:	429c      	cmp	r4, r3
 80044ce:	dc0f      	bgt.n	80044f0 <__ieee754_pow+0x238>
 80044d0:	f1b9 0f00 	cmp.w	r9, #0
 80044d4:	da0f      	bge.n	80044f6 <__ieee754_pow+0x23e>
 80044d6:	2000      	movs	r0, #0
 80044d8:	b009      	add	sp, #36	; 0x24
 80044da:	ecbd 8b06 	vpop	{d8-d10}
 80044de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044e2:	f001 bbd6 	b.w	8005c92 <__math_oflow>
 80044e6:	429c      	cmp	r4, r3
 80044e8:	dbf2      	blt.n	80044d0 <__ieee754_pow+0x218>
 80044ea:	4b0a      	ldr	r3, [pc, #40]	; (8004514 <__ieee754_pow+0x25c>)
 80044ec:	429c      	cmp	r4, r3
 80044ee:	dd19      	ble.n	8004524 <__ieee754_pow+0x26c>
 80044f0:	f1b9 0f00 	cmp.w	r9, #0
 80044f4:	dcef      	bgt.n	80044d6 <__ieee754_pow+0x21e>
 80044f6:	2000      	movs	r0, #0
 80044f8:	b009      	add	sp, #36	; 0x24
 80044fa:	ecbd 8b06 	vpop	{d8-d10}
 80044fe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004502:	f001 bbbd 	b.w	8005c80 <__math_uflow>
 8004506:	bf00      	nop
 8004508:	fff00000 	.word	0xfff00000
 800450c:	7ff00000 	.word	0x7ff00000
 8004510:	433fffff 	.word	0x433fffff
 8004514:	3ff00000 	.word	0x3ff00000
 8004518:	3fefffff 	.word	0x3fefffff
 800451c:	3fe00000 	.word	0x3fe00000
 8004520:	41e00000 	.word	0x41e00000
 8004524:	4b60      	ldr	r3, [pc, #384]	; (80046a8 <__ieee754_pow+0x3f0>)
 8004526:	2200      	movs	r2, #0
 8004528:	f7fb fe52 	bl	80001d0 <__aeabi_dsub>
 800452c:	a354      	add	r3, pc, #336	; (adr r3, 8004680 <__ieee754_pow+0x3c8>)
 800452e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004532:	4604      	mov	r4, r0
 8004534:	460d      	mov	r5, r1
 8004536:	f7fc f803 	bl	8000540 <__aeabi_dmul>
 800453a:	a353      	add	r3, pc, #332	; (adr r3, 8004688 <__ieee754_pow+0x3d0>)
 800453c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004540:	4606      	mov	r6, r0
 8004542:	460f      	mov	r7, r1
 8004544:	4620      	mov	r0, r4
 8004546:	4629      	mov	r1, r5
 8004548:	f7fb fffa 	bl	8000540 <__aeabi_dmul>
 800454c:	4b57      	ldr	r3, [pc, #348]	; (80046ac <__ieee754_pow+0x3f4>)
 800454e:	4682      	mov	sl, r0
 8004550:	468b      	mov	fp, r1
 8004552:	2200      	movs	r2, #0
 8004554:	4620      	mov	r0, r4
 8004556:	4629      	mov	r1, r5
 8004558:	f7fb fff2 	bl	8000540 <__aeabi_dmul>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	a14b      	add	r1, pc, #300	; (adr r1, 8004690 <__ieee754_pow+0x3d8>)
 8004562:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004566:	f7fb fe33 	bl	80001d0 <__aeabi_dsub>
 800456a:	4622      	mov	r2, r4
 800456c:	462b      	mov	r3, r5
 800456e:	f7fb ffe7 	bl	8000540 <__aeabi_dmul>
 8004572:	4602      	mov	r2, r0
 8004574:	460b      	mov	r3, r1
 8004576:	2000      	movs	r0, #0
 8004578:	494d      	ldr	r1, [pc, #308]	; (80046b0 <__ieee754_pow+0x3f8>)
 800457a:	f7fb fe29 	bl	80001d0 <__aeabi_dsub>
 800457e:	4622      	mov	r2, r4
 8004580:	4680      	mov	r8, r0
 8004582:	4689      	mov	r9, r1
 8004584:	462b      	mov	r3, r5
 8004586:	4620      	mov	r0, r4
 8004588:	4629      	mov	r1, r5
 800458a:	f7fb ffd9 	bl	8000540 <__aeabi_dmul>
 800458e:	4602      	mov	r2, r0
 8004590:	460b      	mov	r3, r1
 8004592:	4640      	mov	r0, r8
 8004594:	4649      	mov	r1, r9
 8004596:	f7fb ffd3 	bl	8000540 <__aeabi_dmul>
 800459a:	a33f      	add	r3, pc, #252	; (adr r3, 8004698 <__ieee754_pow+0x3e0>)
 800459c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045a0:	f7fb ffce 	bl	8000540 <__aeabi_dmul>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	4650      	mov	r0, sl
 80045aa:	4659      	mov	r1, fp
 80045ac:	f7fb fe10 	bl	80001d0 <__aeabi_dsub>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	4680      	mov	r8, r0
 80045b6:	4689      	mov	r9, r1
 80045b8:	4630      	mov	r0, r6
 80045ba:	4639      	mov	r1, r7
 80045bc:	f7fb fe0a 	bl	80001d4 <__adddf3>
 80045c0:	2000      	movs	r0, #0
 80045c2:	4632      	mov	r2, r6
 80045c4:	463b      	mov	r3, r7
 80045c6:	4604      	mov	r4, r0
 80045c8:	460d      	mov	r5, r1
 80045ca:	f7fb fe01 	bl	80001d0 <__aeabi_dsub>
 80045ce:	4602      	mov	r2, r0
 80045d0:	460b      	mov	r3, r1
 80045d2:	4640      	mov	r0, r8
 80045d4:	4649      	mov	r1, r9
 80045d6:	f7fb fdfb 	bl	80001d0 <__aeabi_dsub>
 80045da:	9b04      	ldr	r3, [sp, #16]
 80045dc:	9a06      	ldr	r2, [sp, #24]
 80045de:	3b01      	subs	r3, #1
 80045e0:	4313      	orrs	r3, r2
 80045e2:	4682      	mov	sl, r0
 80045e4:	468b      	mov	fp, r1
 80045e6:	f040 81e7 	bne.w	80049b8 <__ieee754_pow+0x700>
 80045ea:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 80046a0 <__ieee754_pow+0x3e8>
 80045ee:	eeb0 8a47 	vmov.f32	s16, s14
 80045f2:	eef0 8a67 	vmov.f32	s17, s15
 80045f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80045fa:	2600      	movs	r6, #0
 80045fc:	4632      	mov	r2, r6
 80045fe:	463b      	mov	r3, r7
 8004600:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004604:	f7fb fde4 	bl	80001d0 <__aeabi_dsub>
 8004608:	4622      	mov	r2, r4
 800460a:	462b      	mov	r3, r5
 800460c:	f7fb ff98 	bl	8000540 <__aeabi_dmul>
 8004610:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004614:	4680      	mov	r8, r0
 8004616:	4689      	mov	r9, r1
 8004618:	4650      	mov	r0, sl
 800461a:	4659      	mov	r1, fp
 800461c:	f7fb ff90 	bl	8000540 <__aeabi_dmul>
 8004620:	4602      	mov	r2, r0
 8004622:	460b      	mov	r3, r1
 8004624:	4640      	mov	r0, r8
 8004626:	4649      	mov	r1, r9
 8004628:	f7fb fdd4 	bl	80001d4 <__adddf3>
 800462c:	4632      	mov	r2, r6
 800462e:	463b      	mov	r3, r7
 8004630:	4680      	mov	r8, r0
 8004632:	4689      	mov	r9, r1
 8004634:	4620      	mov	r0, r4
 8004636:	4629      	mov	r1, r5
 8004638:	f7fb ff82 	bl	8000540 <__aeabi_dmul>
 800463c:	460b      	mov	r3, r1
 800463e:	4604      	mov	r4, r0
 8004640:	460d      	mov	r5, r1
 8004642:	4602      	mov	r2, r0
 8004644:	4649      	mov	r1, r9
 8004646:	4640      	mov	r0, r8
 8004648:	f7fb fdc4 	bl	80001d4 <__adddf3>
 800464c:	4b19      	ldr	r3, [pc, #100]	; (80046b4 <__ieee754_pow+0x3fc>)
 800464e:	4299      	cmp	r1, r3
 8004650:	ec45 4b19 	vmov	d9, r4, r5
 8004654:	4606      	mov	r6, r0
 8004656:	460f      	mov	r7, r1
 8004658:	468b      	mov	fp, r1
 800465a:	f340 82f1 	ble.w	8004c40 <__ieee754_pow+0x988>
 800465e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004662:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004666:	4303      	orrs	r3, r0
 8004668:	f000 81e4 	beq.w	8004a34 <__ieee754_pow+0x77c>
 800466c:	ec51 0b18 	vmov	r0, r1, d8
 8004670:	2200      	movs	r2, #0
 8004672:	2300      	movs	r3, #0
 8004674:	f7fc f9d6 	bl	8000a24 <__aeabi_dcmplt>
 8004678:	3800      	subs	r0, #0
 800467a:	bf18      	it	ne
 800467c:	2001      	movne	r0, #1
 800467e:	e72b      	b.n	80044d8 <__ieee754_pow+0x220>
 8004680:	60000000 	.word	0x60000000
 8004684:	3ff71547 	.word	0x3ff71547
 8004688:	f85ddf44 	.word	0xf85ddf44
 800468c:	3e54ae0b 	.word	0x3e54ae0b
 8004690:	55555555 	.word	0x55555555
 8004694:	3fd55555 	.word	0x3fd55555
 8004698:	652b82fe 	.word	0x652b82fe
 800469c:	3ff71547 	.word	0x3ff71547
 80046a0:	00000000 	.word	0x00000000
 80046a4:	bff00000 	.word	0xbff00000
 80046a8:	3ff00000 	.word	0x3ff00000
 80046ac:	3fd00000 	.word	0x3fd00000
 80046b0:	3fe00000 	.word	0x3fe00000
 80046b4:	408fffff 	.word	0x408fffff
 80046b8:	4bd5      	ldr	r3, [pc, #852]	; (8004a10 <__ieee754_pow+0x758>)
 80046ba:	402b      	ands	r3, r5
 80046bc:	2200      	movs	r2, #0
 80046be:	b92b      	cbnz	r3, 80046cc <__ieee754_pow+0x414>
 80046c0:	4bd4      	ldr	r3, [pc, #848]	; (8004a14 <__ieee754_pow+0x75c>)
 80046c2:	f7fb ff3d 	bl	8000540 <__aeabi_dmul>
 80046c6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80046ca:	460c      	mov	r4, r1
 80046cc:	1523      	asrs	r3, r4, #20
 80046ce:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80046d2:	4413      	add	r3, r2
 80046d4:	9305      	str	r3, [sp, #20]
 80046d6:	4bd0      	ldr	r3, [pc, #832]	; (8004a18 <__ieee754_pow+0x760>)
 80046d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80046dc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80046e0:	429c      	cmp	r4, r3
 80046e2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80046e6:	dd08      	ble.n	80046fa <__ieee754_pow+0x442>
 80046e8:	4bcc      	ldr	r3, [pc, #816]	; (8004a1c <__ieee754_pow+0x764>)
 80046ea:	429c      	cmp	r4, r3
 80046ec:	f340 8162 	ble.w	80049b4 <__ieee754_pow+0x6fc>
 80046f0:	9b05      	ldr	r3, [sp, #20]
 80046f2:	3301      	adds	r3, #1
 80046f4:	9305      	str	r3, [sp, #20]
 80046f6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80046fa:	2400      	movs	r4, #0
 80046fc:	00e3      	lsls	r3, r4, #3
 80046fe:	9307      	str	r3, [sp, #28]
 8004700:	4bc7      	ldr	r3, [pc, #796]	; (8004a20 <__ieee754_pow+0x768>)
 8004702:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004706:	ed93 7b00 	vldr	d7, [r3]
 800470a:	4629      	mov	r1, r5
 800470c:	ec53 2b17 	vmov	r2, r3, d7
 8004710:	eeb0 9a47 	vmov.f32	s18, s14
 8004714:	eef0 9a67 	vmov.f32	s19, s15
 8004718:	4682      	mov	sl, r0
 800471a:	f7fb fd59 	bl	80001d0 <__aeabi_dsub>
 800471e:	4652      	mov	r2, sl
 8004720:	4606      	mov	r6, r0
 8004722:	460f      	mov	r7, r1
 8004724:	462b      	mov	r3, r5
 8004726:	ec51 0b19 	vmov	r0, r1, d9
 800472a:	f7fb fd53 	bl	80001d4 <__adddf3>
 800472e:	4602      	mov	r2, r0
 8004730:	460b      	mov	r3, r1
 8004732:	2000      	movs	r0, #0
 8004734:	49bb      	ldr	r1, [pc, #748]	; (8004a24 <__ieee754_pow+0x76c>)
 8004736:	f7fc f82d 	bl	8000794 <__aeabi_ddiv>
 800473a:	ec41 0b1a 	vmov	d10, r0, r1
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4630      	mov	r0, r6
 8004744:	4639      	mov	r1, r7
 8004746:	f7fb fefb 	bl	8000540 <__aeabi_dmul>
 800474a:	2300      	movs	r3, #0
 800474c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004750:	9302      	str	r3, [sp, #8]
 8004752:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8004756:	46ab      	mov	fp, r5
 8004758:	106d      	asrs	r5, r5, #1
 800475a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800475e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004762:	ec41 0b18 	vmov	d8, r0, r1
 8004766:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800476a:	2200      	movs	r2, #0
 800476c:	4640      	mov	r0, r8
 800476e:	4649      	mov	r1, r9
 8004770:	4614      	mov	r4, r2
 8004772:	461d      	mov	r5, r3
 8004774:	f7fb fee4 	bl	8000540 <__aeabi_dmul>
 8004778:	4602      	mov	r2, r0
 800477a:	460b      	mov	r3, r1
 800477c:	4630      	mov	r0, r6
 800477e:	4639      	mov	r1, r7
 8004780:	f7fb fd26 	bl	80001d0 <__aeabi_dsub>
 8004784:	ec53 2b19 	vmov	r2, r3, d9
 8004788:	4606      	mov	r6, r0
 800478a:	460f      	mov	r7, r1
 800478c:	4620      	mov	r0, r4
 800478e:	4629      	mov	r1, r5
 8004790:	f7fb fd1e 	bl	80001d0 <__aeabi_dsub>
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	4650      	mov	r0, sl
 800479a:	4659      	mov	r1, fp
 800479c:	f7fb fd18 	bl	80001d0 <__aeabi_dsub>
 80047a0:	4642      	mov	r2, r8
 80047a2:	464b      	mov	r3, r9
 80047a4:	f7fb fecc 	bl	8000540 <__aeabi_dmul>
 80047a8:	4602      	mov	r2, r0
 80047aa:	460b      	mov	r3, r1
 80047ac:	4630      	mov	r0, r6
 80047ae:	4639      	mov	r1, r7
 80047b0:	f7fb fd0e 	bl	80001d0 <__aeabi_dsub>
 80047b4:	ec53 2b1a 	vmov	r2, r3, d10
 80047b8:	f7fb fec2 	bl	8000540 <__aeabi_dmul>
 80047bc:	ec53 2b18 	vmov	r2, r3, d8
 80047c0:	ec41 0b19 	vmov	d9, r0, r1
 80047c4:	ec51 0b18 	vmov	r0, r1, d8
 80047c8:	f7fb feba 	bl	8000540 <__aeabi_dmul>
 80047cc:	a37c      	add	r3, pc, #496	; (adr r3, 80049c0 <__ieee754_pow+0x708>)
 80047ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047d2:	4604      	mov	r4, r0
 80047d4:	460d      	mov	r5, r1
 80047d6:	f7fb feb3 	bl	8000540 <__aeabi_dmul>
 80047da:	a37b      	add	r3, pc, #492	; (adr r3, 80049c8 <__ieee754_pow+0x710>)
 80047dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e0:	f7fb fcf8 	bl	80001d4 <__adddf3>
 80047e4:	4622      	mov	r2, r4
 80047e6:	462b      	mov	r3, r5
 80047e8:	f7fb feaa 	bl	8000540 <__aeabi_dmul>
 80047ec:	a378      	add	r3, pc, #480	; (adr r3, 80049d0 <__ieee754_pow+0x718>)
 80047ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f2:	f7fb fcef 	bl	80001d4 <__adddf3>
 80047f6:	4622      	mov	r2, r4
 80047f8:	462b      	mov	r3, r5
 80047fa:	f7fb fea1 	bl	8000540 <__aeabi_dmul>
 80047fe:	a376      	add	r3, pc, #472	; (adr r3, 80049d8 <__ieee754_pow+0x720>)
 8004800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004804:	f7fb fce6 	bl	80001d4 <__adddf3>
 8004808:	4622      	mov	r2, r4
 800480a:	462b      	mov	r3, r5
 800480c:	f7fb fe98 	bl	8000540 <__aeabi_dmul>
 8004810:	a373      	add	r3, pc, #460	; (adr r3, 80049e0 <__ieee754_pow+0x728>)
 8004812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004816:	f7fb fcdd 	bl	80001d4 <__adddf3>
 800481a:	4622      	mov	r2, r4
 800481c:	462b      	mov	r3, r5
 800481e:	f7fb fe8f 	bl	8000540 <__aeabi_dmul>
 8004822:	a371      	add	r3, pc, #452	; (adr r3, 80049e8 <__ieee754_pow+0x730>)
 8004824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004828:	f7fb fcd4 	bl	80001d4 <__adddf3>
 800482c:	4622      	mov	r2, r4
 800482e:	4606      	mov	r6, r0
 8004830:	460f      	mov	r7, r1
 8004832:	462b      	mov	r3, r5
 8004834:	4620      	mov	r0, r4
 8004836:	4629      	mov	r1, r5
 8004838:	f7fb fe82 	bl	8000540 <__aeabi_dmul>
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	4630      	mov	r0, r6
 8004842:	4639      	mov	r1, r7
 8004844:	f7fb fe7c 	bl	8000540 <__aeabi_dmul>
 8004848:	4642      	mov	r2, r8
 800484a:	4604      	mov	r4, r0
 800484c:	460d      	mov	r5, r1
 800484e:	464b      	mov	r3, r9
 8004850:	ec51 0b18 	vmov	r0, r1, d8
 8004854:	f7fb fcbe 	bl	80001d4 <__adddf3>
 8004858:	ec53 2b19 	vmov	r2, r3, d9
 800485c:	f7fb fe70 	bl	8000540 <__aeabi_dmul>
 8004860:	4622      	mov	r2, r4
 8004862:	462b      	mov	r3, r5
 8004864:	f7fb fcb6 	bl	80001d4 <__adddf3>
 8004868:	4642      	mov	r2, r8
 800486a:	4682      	mov	sl, r0
 800486c:	468b      	mov	fp, r1
 800486e:	464b      	mov	r3, r9
 8004870:	4640      	mov	r0, r8
 8004872:	4649      	mov	r1, r9
 8004874:	f7fb fe64 	bl	8000540 <__aeabi_dmul>
 8004878:	4b6b      	ldr	r3, [pc, #428]	; (8004a28 <__ieee754_pow+0x770>)
 800487a:	2200      	movs	r2, #0
 800487c:	4606      	mov	r6, r0
 800487e:	460f      	mov	r7, r1
 8004880:	f7fb fca8 	bl	80001d4 <__adddf3>
 8004884:	4652      	mov	r2, sl
 8004886:	465b      	mov	r3, fp
 8004888:	f7fb fca4 	bl	80001d4 <__adddf3>
 800488c:	2000      	movs	r0, #0
 800488e:	4604      	mov	r4, r0
 8004890:	460d      	mov	r5, r1
 8004892:	4602      	mov	r2, r0
 8004894:	460b      	mov	r3, r1
 8004896:	4640      	mov	r0, r8
 8004898:	4649      	mov	r1, r9
 800489a:	f7fb fe51 	bl	8000540 <__aeabi_dmul>
 800489e:	4b62      	ldr	r3, [pc, #392]	; (8004a28 <__ieee754_pow+0x770>)
 80048a0:	4680      	mov	r8, r0
 80048a2:	4689      	mov	r9, r1
 80048a4:	2200      	movs	r2, #0
 80048a6:	4620      	mov	r0, r4
 80048a8:	4629      	mov	r1, r5
 80048aa:	f7fb fc91 	bl	80001d0 <__aeabi_dsub>
 80048ae:	4632      	mov	r2, r6
 80048b0:	463b      	mov	r3, r7
 80048b2:	f7fb fc8d 	bl	80001d0 <__aeabi_dsub>
 80048b6:	4602      	mov	r2, r0
 80048b8:	460b      	mov	r3, r1
 80048ba:	4650      	mov	r0, sl
 80048bc:	4659      	mov	r1, fp
 80048be:	f7fb fc87 	bl	80001d0 <__aeabi_dsub>
 80048c2:	ec53 2b18 	vmov	r2, r3, d8
 80048c6:	f7fb fe3b 	bl	8000540 <__aeabi_dmul>
 80048ca:	4622      	mov	r2, r4
 80048cc:	4606      	mov	r6, r0
 80048ce:	460f      	mov	r7, r1
 80048d0:	462b      	mov	r3, r5
 80048d2:	ec51 0b19 	vmov	r0, r1, d9
 80048d6:	f7fb fe33 	bl	8000540 <__aeabi_dmul>
 80048da:	4602      	mov	r2, r0
 80048dc:	460b      	mov	r3, r1
 80048de:	4630      	mov	r0, r6
 80048e0:	4639      	mov	r1, r7
 80048e2:	f7fb fc77 	bl	80001d4 <__adddf3>
 80048e6:	4606      	mov	r6, r0
 80048e8:	460f      	mov	r7, r1
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	4640      	mov	r0, r8
 80048f0:	4649      	mov	r1, r9
 80048f2:	f7fb fc6f 	bl	80001d4 <__adddf3>
 80048f6:	a33e      	add	r3, pc, #248	; (adr r3, 80049f0 <__ieee754_pow+0x738>)
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	2000      	movs	r0, #0
 80048fe:	4604      	mov	r4, r0
 8004900:	460d      	mov	r5, r1
 8004902:	f7fb fe1d 	bl	8000540 <__aeabi_dmul>
 8004906:	4642      	mov	r2, r8
 8004908:	ec41 0b18 	vmov	d8, r0, r1
 800490c:	464b      	mov	r3, r9
 800490e:	4620      	mov	r0, r4
 8004910:	4629      	mov	r1, r5
 8004912:	f7fb fc5d 	bl	80001d0 <__aeabi_dsub>
 8004916:	4602      	mov	r2, r0
 8004918:	460b      	mov	r3, r1
 800491a:	4630      	mov	r0, r6
 800491c:	4639      	mov	r1, r7
 800491e:	f7fb fc57 	bl	80001d0 <__aeabi_dsub>
 8004922:	a335      	add	r3, pc, #212	; (adr r3, 80049f8 <__ieee754_pow+0x740>)
 8004924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004928:	f7fb fe0a 	bl	8000540 <__aeabi_dmul>
 800492c:	a334      	add	r3, pc, #208	; (adr r3, 8004a00 <__ieee754_pow+0x748>)
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	4606      	mov	r6, r0
 8004934:	460f      	mov	r7, r1
 8004936:	4620      	mov	r0, r4
 8004938:	4629      	mov	r1, r5
 800493a:	f7fb fe01 	bl	8000540 <__aeabi_dmul>
 800493e:	4602      	mov	r2, r0
 8004940:	460b      	mov	r3, r1
 8004942:	4630      	mov	r0, r6
 8004944:	4639      	mov	r1, r7
 8004946:	f7fb fc45 	bl	80001d4 <__adddf3>
 800494a:	9a07      	ldr	r2, [sp, #28]
 800494c:	4b37      	ldr	r3, [pc, #220]	; (8004a2c <__ieee754_pow+0x774>)
 800494e:	4413      	add	r3, r2
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	f7fb fc3e 	bl	80001d4 <__adddf3>
 8004958:	4682      	mov	sl, r0
 800495a:	9805      	ldr	r0, [sp, #20]
 800495c:	468b      	mov	fp, r1
 800495e:	f7fb fd85 	bl	800046c <__aeabi_i2d>
 8004962:	9a07      	ldr	r2, [sp, #28]
 8004964:	4b32      	ldr	r3, [pc, #200]	; (8004a30 <__ieee754_pow+0x778>)
 8004966:	4413      	add	r3, r2
 8004968:	e9d3 8900 	ldrd	r8, r9, [r3]
 800496c:	4606      	mov	r6, r0
 800496e:	460f      	mov	r7, r1
 8004970:	4652      	mov	r2, sl
 8004972:	465b      	mov	r3, fp
 8004974:	ec51 0b18 	vmov	r0, r1, d8
 8004978:	f7fb fc2c 	bl	80001d4 <__adddf3>
 800497c:	4642      	mov	r2, r8
 800497e:	464b      	mov	r3, r9
 8004980:	f7fb fc28 	bl	80001d4 <__adddf3>
 8004984:	4632      	mov	r2, r6
 8004986:	463b      	mov	r3, r7
 8004988:	f7fb fc24 	bl	80001d4 <__adddf3>
 800498c:	2000      	movs	r0, #0
 800498e:	4632      	mov	r2, r6
 8004990:	463b      	mov	r3, r7
 8004992:	4604      	mov	r4, r0
 8004994:	460d      	mov	r5, r1
 8004996:	f7fb fc1b 	bl	80001d0 <__aeabi_dsub>
 800499a:	4642      	mov	r2, r8
 800499c:	464b      	mov	r3, r9
 800499e:	f7fb fc17 	bl	80001d0 <__aeabi_dsub>
 80049a2:	ec53 2b18 	vmov	r2, r3, d8
 80049a6:	f7fb fc13 	bl	80001d0 <__aeabi_dsub>
 80049aa:	4602      	mov	r2, r0
 80049ac:	460b      	mov	r3, r1
 80049ae:	4650      	mov	r0, sl
 80049b0:	4659      	mov	r1, fp
 80049b2:	e610      	b.n	80045d6 <__ieee754_pow+0x31e>
 80049b4:	2401      	movs	r4, #1
 80049b6:	e6a1      	b.n	80046fc <__ieee754_pow+0x444>
 80049b8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8004a08 <__ieee754_pow+0x750>
 80049bc:	e617      	b.n	80045ee <__ieee754_pow+0x336>
 80049be:	bf00      	nop
 80049c0:	4a454eef 	.word	0x4a454eef
 80049c4:	3fca7e28 	.word	0x3fca7e28
 80049c8:	93c9db65 	.word	0x93c9db65
 80049cc:	3fcd864a 	.word	0x3fcd864a
 80049d0:	a91d4101 	.word	0xa91d4101
 80049d4:	3fd17460 	.word	0x3fd17460
 80049d8:	518f264d 	.word	0x518f264d
 80049dc:	3fd55555 	.word	0x3fd55555
 80049e0:	db6fabff 	.word	0xdb6fabff
 80049e4:	3fdb6db6 	.word	0x3fdb6db6
 80049e8:	33333303 	.word	0x33333303
 80049ec:	3fe33333 	.word	0x3fe33333
 80049f0:	e0000000 	.word	0xe0000000
 80049f4:	3feec709 	.word	0x3feec709
 80049f8:	dc3a03fd 	.word	0xdc3a03fd
 80049fc:	3feec709 	.word	0x3feec709
 8004a00:	145b01f5 	.word	0x145b01f5
 8004a04:	be3e2fe0 	.word	0xbe3e2fe0
 8004a08:	00000000 	.word	0x00000000
 8004a0c:	3ff00000 	.word	0x3ff00000
 8004a10:	7ff00000 	.word	0x7ff00000
 8004a14:	43400000 	.word	0x43400000
 8004a18:	0003988e 	.word	0x0003988e
 8004a1c:	000bb679 	.word	0x000bb679
 8004a20:	08005f30 	.word	0x08005f30
 8004a24:	3ff00000 	.word	0x3ff00000
 8004a28:	40080000 	.word	0x40080000
 8004a2c:	08005f50 	.word	0x08005f50
 8004a30:	08005f40 	.word	0x08005f40
 8004a34:	a3b5      	add	r3, pc, #724	; (adr r3, 8004d0c <__ieee754_pow+0xa54>)
 8004a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a3a:	4640      	mov	r0, r8
 8004a3c:	4649      	mov	r1, r9
 8004a3e:	f7fb fbc9 	bl	80001d4 <__adddf3>
 8004a42:	4622      	mov	r2, r4
 8004a44:	ec41 0b1a 	vmov	d10, r0, r1
 8004a48:	462b      	mov	r3, r5
 8004a4a:	4630      	mov	r0, r6
 8004a4c:	4639      	mov	r1, r7
 8004a4e:	f7fb fbbf 	bl	80001d0 <__aeabi_dsub>
 8004a52:	4602      	mov	r2, r0
 8004a54:	460b      	mov	r3, r1
 8004a56:	ec51 0b1a 	vmov	r0, r1, d10
 8004a5a:	f7fc f801 	bl	8000a60 <__aeabi_dcmpgt>
 8004a5e:	2800      	cmp	r0, #0
 8004a60:	f47f ae04 	bne.w	800466c <__ieee754_pow+0x3b4>
 8004a64:	4aa4      	ldr	r2, [pc, #656]	; (8004cf8 <__ieee754_pow+0xa40>)
 8004a66:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	f340 8108 	ble.w	8004c80 <__ieee754_pow+0x9c8>
 8004a70:	151b      	asrs	r3, r3, #20
 8004a72:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004a76:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004a7a:	fa4a f303 	asr.w	r3, sl, r3
 8004a7e:	445b      	add	r3, fp
 8004a80:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004a84:	4e9d      	ldr	r6, [pc, #628]	; (8004cfc <__ieee754_pow+0xa44>)
 8004a86:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004a8a:	4116      	asrs	r6, r2
 8004a8c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004a90:	2000      	movs	r0, #0
 8004a92:	ea23 0106 	bic.w	r1, r3, r6
 8004a96:	f1c2 0214 	rsb	r2, r2, #20
 8004a9a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004a9e:	fa4a fa02 	asr.w	sl, sl, r2
 8004aa2:	f1bb 0f00 	cmp.w	fp, #0
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	4620      	mov	r0, r4
 8004aac:	4629      	mov	r1, r5
 8004aae:	bfb8      	it	lt
 8004ab0:	f1ca 0a00 	rsblt	sl, sl, #0
 8004ab4:	f7fb fb8c 	bl	80001d0 <__aeabi_dsub>
 8004ab8:	ec41 0b19 	vmov	d9, r0, r1
 8004abc:	4642      	mov	r2, r8
 8004abe:	464b      	mov	r3, r9
 8004ac0:	ec51 0b19 	vmov	r0, r1, d9
 8004ac4:	f7fb fb86 	bl	80001d4 <__adddf3>
 8004ac8:	a37b      	add	r3, pc, #492	; (adr r3, 8004cb8 <__ieee754_pow+0xa00>)
 8004aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ace:	2000      	movs	r0, #0
 8004ad0:	4604      	mov	r4, r0
 8004ad2:	460d      	mov	r5, r1
 8004ad4:	f7fb fd34 	bl	8000540 <__aeabi_dmul>
 8004ad8:	ec53 2b19 	vmov	r2, r3, d9
 8004adc:	4606      	mov	r6, r0
 8004ade:	460f      	mov	r7, r1
 8004ae0:	4620      	mov	r0, r4
 8004ae2:	4629      	mov	r1, r5
 8004ae4:	f7fb fb74 	bl	80001d0 <__aeabi_dsub>
 8004ae8:	4602      	mov	r2, r0
 8004aea:	460b      	mov	r3, r1
 8004aec:	4640      	mov	r0, r8
 8004aee:	4649      	mov	r1, r9
 8004af0:	f7fb fb6e 	bl	80001d0 <__aeabi_dsub>
 8004af4:	a372      	add	r3, pc, #456	; (adr r3, 8004cc0 <__ieee754_pow+0xa08>)
 8004af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afa:	f7fb fd21 	bl	8000540 <__aeabi_dmul>
 8004afe:	a372      	add	r3, pc, #456	; (adr r3, 8004cc8 <__ieee754_pow+0xa10>)
 8004b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b04:	4680      	mov	r8, r0
 8004b06:	4689      	mov	r9, r1
 8004b08:	4620      	mov	r0, r4
 8004b0a:	4629      	mov	r1, r5
 8004b0c:	f7fb fd18 	bl	8000540 <__aeabi_dmul>
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	4640      	mov	r0, r8
 8004b16:	4649      	mov	r1, r9
 8004b18:	f7fb fb5c 	bl	80001d4 <__adddf3>
 8004b1c:	4604      	mov	r4, r0
 8004b1e:	460d      	mov	r5, r1
 8004b20:	4602      	mov	r2, r0
 8004b22:	460b      	mov	r3, r1
 8004b24:	4630      	mov	r0, r6
 8004b26:	4639      	mov	r1, r7
 8004b28:	f7fb fb54 	bl	80001d4 <__adddf3>
 8004b2c:	4632      	mov	r2, r6
 8004b2e:	463b      	mov	r3, r7
 8004b30:	4680      	mov	r8, r0
 8004b32:	4689      	mov	r9, r1
 8004b34:	f7fb fb4c 	bl	80001d0 <__aeabi_dsub>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	4620      	mov	r0, r4
 8004b3e:	4629      	mov	r1, r5
 8004b40:	f7fb fb46 	bl	80001d0 <__aeabi_dsub>
 8004b44:	4642      	mov	r2, r8
 8004b46:	4606      	mov	r6, r0
 8004b48:	460f      	mov	r7, r1
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	4640      	mov	r0, r8
 8004b4e:	4649      	mov	r1, r9
 8004b50:	f7fb fcf6 	bl	8000540 <__aeabi_dmul>
 8004b54:	a35e      	add	r3, pc, #376	; (adr r3, 8004cd0 <__ieee754_pow+0xa18>)
 8004b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5a:	4604      	mov	r4, r0
 8004b5c:	460d      	mov	r5, r1
 8004b5e:	f7fb fcef 	bl	8000540 <__aeabi_dmul>
 8004b62:	a35d      	add	r3, pc, #372	; (adr r3, 8004cd8 <__ieee754_pow+0xa20>)
 8004b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b68:	f7fb fb32 	bl	80001d0 <__aeabi_dsub>
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	462b      	mov	r3, r5
 8004b70:	f7fb fce6 	bl	8000540 <__aeabi_dmul>
 8004b74:	a35a      	add	r3, pc, #360	; (adr r3, 8004ce0 <__ieee754_pow+0xa28>)
 8004b76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b7a:	f7fb fb2b 	bl	80001d4 <__adddf3>
 8004b7e:	4622      	mov	r2, r4
 8004b80:	462b      	mov	r3, r5
 8004b82:	f7fb fcdd 	bl	8000540 <__aeabi_dmul>
 8004b86:	a358      	add	r3, pc, #352	; (adr r3, 8004ce8 <__ieee754_pow+0xa30>)
 8004b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b8c:	f7fb fb20 	bl	80001d0 <__aeabi_dsub>
 8004b90:	4622      	mov	r2, r4
 8004b92:	462b      	mov	r3, r5
 8004b94:	f7fb fcd4 	bl	8000540 <__aeabi_dmul>
 8004b98:	a355      	add	r3, pc, #340	; (adr r3, 8004cf0 <__ieee754_pow+0xa38>)
 8004b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9e:	f7fb fb19 	bl	80001d4 <__adddf3>
 8004ba2:	4622      	mov	r2, r4
 8004ba4:	462b      	mov	r3, r5
 8004ba6:	f7fb fccb 	bl	8000540 <__aeabi_dmul>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	4640      	mov	r0, r8
 8004bb0:	4649      	mov	r1, r9
 8004bb2:	f7fb fb0d 	bl	80001d0 <__aeabi_dsub>
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	460d      	mov	r5, r1
 8004bba:	4602      	mov	r2, r0
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	4640      	mov	r0, r8
 8004bc0:	4649      	mov	r1, r9
 8004bc2:	f7fb fcbd 	bl	8000540 <__aeabi_dmul>
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	ec41 0b19 	vmov	d9, r0, r1
 8004bcc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004bd0:	4620      	mov	r0, r4
 8004bd2:	4629      	mov	r1, r5
 8004bd4:	f7fb fafc 	bl	80001d0 <__aeabi_dsub>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	ec51 0b19 	vmov	r0, r1, d9
 8004be0:	f7fb fdd8 	bl	8000794 <__aeabi_ddiv>
 8004be4:	4632      	mov	r2, r6
 8004be6:	4604      	mov	r4, r0
 8004be8:	460d      	mov	r5, r1
 8004bea:	463b      	mov	r3, r7
 8004bec:	4640      	mov	r0, r8
 8004bee:	4649      	mov	r1, r9
 8004bf0:	f7fb fca6 	bl	8000540 <__aeabi_dmul>
 8004bf4:	4632      	mov	r2, r6
 8004bf6:	463b      	mov	r3, r7
 8004bf8:	f7fb faec 	bl	80001d4 <__adddf3>
 8004bfc:	4602      	mov	r2, r0
 8004bfe:	460b      	mov	r3, r1
 8004c00:	4620      	mov	r0, r4
 8004c02:	4629      	mov	r1, r5
 8004c04:	f7fb fae4 	bl	80001d0 <__aeabi_dsub>
 8004c08:	4642      	mov	r2, r8
 8004c0a:	464b      	mov	r3, r9
 8004c0c:	f7fb fae0 	bl	80001d0 <__aeabi_dsub>
 8004c10:	460b      	mov	r3, r1
 8004c12:	4602      	mov	r2, r0
 8004c14:	493a      	ldr	r1, [pc, #232]	; (8004d00 <__ieee754_pow+0xa48>)
 8004c16:	2000      	movs	r0, #0
 8004c18:	f7fb fada 	bl	80001d0 <__aeabi_dsub>
 8004c1c:	ec41 0b10 	vmov	d0, r0, r1
 8004c20:	ee10 3a90 	vmov	r3, s1
 8004c24:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8004c28:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c2c:	da2b      	bge.n	8004c86 <__ieee754_pow+0x9ce>
 8004c2e:	4650      	mov	r0, sl
 8004c30:	f001 f8ce 	bl	8005dd0 <scalbn>
 8004c34:	ec51 0b10 	vmov	r0, r1, d0
 8004c38:	ec53 2b18 	vmov	r2, r3, d8
 8004c3c:	f7ff bbed 	b.w	800441a <__ieee754_pow+0x162>
 8004c40:	4b30      	ldr	r3, [pc, #192]	; (8004d04 <__ieee754_pow+0xa4c>)
 8004c42:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8004c46:	429e      	cmp	r6, r3
 8004c48:	f77f af0c 	ble.w	8004a64 <__ieee754_pow+0x7ac>
 8004c4c:	4b2e      	ldr	r3, [pc, #184]	; (8004d08 <__ieee754_pow+0xa50>)
 8004c4e:	440b      	add	r3, r1
 8004c50:	4303      	orrs	r3, r0
 8004c52:	d009      	beq.n	8004c68 <__ieee754_pow+0x9b0>
 8004c54:	ec51 0b18 	vmov	r0, r1, d8
 8004c58:	2200      	movs	r2, #0
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	f7fb fee2 	bl	8000a24 <__aeabi_dcmplt>
 8004c60:	3800      	subs	r0, #0
 8004c62:	bf18      	it	ne
 8004c64:	2001      	movne	r0, #1
 8004c66:	e447      	b.n	80044f8 <__ieee754_pow+0x240>
 8004c68:	4622      	mov	r2, r4
 8004c6a:	462b      	mov	r3, r5
 8004c6c:	f7fb fab0 	bl	80001d0 <__aeabi_dsub>
 8004c70:	4642      	mov	r2, r8
 8004c72:	464b      	mov	r3, r9
 8004c74:	f7fb feea 	bl	8000a4c <__aeabi_dcmpge>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	f43f aef3 	beq.w	8004a64 <__ieee754_pow+0x7ac>
 8004c7e:	e7e9      	b.n	8004c54 <__ieee754_pow+0x99c>
 8004c80:	f04f 0a00 	mov.w	sl, #0
 8004c84:	e71a      	b.n	8004abc <__ieee754_pow+0x804>
 8004c86:	ec51 0b10 	vmov	r0, r1, d0
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	e7d4      	b.n	8004c38 <__ieee754_pow+0x980>
 8004c8e:	491c      	ldr	r1, [pc, #112]	; (8004d00 <__ieee754_pow+0xa48>)
 8004c90:	2000      	movs	r0, #0
 8004c92:	f7ff bb30 	b.w	80042f6 <__ieee754_pow+0x3e>
 8004c96:	2000      	movs	r0, #0
 8004c98:	2100      	movs	r1, #0
 8004c9a:	f7ff bb2c 	b.w	80042f6 <__ieee754_pow+0x3e>
 8004c9e:	4630      	mov	r0, r6
 8004ca0:	4639      	mov	r1, r7
 8004ca2:	f7ff bb28 	b.w	80042f6 <__ieee754_pow+0x3e>
 8004ca6:	9204      	str	r2, [sp, #16]
 8004ca8:	f7ff bb7a 	b.w	80043a0 <__ieee754_pow+0xe8>
 8004cac:	2300      	movs	r3, #0
 8004cae:	f7ff bb64 	b.w	800437a <__ieee754_pow+0xc2>
 8004cb2:	bf00      	nop
 8004cb4:	f3af 8000 	nop.w
 8004cb8:	00000000 	.word	0x00000000
 8004cbc:	3fe62e43 	.word	0x3fe62e43
 8004cc0:	fefa39ef 	.word	0xfefa39ef
 8004cc4:	3fe62e42 	.word	0x3fe62e42
 8004cc8:	0ca86c39 	.word	0x0ca86c39
 8004ccc:	be205c61 	.word	0xbe205c61
 8004cd0:	72bea4d0 	.word	0x72bea4d0
 8004cd4:	3e663769 	.word	0x3e663769
 8004cd8:	c5d26bf1 	.word	0xc5d26bf1
 8004cdc:	3ebbbd41 	.word	0x3ebbbd41
 8004ce0:	af25de2c 	.word	0xaf25de2c
 8004ce4:	3f11566a 	.word	0x3f11566a
 8004ce8:	16bebd93 	.word	0x16bebd93
 8004cec:	3f66c16c 	.word	0x3f66c16c
 8004cf0:	5555553e 	.word	0x5555553e
 8004cf4:	3fc55555 	.word	0x3fc55555
 8004cf8:	3fe00000 	.word	0x3fe00000
 8004cfc:	000fffff 	.word	0x000fffff
 8004d00:	3ff00000 	.word	0x3ff00000
 8004d04:	4090cbff 	.word	0x4090cbff
 8004d08:	3f6f3400 	.word	0x3f6f3400
 8004d0c:	652b82fe 	.word	0x652b82fe
 8004d10:	3c971547 	.word	0x3c971547
 8004d14:	00000000 	.word	0x00000000

08004d18 <__ieee754_rem_pio2>:
 8004d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d1c:	ed2d 8b02 	vpush	{d8}
 8004d20:	ec55 4b10 	vmov	r4, r5, d0
 8004d24:	4bca      	ldr	r3, [pc, #808]	; (8005050 <__ieee754_rem_pio2+0x338>)
 8004d26:	b08b      	sub	sp, #44	; 0x2c
 8004d28:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8004d2c:	4598      	cmp	r8, r3
 8004d2e:	4682      	mov	sl, r0
 8004d30:	9502      	str	r5, [sp, #8]
 8004d32:	dc08      	bgt.n	8004d46 <__ieee754_rem_pio2+0x2e>
 8004d34:	2200      	movs	r2, #0
 8004d36:	2300      	movs	r3, #0
 8004d38:	ed80 0b00 	vstr	d0, [r0]
 8004d3c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8004d40:	f04f 0b00 	mov.w	fp, #0
 8004d44:	e028      	b.n	8004d98 <__ieee754_rem_pio2+0x80>
 8004d46:	4bc3      	ldr	r3, [pc, #780]	; (8005054 <__ieee754_rem_pio2+0x33c>)
 8004d48:	4598      	cmp	r8, r3
 8004d4a:	dc78      	bgt.n	8004e3e <__ieee754_rem_pio2+0x126>
 8004d4c:	9b02      	ldr	r3, [sp, #8]
 8004d4e:	4ec2      	ldr	r6, [pc, #776]	; (8005058 <__ieee754_rem_pio2+0x340>)
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	ee10 0a10 	vmov	r0, s0
 8004d56:	a3b0      	add	r3, pc, #704	; (adr r3, 8005018 <__ieee754_rem_pio2+0x300>)
 8004d58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d5c:	4629      	mov	r1, r5
 8004d5e:	dd39      	ble.n	8004dd4 <__ieee754_rem_pio2+0xbc>
 8004d60:	f7fb fa36 	bl	80001d0 <__aeabi_dsub>
 8004d64:	45b0      	cmp	r8, r6
 8004d66:	4604      	mov	r4, r0
 8004d68:	460d      	mov	r5, r1
 8004d6a:	d01b      	beq.n	8004da4 <__ieee754_rem_pio2+0x8c>
 8004d6c:	a3ac      	add	r3, pc, #688	; (adr r3, 8005020 <__ieee754_rem_pio2+0x308>)
 8004d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d72:	f7fb fa2d 	bl	80001d0 <__aeabi_dsub>
 8004d76:	4602      	mov	r2, r0
 8004d78:	460b      	mov	r3, r1
 8004d7a:	e9ca 2300 	strd	r2, r3, [sl]
 8004d7e:	4620      	mov	r0, r4
 8004d80:	4629      	mov	r1, r5
 8004d82:	f7fb fa25 	bl	80001d0 <__aeabi_dsub>
 8004d86:	a3a6      	add	r3, pc, #664	; (adr r3, 8005020 <__ieee754_rem_pio2+0x308>)
 8004d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d8c:	f7fb fa20 	bl	80001d0 <__aeabi_dsub>
 8004d90:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004d94:	f04f 0b01 	mov.w	fp, #1
 8004d98:	4658      	mov	r0, fp
 8004d9a:	b00b      	add	sp, #44	; 0x2c
 8004d9c:	ecbd 8b02 	vpop	{d8}
 8004da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da4:	a3a0      	add	r3, pc, #640	; (adr r3, 8005028 <__ieee754_rem_pio2+0x310>)
 8004da6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004daa:	f7fb fa11 	bl	80001d0 <__aeabi_dsub>
 8004dae:	a3a0      	add	r3, pc, #640	; (adr r3, 8005030 <__ieee754_rem_pio2+0x318>)
 8004db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db4:	4604      	mov	r4, r0
 8004db6:	460d      	mov	r5, r1
 8004db8:	f7fb fa0a 	bl	80001d0 <__aeabi_dsub>
 8004dbc:	4602      	mov	r2, r0
 8004dbe:	460b      	mov	r3, r1
 8004dc0:	e9ca 2300 	strd	r2, r3, [sl]
 8004dc4:	4620      	mov	r0, r4
 8004dc6:	4629      	mov	r1, r5
 8004dc8:	f7fb fa02 	bl	80001d0 <__aeabi_dsub>
 8004dcc:	a398      	add	r3, pc, #608	; (adr r3, 8005030 <__ieee754_rem_pio2+0x318>)
 8004dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd2:	e7db      	b.n	8004d8c <__ieee754_rem_pio2+0x74>
 8004dd4:	f7fb f9fe 	bl	80001d4 <__adddf3>
 8004dd8:	45b0      	cmp	r8, r6
 8004dda:	4604      	mov	r4, r0
 8004ddc:	460d      	mov	r5, r1
 8004dde:	d016      	beq.n	8004e0e <__ieee754_rem_pio2+0xf6>
 8004de0:	a38f      	add	r3, pc, #572	; (adr r3, 8005020 <__ieee754_rem_pio2+0x308>)
 8004de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004de6:	f7fb f9f5 	bl	80001d4 <__adddf3>
 8004dea:	4602      	mov	r2, r0
 8004dec:	460b      	mov	r3, r1
 8004dee:	e9ca 2300 	strd	r2, r3, [sl]
 8004df2:	4620      	mov	r0, r4
 8004df4:	4629      	mov	r1, r5
 8004df6:	f7fb f9eb 	bl	80001d0 <__aeabi_dsub>
 8004dfa:	a389      	add	r3, pc, #548	; (adr r3, 8005020 <__ieee754_rem_pio2+0x308>)
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	f7fb f9e8 	bl	80001d4 <__adddf3>
 8004e04:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8004e08:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004e0c:	e7c4      	b.n	8004d98 <__ieee754_rem_pio2+0x80>
 8004e0e:	a386      	add	r3, pc, #536	; (adr r3, 8005028 <__ieee754_rem_pio2+0x310>)
 8004e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e14:	f7fb f9de 	bl	80001d4 <__adddf3>
 8004e18:	a385      	add	r3, pc, #532	; (adr r3, 8005030 <__ieee754_rem_pio2+0x318>)
 8004e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1e:	4604      	mov	r4, r0
 8004e20:	460d      	mov	r5, r1
 8004e22:	f7fb f9d7 	bl	80001d4 <__adddf3>
 8004e26:	4602      	mov	r2, r0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	e9ca 2300 	strd	r2, r3, [sl]
 8004e2e:	4620      	mov	r0, r4
 8004e30:	4629      	mov	r1, r5
 8004e32:	f7fb f9cd 	bl	80001d0 <__aeabi_dsub>
 8004e36:	a37e      	add	r3, pc, #504	; (adr r3, 8005030 <__ieee754_rem_pio2+0x318>)
 8004e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e3c:	e7e0      	b.n	8004e00 <__ieee754_rem_pio2+0xe8>
 8004e3e:	4b87      	ldr	r3, [pc, #540]	; (800505c <__ieee754_rem_pio2+0x344>)
 8004e40:	4598      	cmp	r8, r3
 8004e42:	f300 80d9 	bgt.w	8004ff8 <__ieee754_rem_pio2+0x2e0>
 8004e46:	f000 ff2d 	bl	8005ca4 <fabs>
 8004e4a:	ec55 4b10 	vmov	r4, r5, d0
 8004e4e:	ee10 0a10 	vmov	r0, s0
 8004e52:	a379      	add	r3, pc, #484	; (adr r3, 8005038 <__ieee754_rem_pio2+0x320>)
 8004e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e58:	4629      	mov	r1, r5
 8004e5a:	f7fb fb71 	bl	8000540 <__aeabi_dmul>
 8004e5e:	4b80      	ldr	r3, [pc, #512]	; (8005060 <__ieee754_rem_pio2+0x348>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	f7fb f9b7 	bl	80001d4 <__adddf3>
 8004e66:	f7fb fe1b 	bl	8000aa0 <__aeabi_d2iz>
 8004e6a:	4683      	mov	fp, r0
 8004e6c:	f7fb fafe 	bl	800046c <__aeabi_i2d>
 8004e70:	4602      	mov	r2, r0
 8004e72:	460b      	mov	r3, r1
 8004e74:	ec43 2b18 	vmov	d8, r2, r3
 8004e78:	a367      	add	r3, pc, #412	; (adr r3, 8005018 <__ieee754_rem_pio2+0x300>)
 8004e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e7e:	f7fb fb5f 	bl	8000540 <__aeabi_dmul>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4620      	mov	r0, r4
 8004e88:	4629      	mov	r1, r5
 8004e8a:	f7fb f9a1 	bl	80001d0 <__aeabi_dsub>
 8004e8e:	a364      	add	r3, pc, #400	; (adr r3, 8005020 <__ieee754_rem_pio2+0x308>)
 8004e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e94:	4606      	mov	r6, r0
 8004e96:	460f      	mov	r7, r1
 8004e98:	ec51 0b18 	vmov	r0, r1, d8
 8004e9c:	f7fb fb50 	bl	8000540 <__aeabi_dmul>
 8004ea0:	f1bb 0f1f 	cmp.w	fp, #31
 8004ea4:	4604      	mov	r4, r0
 8004ea6:	460d      	mov	r5, r1
 8004ea8:	dc0d      	bgt.n	8004ec6 <__ieee754_rem_pio2+0x1ae>
 8004eaa:	4b6e      	ldr	r3, [pc, #440]	; (8005064 <__ieee754_rem_pio2+0x34c>)
 8004eac:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8004eb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004eb4:	4543      	cmp	r3, r8
 8004eb6:	d006      	beq.n	8004ec6 <__ieee754_rem_pio2+0x1ae>
 8004eb8:	4622      	mov	r2, r4
 8004eba:	462b      	mov	r3, r5
 8004ebc:	4630      	mov	r0, r6
 8004ebe:	4639      	mov	r1, r7
 8004ec0:	f7fb f986 	bl	80001d0 <__aeabi_dsub>
 8004ec4:	e00f      	b.n	8004ee6 <__ieee754_rem_pio2+0x1ce>
 8004ec6:	462b      	mov	r3, r5
 8004ec8:	4622      	mov	r2, r4
 8004eca:	4630      	mov	r0, r6
 8004ecc:	4639      	mov	r1, r7
 8004ece:	f7fb f97f 	bl	80001d0 <__aeabi_dsub>
 8004ed2:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004ed6:	9303      	str	r3, [sp, #12]
 8004ed8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004edc:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8004ee0:	f1b8 0f10 	cmp.w	r8, #16
 8004ee4:	dc02      	bgt.n	8004eec <__ieee754_rem_pio2+0x1d4>
 8004ee6:	e9ca 0100 	strd	r0, r1, [sl]
 8004eea:	e039      	b.n	8004f60 <__ieee754_rem_pio2+0x248>
 8004eec:	a34e      	add	r3, pc, #312	; (adr r3, 8005028 <__ieee754_rem_pio2+0x310>)
 8004eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef2:	ec51 0b18 	vmov	r0, r1, d8
 8004ef6:	f7fb fb23 	bl	8000540 <__aeabi_dmul>
 8004efa:	4604      	mov	r4, r0
 8004efc:	460d      	mov	r5, r1
 8004efe:	4602      	mov	r2, r0
 8004f00:	460b      	mov	r3, r1
 8004f02:	4630      	mov	r0, r6
 8004f04:	4639      	mov	r1, r7
 8004f06:	f7fb f963 	bl	80001d0 <__aeabi_dsub>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	4680      	mov	r8, r0
 8004f10:	4689      	mov	r9, r1
 8004f12:	4630      	mov	r0, r6
 8004f14:	4639      	mov	r1, r7
 8004f16:	f7fb f95b 	bl	80001d0 <__aeabi_dsub>
 8004f1a:	4622      	mov	r2, r4
 8004f1c:	462b      	mov	r3, r5
 8004f1e:	f7fb f957 	bl	80001d0 <__aeabi_dsub>
 8004f22:	a343      	add	r3, pc, #268	; (adr r3, 8005030 <__ieee754_rem_pio2+0x318>)
 8004f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f28:	4604      	mov	r4, r0
 8004f2a:	460d      	mov	r5, r1
 8004f2c:	ec51 0b18 	vmov	r0, r1, d8
 8004f30:	f7fb fb06 	bl	8000540 <__aeabi_dmul>
 8004f34:	4622      	mov	r2, r4
 8004f36:	462b      	mov	r3, r5
 8004f38:	f7fb f94a 	bl	80001d0 <__aeabi_dsub>
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	4604      	mov	r4, r0
 8004f42:	460d      	mov	r5, r1
 8004f44:	4640      	mov	r0, r8
 8004f46:	4649      	mov	r1, r9
 8004f48:	f7fb f942 	bl	80001d0 <__aeabi_dsub>
 8004f4c:	9a03      	ldr	r2, [sp, #12]
 8004f4e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b31      	cmp	r3, #49	; 0x31
 8004f56:	dc24      	bgt.n	8004fa2 <__ieee754_rem_pio2+0x28a>
 8004f58:	e9ca 0100 	strd	r0, r1, [sl]
 8004f5c:	4646      	mov	r6, r8
 8004f5e:	464f      	mov	r7, r9
 8004f60:	e9da 8900 	ldrd	r8, r9, [sl]
 8004f64:	4630      	mov	r0, r6
 8004f66:	4642      	mov	r2, r8
 8004f68:	464b      	mov	r3, r9
 8004f6a:	4639      	mov	r1, r7
 8004f6c:	f7fb f930 	bl	80001d0 <__aeabi_dsub>
 8004f70:	462b      	mov	r3, r5
 8004f72:	4622      	mov	r2, r4
 8004f74:	f7fb f92c 	bl	80001d0 <__aeabi_dsub>
 8004f78:	9b02      	ldr	r3, [sp, #8]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8004f80:	f6bf af0a 	bge.w	8004d98 <__ieee754_rem_pio2+0x80>
 8004f84:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004f88:	f8ca 3004 	str.w	r3, [sl, #4]
 8004f8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004f90:	f8ca 8000 	str.w	r8, [sl]
 8004f94:	f8ca 0008 	str.w	r0, [sl, #8]
 8004f98:	f8ca 300c 	str.w	r3, [sl, #12]
 8004f9c:	f1cb 0b00 	rsb	fp, fp, #0
 8004fa0:	e6fa      	b.n	8004d98 <__ieee754_rem_pio2+0x80>
 8004fa2:	a327      	add	r3, pc, #156	; (adr r3, 8005040 <__ieee754_rem_pio2+0x328>)
 8004fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fa8:	ec51 0b18 	vmov	r0, r1, d8
 8004fac:	f7fb fac8 	bl	8000540 <__aeabi_dmul>
 8004fb0:	4604      	mov	r4, r0
 8004fb2:	460d      	mov	r5, r1
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4640      	mov	r0, r8
 8004fba:	4649      	mov	r1, r9
 8004fbc:	f7fb f908 	bl	80001d0 <__aeabi_dsub>
 8004fc0:	4602      	mov	r2, r0
 8004fc2:	460b      	mov	r3, r1
 8004fc4:	4606      	mov	r6, r0
 8004fc6:	460f      	mov	r7, r1
 8004fc8:	4640      	mov	r0, r8
 8004fca:	4649      	mov	r1, r9
 8004fcc:	f7fb f900 	bl	80001d0 <__aeabi_dsub>
 8004fd0:	4622      	mov	r2, r4
 8004fd2:	462b      	mov	r3, r5
 8004fd4:	f7fb f8fc 	bl	80001d0 <__aeabi_dsub>
 8004fd8:	a31b      	add	r3, pc, #108	; (adr r3, 8005048 <__ieee754_rem_pio2+0x330>)
 8004fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fde:	4604      	mov	r4, r0
 8004fe0:	460d      	mov	r5, r1
 8004fe2:	ec51 0b18 	vmov	r0, r1, d8
 8004fe6:	f7fb faab 	bl	8000540 <__aeabi_dmul>
 8004fea:	4622      	mov	r2, r4
 8004fec:	462b      	mov	r3, r5
 8004fee:	f7fb f8ef 	bl	80001d0 <__aeabi_dsub>
 8004ff2:	4604      	mov	r4, r0
 8004ff4:	460d      	mov	r5, r1
 8004ff6:	e75f      	b.n	8004eb8 <__ieee754_rem_pio2+0x1a0>
 8004ff8:	4b1b      	ldr	r3, [pc, #108]	; (8005068 <__ieee754_rem_pio2+0x350>)
 8004ffa:	4598      	cmp	r8, r3
 8004ffc:	dd36      	ble.n	800506c <__ieee754_rem_pio2+0x354>
 8004ffe:	ee10 2a10 	vmov	r2, s0
 8005002:	462b      	mov	r3, r5
 8005004:	4620      	mov	r0, r4
 8005006:	4629      	mov	r1, r5
 8005008:	f7fb f8e2 	bl	80001d0 <__aeabi_dsub>
 800500c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005010:	e9ca 0100 	strd	r0, r1, [sl]
 8005014:	e694      	b.n	8004d40 <__ieee754_rem_pio2+0x28>
 8005016:	bf00      	nop
 8005018:	54400000 	.word	0x54400000
 800501c:	3ff921fb 	.word	0x3ff921fb
 8005020:	1a626331 	.word	0x1a626331
 8005024:	3dd0b461 	.word	0x3dd0b461
 8005028:	1a600000 	.word	0x1a600000
 800502c:	3dd0b461 	.word	0x3dd0b461
 8005030:	2e037073 	.word	0x2e037073
 8005034:	3ba3198a 	.word	0x3ba3198a
 8005038:	6dc9c883 	.word	0x6dc9c883
 800503c:	3fe45f30 	.word	0x3fe45f30
 8005040:	2e000000 	.word	0x2e000000
 8005044:	3ba3198a 	.word	0x3ba3198a
 8005048:	252049c1 	.word	0x252049c1
 800504c:	397b839a 	.word	0x397b839a
 8005050:	3fe921fb 	.word	0x3fe921fb
 8005054:	4002d97b 	.word	0x4002d97b
 8005058:	3ff921fb 	.word	0x3ff921fb
 800505c:	413921fb 	.word	0x413921fb
 8005060:	3fe00000 	.word	0x3fe00000
 8005064:	08005f60 	.word	0x08005f60
 8005068:	7fefffff 	.word	0x7fefffff
 800506c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8005070:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8005074:	ee10 0a10 	vmov	r0, s0
 8005078:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800507c:	ee10 6a10 	vmov	r6, s0
 8005080:	460f      	mov	r7, r1
 8005082:	f7fb fd0d 	bl	8000aa0 <__aeabi_d2iz>
 8005086:	f7fb f9f1 	bl	800046c <__aeabi_i2d>
 800508a:	4602      	mov	r2, r0
 800508c:	460b      	mov	r3, r1
 800508e:	4630      	mov	r0, r6
 8005090:	4639      	mov	r1, r7
 8005092:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005096:	f7fb f89b 	bl	80001d0 <__aeabi_dsub>
 800509a:	4b23      	ldr	r3, [pc, #140]	; (8005128 <__ieee754_rem_pio2+0x410>)
 800509c:	2200      	movs	r2, #0
 800509e:	f7fb fa4f 	bl	8000540 <__aeabi_dmul>
 80050a2:	460f      	mov	r7, r1
 80050a4:	4606      	mov	r6, r0
 80050a6:	f7fb fcfb 	bl	8000aa0 <__aeabi_d2iz>
 80050aa:	f7fb f9df 	bl	800046c <__aeabi_i2d>
 80050ae:	4602      	mov	r2, r0
 80050b0:	460b      	mov	r3, r1
 80050b2:	4630      	mov	r0, r6
 80050b4:	4639      	mov	r1, r7
 80050b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80050ba:	f7fb f889 	bl	80001d0 <__aeabi_dsub>
 80050be:	4b1a      	ldr	r3, [pc, #104]	; (8005128 <__ieee754_rem_pio2+0x410>)
 80050c0:	2200      	movs	r2, #0
 80050c2:	f7fb fa3d 	bl	8000540 <__aeabi_dmul>
 80050c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80050ca:	ad04      	add	r5, sp, #16
 80050cc:	f04f 0803 	mov.w	r8, #3
 80050d0:	46a9      	mov	r9, r5
 80050d2:	2600      	movs	r6, #0
 80050d4:	2700      	movs	r7, #0
 80050d6:	4632      	mov	r2, r6
 80050d8:	463b      	mov	r3, r7
 80050da:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80050de:	46c3      	mov	fp, r8
 80050e0:	3d08      	subs	r5, #8
 80050e2:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80050e6:	f7fb fc93 	bl	8000a10 <__aeabi_dcmpeq>
 80050ea:	2800      	cmp	r0, #0
 80050ec:	d1f3      	bne.n	80050d6 <__ieee754_rem_pio2+0x3be>
 80050ee:	4b0f      	ldr	r3, [pc, #60]	; (800512c <__ieee754_rem_pio2+0x414>)
 80050f0:	9301      	str	r3, [sp, #4]
 80050f2:	2302      	movs	r3, #2
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	4622      	mov	r2, r4
 80050f8:	465b      	mov	r3, fp
 80050fa:	4651      	mov	r1, sl
 80050fc:	4648      	mov	r0, r9
 80050fe:	f000 f993 	bl	8005428 <__kernel_rem_pio2>
 8005102:	9b02      	ldr	r3, [sp, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	4683      	mov	fp, r0
 8005108:	f6bf ae46 	bge.w	8004d98 <__ieee754_rem_pio2+0x80>
 800510c:	e9da 2100 	ldrd	r2, r1, [sl]
 8005110:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005114:	e9ca 2300 	strd	r2, r3, [sl]
 8005118:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800511c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005120:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8005124:	e73a      	b.n	8004f9c <__ieee754_rem_pio2+0x284>
 8005126:	bf00      	nop
 8005128:	41700000 	.word	0x41700000
 800512c:	08005fe0 	.word	0x08005fe0

08005130 <__ieee754_sqrt>:
 8005130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005134:	ec55 4b10 	vmov	r4, r5, d0
 8005138:	4e55      	ldr	r6, [pc, #340]	; (8005290 <__ieee754_sqrt+0x160>)
 800513a:	43ae      	bics	r6, r5
 800513c:	ee10 0a10 	vmov	r0, s0
 8005140:	ee10 3a10 	vmov	r3, s0
 8005144:	462a      	mov	r2, r5
 8005146:	4629      	mov	r1, r5
 8005148:	d110      	bne.n	800516c <__ieee754_sqrt+0x3c>
 800514a:	ee10 2a10 	vmov	r2, s0
 800514e:	462b      	mov	r3, r5
 8005150:	f7fb f9f6 	bl	8000540 <__aeabi_dmul>
 8005154:	4602      	mov	r2, r0
 8005156:	460b      	mov	r3, r1
 8005158:	4620      	mov	r0, r4
 800515a:	4629      	mov	r1, r5
 800515c:	f7fb f83a 	bl	80001d4 <__adddf3>
 8005160:	4604      	mov	r4, r0
 8005162:	460d      	mov	r5, r1
 8005164:	ec45 4b10 	vmov	d0, r4, r5
 8005168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800516c:	2d00      	cmp	r5, #0
 800516e:	dc10      	bgt.n	8005192 <__ieee754_sqrt+0x62>
 8005170:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005174:	4330      	orrs	r0, r6
 8005176:	d0f5      	beq.n	8005164 <__ieee754_sqrt+0x34>
 8005178:	b15d      	cbz	r5, 8005192 <__ieee754_sqrt+0x62>
 800517a:	ee10 2a10 	vmov	r2, s0
 800517e:	462b      	mov	r3, r5
 8005180:	ee10 0a10 	vmov	r0, s0
 8005184:	f7fb f824 	bl	80001d0 <__aeabi_dsub>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	f7fb fb02 	bl	8000794 <__aeabi_ddiv>
 8005190:	e7e6      	b.n	8005160 <__ieee754_sqrt+0x30>
 8005192:	1512      	asrs	r2, r2, #20
 8005194:	d074      	beq.n	8005280 <__ieee754_sqrt+0x150>
 8005196:	07d4      	lsls	r4, r2, #31
 8005198:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800519c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80051a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80051a4:	bf5e      	ittt	pl
 80051a6:	0fda      	lsrpl	r2, r3, #31
 80051a8:	005b      	lslpl	r3, r3, #1
 80051aa:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80051ae:	2400      	movs	r4, #0
 80051b0:	0fda      	lsrs	r2, r3, #31
 80051b2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80051b6:	107f      	asrs	r7, r7, #1
 80051b8:	005b      	lsls	r3, r3, #1
 80051ba:	2516      	movs	r5, #22
 80051bc:	4620      	mov	r0, r4
 80051be:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80051c2:	1886      	adds	r6, r0, r2
 80051c4:	428e      	cmp	r6, r1
 80051c6:	bfde      	ittt	le
 80051c8:	1b89      	suble	r1, r1, r6
 80051ca:	18b0      	addle	r0, r6, r2
 80051cc:	18a4      	addle	r4, r4, r2
 80051ce:	0049      	lsls	r1, r1, #1
 80051d0:	3d01      	subs	r5, #1
 80051d2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80051d6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 80051da:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80051de:	d1f0      	bne.n	80051c2 <__ieee754_sqrt+0x92>
 80051e0:	462a      	mov	r2, r5
 80051e2:	f04f 0e20 	mov.w	lr, #32
 80051e6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80051ea:	4281      	cmp	r1, r0
 80051ec:	eb06 0c05 	add.w	ip, r6, r5
 80051f0:	dc02      	bgt.n	80051f8 <__ieee754_sqrt+0xc8>
 80051f2:	d113      	bne.n	800521c <__ieee754_sqrt+0xec>
 80051f4:	459c      	cmp	ip, r3
 80051f6:	d811      	bhi.n	800521c <__ieee754_sqrt+0xec>
 80051f8:	f1bc 0f00 	cmp.w	ip, #0
 80051fc:	eb0c 0506 	add.w	r5, ip, r6
 8005200:	da43      	bge.n	800528a <__ieee754_sqrt+0x15a>
 8005202:	2d00      	cmp	r5, #0
 8005204:	db41      	blt.n	800528a <__ieee754_sqrt+0x15a>
 8005206:	f100 0801 	add.w	r8, r0, #1
 800520a:	1a09      	subs	r1, r1, r0
 800520c:	459c      	cmp	ip, r3
 800520e:	bf88      	it	hi
 8005210:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8005214:	eba3 030c 	sub.w	r3, r3, ip
 8005218:	4432      	add	r2, r6
 800521a:	4640      	mov	r0, r8
 800521c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005220:	f1be 0e01 	subs.w	lr, lr, #1
 8005224:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8005228:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800522c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005230:	d1db      	bne.n	80051ea <__ieee754_sqrt+0xba>
 8005232:	430b      	orrs	r3, r1
 8005234:	d006      	beq.n	8005244 <__ieee754_sqrt+0x114>
 8005236:	1c50      	adds	r0, r2, #1
 8005238:	bf13      	iteet	ne
 800523a:	3201      	addne	r2, #1
 800523c:	3401      	addeq	r4, #1
 800523e:	4672      	moveq	r2, lr
 8005240:	f022 0201 	bicne.w	r2, r2, #1
 8005244:	1063      	asrs	r3, r4, #1
 8005246:	0852      	lsrs	r2, r2, #1
 8005248:	07e1      	lsls	r1, r4, #31
 800524a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800524e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005252:	bf48      	it	mi
 8005254:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005258:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800525c:	4614      	mov	r4, r2
 800525e:	e781      	b.n	8005164 <__ieee754_sqrt+0x34>
 8005260:	0ad9      	lsrs	r1, r3, #11
 8005262:	3815      	subs	r0, #21
 8005264:	055b      	lsls	r3, r3, #21
 8005266:	2900      	cmp	r1, #0
 8005268:	d0fa      	beq.n	8005260 <__ieee754_sqrt+0x130>
 800526a:	02cd      	lsls	r5, r1, #11
 800526c:	d50a      	bpl.n	8005284 <__ieee754_sqrt+0x154>
 800526e:	f1c2 0420 	rsb	r4, r2, #32
 8005272:	fa23 f404 	lsr.w	r4, r3, r4
 8005276:	1e55      	subs	r5, r2, #1
 8005278:	4093      	lsls	r3, r2
 800527a:	4321      	orrs	r1, r4
 800527c:	1b42      	subs	r2, r0, r5
 800527e:	e78a      	b.n	8005196 <__ieee754_sqrt+0x66>
 8005280:	4610      	mov	r0, r2
 8005282:	e7f0      	b.n	8005266 <__ieee754_sqrt+0x136>
 8005284:	0049      	lsls	r1, r1, #1
 8005286:	3201      	adds	r2, #1
 8005288:	e7ef      	b.n	800526a <__ieee754_sqrt+0x13a>
 800528a:	4680      	mov	r8, r0
 800528c:	e7bd      	b.n	800520a <__ieee754_sqrt+0xda>
 800528e:	bf00      	nop
 8005290:	7ff00000 	.word	0x7ff00000
 8005294:	00000000 	.word	0x00000000

08005298 <__kernel_cos>:
 8005298:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800529c:	ec57 6b10 	vmov	r6, r7, d0
 80052a0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80052a4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80052a8:	ed8d 1b00 	vstr	d1, [sp]
 80052ac:	da07      	bge.n	80052be <__kernel_cos+0x26>
 80052ae:	ee10 0a10 	vmov	r0, s0
 80052b2:	4639      	mov	r1, r7
 80052b4:	f7fb fbf4 	bl	8000aa0 <__aeabi_d2iz>
 80052b8:	2800      	cmp	r0, #0
 80052ba:	f000 8088 	beq.w	80053ce <__kernel_cos+0x136>
 80052be:	4632      	mov	r2, r6
 80052c0:	463b      	mov	r3, r7
 80052c2:	4630      	mov	r0, r6
 80052c4:	4639      	mov	r1, r7
 80052c6:	f7fb f93b 	bl	8000540 <__aeabi_dmul>
 80052ca:	4b51      	ldr	r3, [pc, #324]	; (8005410 <__kernel_cos+0x178>)
 80052cc:	2200      	movs	r2, #0
 80052ce:	4604      	mov	r4, r0
 80052d0:	460d      	mov	r5, r1
 80052d2:	f7fb f935 	bl	8000540 <__aeabi_dmul>
 80052d6:	a340      	add	r3, pc, #256	; (adr r3, 80053d8 <__kernel_cos+0x140>)
 80052d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052dc:	4682      	mov	sl, r0
 80052de:	468b      	mov	fp, r1
 80052e0:	4620      	mov	r0, r4
 80052e2:	4629      	mov	r1, r5
 80052e4:	f7fb f92c 	bl	8000540 <__aeabi_dmul>
 80052e8:	a33d      	add	r3, pc, #244	; (adr r3, 80053e0 <__kernel_cos+0x148>)
 80052ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ee:	f7fa ff71 	bl	80001d4 <__adddf3>
 80052f2:	4622      	mov	r2, r4
 80052f4:	462b      	mov	r3, r5
 80052f6:	f7fb f923 	bl	8000540 <__aeabi_dmul>
 80052fa:	a33b      	add	r3, pc, #236	; (adr r3, 80053e8 <__kernel_cos+0x150>)
 80052fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005300:	f7fa ff66 	bl	80001d0 <__aeabi_dsub>
 8005304:	4622      	mov	r2, r4
 8005306:	462b      	mov	r3, r5
 8005308:	f7fb f91a 	bl	8000540 <__aeabi_dmul>
 800530c:	a338      	add	r3, pc, #224	; (adr r3, 80053f0 <__kernel_cos+0x158>)
 800530e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005312:	f7fa ff5f 	bl	80001d4 <__adddf3>
 8005316:	4622      	mov	r2, r4
 8005318:	462b      	mov	r3, r5
 800531a:	f7fb f911 	bl	8000540 <__aeabi_dmul>
 800531e:	a336      	add	r3, pc, #216	; (adr r3, 80053f8 <__kernel_cos+0x160>)
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f7fa ff54 	bl	80001d0 <__aeabi_dsub>
 8005328:	4622      	mov	r2, r4
 800532a:	462b      	mov	r3, r5
 800532c:	f7fb f908 	bl	8000540 <__aeabi_dmul>
 8005330:	a333      	add	r3, pc, #204	; (adr r3, 8005400 <__kernel_cos+0x168>)
 8005332:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005336:	f7fa ff4d 	bl	80001d4 <__adddf3>
 800533a:	4622      	mov	r2, r4
 800533c:	462b      	mov	r3, r5
 800533e:	f7fb f8ff 	bl	8000540 <__aeabi_dmul>
 8005342:	4622      	mov	r2, r4
 8005344:	462b      	mov	r3, r5
 8005346:	f7fb f8fb 	bl	8000540 <__aeabi_dmul>
 800534a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800534e:	4604      	mov	r4, r0
 8005350:	460d      	mov	r5, r1
 8005352:	4630      	mov	r0, r6
 8005354:	4639      	mov	r1, r7
 8005356:	f7fb f8f3 	bl	8000540 <__aeabi_dmul>
 800535a:	460b      	mov	r3, r1
 800535c:	4602      	mov	r2, r0
 800535e:	4629      	mov	r1, r5
 8005360:	4620      	mov	r0, r4
 8005362:	f7fa ff35 	bl	80001d0 <__aeabi_dsub>
 8005366:	4b2b      	ldr	r3, [pc, #172]	; (8005414 <__kernel_cos+0x17c>)
 8005368:	4598      	cmp	r8, r3
 800536a:	4606      	mov	r6, r0
 800536c:	460f      	mov	r7, r1
 800536e:	dc10      	bgt.n	8005392 <__kernel_cos+0xfa>
 8005370:	4602      	mov	r2, r0
 8005372:	460b      	mov	r3, r1
 8005374:	4650      	mov	r0, sl
 8005376:	4659      	mov	r1, fp
 8005378:	f7fa ff2a 	bl	80001d0 <__aeabi_dsub>
 800537c:	460b      	mov	r3, r1
 800537e:	4926      	ldr	r1, [pc, #152]	; (8005418 <__kernel_cos+0x180>)
 8005380:	4602      	mov	r2, r0
 8005382:	2000      	movs	r0, #0
 8005384:	f7fa ff24 	bl	80001d0 <__aeabi_dsub>
 8005388:	ec41 0b10 	vmov	d0, r0, r1
 800538c:	b003      	add	sp, #12
 800538e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005392:	4b22      	ldr	r3, [pc, #136]	; (800541c <__kernel_cos+0x184>)
 8005394:	4920      	ldr	r1, [pc, #128]	; (8005418 <__kernel_cos+0x180>)
 8005396:	4598      	cmp	r8, r3
 8005398:	bfcc      	ite	gt
 800539a:	4d21      	ldrgt	r5, [pc, #132]	; (8005420 <__kernel_cos+0x188>)
 800539c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80053a0:	2400      	movs	r4, #0
 80053a2:	4622      	mov	r2, r4
 80053a4:	462b      	mov	r3, r5
 80053a6:	2000      	movs	r0, #0
 80053a8:	f7fa ff12 	bl	80001d0 <__aeabi_dsub>
 80053ac:	4622      	mov	r2, r4
 80053ae:	4680      	mov	r8, r0
 80053b0:	4689      	mov	r9, r1
 80053b2:	462b      	mov	r3, r5
 80053b4:	4650      	mov	r0, sl
 80053b6:	4659      	mov	r1, fp
 80053b8:	f7fa ff0a 	bl	80001d0 <__aeabi_dsub>
 80053bc:	4632      	mov	r2, r6
 80053be:	463b      	mov	r3, r7
 80053c0:	f7fa ff06 	bl	80001d0 <__aeabi_dsub>
 80053c4:	4602      	mov	r2, r0
 80053c6:	460b      	mov	r3, r1
 80053c8:	4640      	mov	r0, r8
 80053ca:	4649      	mov	r1, r9
 80053cc:	e7da      	b.n	8005384 <__kernel_cos+0xec>
 80053ce:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8005408 <__kernel_cos+0x170>
 80053d2:	e7db      	b.n	800538c <__kernel_cos+0xf4>
 80053d4:	f3af 8000 	nop.w
 80053d8:	be8838d4 	.word	0xbe8838d4
 80053dc:	bda8fae9 	.word	0xbda8fae9
 80053e0:	bdb4b1c4 	.word	0xbdb4b1c4
 80053e4:	3e21ee9e 	.word	0x3e21ee9e
 80053e8:	809c52ad 	.word	0x809c52ad
 80053ec:	3e927e4f 	.word	0x3e927e4f
 80053f0:	19cb1590 	.word	0x19cb1590
 80053f4:	3efa01a0 	.word	0x3efa01a0
 80053f8:	16c15177 	.word	0x16c15177
 80053fc:	3f56c16c 	.word	0x3f56c16c
 8005400:	5555554c 	.word	0x5555554c
 8005404:	3fa55555 	.word	0x3fa55555
 8005408:	00000000 	.word	0x00000000
 800540c:	3ff00000 	.word	0x3ff00000
 8005410:	3fe00000 	.word	0x3fe00000
 8005414:	3fd33332 	.word	0x3fd33332
 8005418:	3ff00000 	.word	0x3ff00000
 800541c:	3fe90000 	.word	0x3fe90000
 8005420:	3fd20000 	.word	0x3fd20000
 8005424:	00000000 	.word	0x00000000

08005428 <__kernel_rem_pio2>:
 8005428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800542c:	ed2d 8b02 	vpush	{d8}
 8005430:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8005434:	f112 0f14 	cmn.w	r2, #20
 8005438:	9308      	str	r3, [sp, #32]
 800543a:	9101      	str	r1, [sp, #4]
 800543c:	4bc4      	ldr	r3, [pc, #784]	; (8005750 <__kernel_rem_pio2+0x328>)
 800543e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8005440:	900b      	str	r0, [sp, #44]	; 0x2c
 8005442:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005446:	9302      	str	r3, [sp, #8]
 8005448:	9b08      	ldr	r3, [sp, #32]
 800544a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800544e:	bfa8      	it	ge
 8005450:	1ed4      	subge	r4, r2, #3
 8005452:	9306      	str	r3, [sp, #24]
 8005454:	bfb2      	itee	lt
 8005456:	2400      	movlt	r4, #0
 8005458:	2318      	movge	r3, #24
 800545a:	fb94 f4f3 	sdivge	r4, r4, r3
 800545e:	f06f 0317 	mvn.w	r3, #23
 8005462:	fb04 3303 	mla	r3, r4, r3, r3
 8005466:	eb03 0a02 	add.w	sl, r3, r2
 800546a:	9b02      	ldr	r3, [sp, #8]
 800546c:	9a06      	ldr	r2, [sp, #24]
 800546e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005740 <__kernel_rem_pio2+0x318>
 8005472:	eb03 0802 	add.w	r8, r3, r2
 8005476:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005478:	1aa7      	subs	r7, r4, r2
 800547a:	ae22      	add	r6, sp, #136	; 0x88
 800547c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005480:	2500      	movs	r5, #0
 8005482:	4545      	cmp	r5, r8
 8005484:	dd13      	ble.n	80054ae <__kernel_rem_pio2+0x86>
 8005486:	9b08      	ldr	r3, [sp, #32]
 8005488:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8005740 <__kernel_rem_pio2+0x318>
 800548c:	aa22      	add	r2, sp, #136	; 0x88
 800548e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8005492:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8005496:	f04f 0800 	mov.w	r8, #0
 800549a:	9b02      	ldr	r3, [sp, #8]
 800549c:	4598      	cmp	r8, r3
 800549e:	dc2f      	bgt.n	8005500 <__kernel_rem_pio2+0xd8>
 80054a0:	ed8d 8b04 	vstr	d8, [sp, #16]
 80054a4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80054a8:	462f      	mov	r7, r5
 80054aa:	2600      	movs	r6, #0
 80054ac:	e01b      	b.n	80054e6 <__kernel_rem_pio2+0xbe>
 80054ae:	42ef      	cmn	r7, r5
 80054b0:	d407      	bmi.n	80054c2 <__kernel_rem_pio2+0x9a>
 80054b2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80054b6:	f7fa ffd9 	bl	800046c <__aeabi_i2d>
 80054ba:	e8e6 0102 	strd	r0, r1, [r6], #8
 80054be:	3501      	adds	r5, #1
 80054c0:	e7df      	b.n	8005482 <__kernel_rem_pio2+0x5a>
 80054c2:	ec51 0b18 	vmov	r0, r1, d8
 80054c6:	e7f8      	b.n	80054ba <__kernel_rem_pio2+0x92>
 80054c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054cc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80054d0:	f7fb f836 	bl	8000540 <__aeabi_dmul>
 80054d4:	4602      	mov	r2, r0
 80054d6:	460b      	mov	r3, r1
 80054d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054dc:	f7fa fe7a 	bl	80001d4 <__adddf3>
 80054e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054e4:	3601      	adds	r6, #1
 80054e6:	9b06      	ldr	r3, [sp, #24]
 80054e8:	429e      	cmp	r6, r3
 80054ea:	f1a7 0708 	sub.w	r7, r7, #8
 80054ee:	ddeb      	ble.n	80054c8 <__kernel_rem_pio2+0xa0>
 80054f0:	ed9d 7b04 	vldr	d7, [sp, #16]
 80054f4:	f108 0801 	add.w	r8, r8, #1
 80054f8:	ecab 7b02 	vstmia	fp!, {d7}
 80054fc:	3508      	adds	r5, #8
 80054fe:	e7cc      	b.n	800549a <__kernel_rem_pio2+0x72>
 8005500:	9b02      	ldr	r3, [sp, #8]
 8005502:	aa0e      	add	r2, sp, #56	; 0x38
 8005504:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005508:	930d      	str	r3, [sp, #52]	; 0x34
 800550a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800550c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8005510:	9c02      	ldr	r4, [sp, #8]
 8005512:	930c      	str	r3, [sp, #48]	; 0x30
 8005514:	00e3      	lsls	r3, r4, #3
 8005516:	930a      	str	r3, [sp, #40]	; 0x28
 8005518:	ab9a      	add	r3, sp, #616	; 0x268
 800551a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800551e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8005522:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8005526:	ab72      	add	r3, sp, #456	; 0x1c8
 8005528:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800552c:	46c3      	mov	fp, r8
 800552e:	46a1      	mov	r9, r4
 8005530:	f1b9 0f00 	cmp.w	r9, #0
 8005534:	f1a5 0508 	sub.w	r5, r5, #8
 8005538:	dc77      	bgt.n	800562a <__kernel_rem_pio2+0x202>
 800553a:	ec47 6b10 	vmov	d0, r6, r7
 800553e:	4650      	mov	r0, sl
 8005540:	f000 fc46 	bl	8005dd0 <scalbn>
 8005544:	ec57 6b10 	vmov	r6, r7, d0
 8005548:	2200      	movs	r2, #0
 800554a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800554e:	ee10 0a10 	vmov	r0, s0
 8005552:	4639      	mov	r1, r7
 8005554:	f7fa fff4 	bl	8000540 <__aeabi_dmul>
 8005558:	ec41 0b10 	vmov	d0, r0, r1
 800555c:	f000 fbb8 	bl	8005cd0 <floor>
 8005560:	4b7c      	ldr	r3, [pc, #496]	; (8005754 <__kernel_rem_pio2+0x32c>)
 8005562:	ec51 0b10 	vmov	r0, r1, d0
 8005566:	2200      	movs	r2, #0
 8005568:	f7fa ffea 	bl	8000540 <__aeabi_dmul>
 800556c:	4602      	mov	r2, r0
 800556e:	460b      	mov	r3, r1
 8005570:	4630      	mov	r0, r6
 8005572:	4639      	mov	r1, r7
 8005574:	f7fa fe2c 	bl	80001d0 <__aeabi_dsub>
 8005578:	460f      	mov	r7, r1
 800557a:	4606      	mov	r6, r0
 800557c:	f7fb fa90 	bl	8000aa0 <__aeabi_d2iz>
 8005580:	9004      	str	r0, [sp, #16]
 8005582:	f7fa ff73 	bl	800046c <__aeabi_i2d>
 8005586:	4602      	mov	r2, r0
 8005588:	460b      	mov	r3, r1
 800558a:	4630      	mov	r0, r6
 800558c:	4639      	mov	r1, r7
 800558e:	f7fa fe1f 	bl	80001d0 <__aeabi_dsub>
 8005592:	f1ba 0f00 	cmp.w	sl, #0
 8005596:	4606      	mov	r6, r0
 8005598:	460f      	mov	r7, r1
 800559a:	dd6d      	ble.n	8005678 <__kernel_rem_pio2+0x250>
 800559c:	1e62      	subs	r2, r4, #1
 800559e:	ab0e      	add	r3, sp, #56	; 0x38
 80055a0:	9d04      	ldr	r5, [sp, #16]
 80055a2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80055a6:	f1ca 0118 	rsb	r1, sl, #24
 80055aa:	fa40 f301 	asr.w	r3, r0, r1
 80055ae:	441d      	add	r5, r3
 80055b0:	408b      	lsls	r3, r1
 80055b2:	1ac0      	subs	r0, r0, r3
 80055b4:	ab0e      	add	r3, sp, #56	; 0x38
 80055b6:	9504      	str	r5, [sp, #16]
 80055b8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80055bc:	f1ca 0317 	rsb	r3, sl, #23
 80055c0:	fa40 fb03 	asr.w	fp, r0, r3
 80055c4:	f1bb 0f00 	cmp.w	fp, #0
 80055c8:	dd65      	ble.n	8005696 <__kernel_rem_pio2+0x26e>
 80055ca:	9b04      	ldr	r3, [sp, #16]
 80055cc:	2200      	movs	r2, #0
 80055ce:	3301      	adds	r3, #1
 80055d0:	9304      	str	r3, [sp, #16]
 80055d2:	4615      	mov	r5, r2
 80055d4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80055d8:	4294      	cmp	r4, r2
 80055da:	f300 809c 	bgt.w	8005716 <__kernel_rem_pio2+0x2ee>
 80055de:	f1ba 0f00 	cmp.w	sl, #0
 80055e2:	dd07      	ble.n	80055f4 <__kernel_rem_pio2+0x1cc>
 80055e4:	f1ba 0f01 	cmp.w	sl, #1
 80055e8:	f000 80c0 	beq.w	800576c <__kernel_rem_pio2+0x344>
 80055ec:	f1ba 0f02 	cmp.w	sl, #2
 80055f0:	f000 80c6 	beq.w	8005780 <__kernel_rem_pio2+0x358>
 80055f4:	f1bb 0f02 	cmp.w	fp, #2
 80055f8:	d14d      	bne.n	8005696 <__kernel_rem_pio2+0x26e>
 80055fa:	4632      	mov	r2, r6
 80055fc:	463b      	mov	r3, r7
 80055fe:	4956      	ldr	r1, [pc, #344]	; (8005758 <__kernel_rem_pio2+0x330>)
 8005600:	2000      	movs	r0, #0
 8005602:	f7fa fde5 	bl	80001d0 <__aeabi_dsub>
 8005606:	4606      	mov	r6, r0
 8005608:	460f      	mov	r7, r1
 800560a:	2d00      	cmp	r5, #0
 800560c:	d043      	beq.n	8005696 <__kernel_rem_pio2+0x26e>
 800560e:	4650      	mov	r0, sl
 8005610:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005748 <__kernel_rem_pio2+0x320>
 8005614:	f000 fbdc 	bl	8005dd0 <scalbn>
 8005618:	4630      	mov	r0, r6
 800561a:	4639      	mov	r1, r7
 800561c:	ec53 2b10 	vmov	r2, r3, d0
 8005620:	f7fa fdd6 	bl	80001d0 <__aeabi_dsub>
 8005624:	4606      	mov	r6, r0
 8005626:	460f      	mov	r7, r1
 8005628:	e035      	b.n	8005696 <__kernel_rem_pio2+0x26e>
 800562a:	4b4c      	ldr	r3, [pc, #304]	; (800575c <__kernel_rem_pio2+0x334>)
 800562c:	2200      	movs	r2, #0
 800562e:	4630      	mov	r0, r6
 8005630:	4639      	mov	r1, r7
 8005632:	f7fa ff85 	bl	8000540 <__aeabi_dmul>
 8005636:	f7fb fa33 	bl	8000aa0 <__aeabi_d2iz>
 800563a:	f7fa ff17 	bl	800046c <__aeabi_i2d>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	ec43 2b18 	vmov	d8, r2, r3
 8005646:	4b46      	ldr	r3, [pc, #280]	; (8005760 <__kernel_rem_pio2+0x338>)
 8005648:	2200      	movs	r2, #0
 800564a:	f7fa ff79 	bl	8000540 <__aeabi_dmul>
 800564e:	4602      	mov	r2, r0
 8005650:	460b      	mov	r3, r1
 8005652:	4630      	mov	r0, r6
 8005654:	4639      	mov	r1, r7
 8005656:	f7fa fdbb 	bl	80001d0 <__aeabi_dsub>
 800565a:	f7fb fa21 	bl	8000aa0 <__aeabi_d2iz>
 800565e:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005662:	f84b 0b04 	str.w	r0, [fp], #4
 8005666:	ec51 0b18 	vmov	r0, r1, d8
 800566a:	f7fa fdb3 	bl	80001d4 <__adddf3>
 800566e:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 8005672:	4606      	mov	r6, r0
 8005674:	460f      	mov	r7, r1
 8005676:	e75b      	b.n	8005530 <__kernel_rem_pio2+0x108>
 8005678:	d106      	bne.n	8005688 <__kernel_rem_pio2+0x260>
 800567a:	1e63      	subs	r3, r4, #1
 800567c:	aa0e      	add	r2, sp, #56	; 0x38
 800567e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005682:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8005686:	e79d      	b.n	80055c4 <__kernel_rem_pio2+0x19c>
 8005688:	4b36      	ldr	r3, [pc, #216]	; (8005764 <__kernel_rem_pio2+0x33c>)
 800568a:	2200      	movs	r2, #0
 800568c:	f7fb f9de 	bl	8000a4c <__aeabi_dcmpge>
 8005690:	2800      	cmp	r0, #0
 8005692:	d13d      	bne.n	8005710 <__kernel_rem_pio2+0x2e8>
 8005694:	4683      	mov	fp, r0
 8005696:	2200      	movs	r2, #0
 8005698:	2300      	movs	r3, #0
 800569a:	4630      	mov	r0, r6
 800569c:	4639      	mov	r1, r7
 800569e:	f7fb f9b7 	bl	8000a10 <__aeabi_dcmpeq>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	f000 80c0 	beq.w	8005828 <__kernel_rem_pio2+0x400>
 80056a8:	1e65      	subs	r5, r4, #1
 80056aa:	462b      	mov	r3, r5
 80056ac:	2200      	movs	r2, #0
 80056ae:	9902      	ldr	r1, [sp, #8]
 80056b0:	428b      	cmp	r3, r1
 80056b2:	da6c      	bge.n	800578e <__kernel_rem_pio2+0x366>
 80056b4:	2a00      	cmp	r2, #0
 80056b6:	f000 8089 	beq.w	80057cc <__kernel_rem_pio2+0x3a4>
 80056ba:	ab0e      	add	r3, sp, #56	; 0x38
 80056bc:	f1aa 0a18 	sub.w	sl, sl, #24
 80056c0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	f000 80ad 	beq.w	8005824 <__kernel_rem_pio2+0x3fc>
 80056ca:	4650      	mov	r0, sl
 80056cc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005748 <__kernel_rem_pio2+0x320>
 80056d0:	f000 fb7e 	bl	8005dd0 <scalbn>
 80056d4:	ab9a      	add	r3, sp, #616	; 0x268
 80056d6:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80056da:	ec57 6b10 	vmov	r6, r7, d0
 80056de:	00ec      	lsls	r4, r5, #3
 80056e0:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 80056e4:	46aa      	mov	sl, r5
 80056e6:	f1ba 0f00 	cmp.w	sl, #0
 80056ea:	f280 80d6 	bge.w	800589a <__kernel_rem_pio2+0x472>
 80056ee:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8005740 <__kernel_rem_pio2+0x318>
 80056f2:	462e      	mov	r6, r5
 80056f4:	2e00      	cmp	r6, #0
 80056f6:	f2c0 8104 	blt.w	8005902 <__kernel_rem_pio2+0x4da>
 80056fa:	ab72      	add	r3, sp, #456	; 0x1c8
 80056fc:	ed8d 8b06 	vstr	d8, [sp, #24]
 8005700:	f8df a064 	ldr.w	sl, [pc, #100]	; 8005768 <__kernel_rem_pio2+0x340>
 8005704:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8005708:	f04f 0800 	mov.w	r8, #0
 800570c:	1baf      	subs	r7, r5, r6
 800570e:	e0ea      	b.n	80058e6 <__kernel_rem_pio2+0x4be>
 8005710:	f04f 0b02 	mov.w	fp, #2
 8005714:	e759      	b.n	80055ca <__kernel_rem_pio2+0x1a2>
 8005716:	f8d8 3000 	ldr.w	r3, [r8]
 800571a:	b955      	cbnz	r5, 8005732 <__kernel_rem_pio2+0x30a>
 800571c:	b123      	cbz	r3, 8005728 <__kernel_rem_pio2+0x300>
 800571e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005722:	f8c8 3000 	str.w	r3, [r8]
 8005726:	2301      	movs	r3, #1
 8005728:	3201      	adds	r2, #1
 800572a:	f108 0804 	add.w	r8, r8, #4
 800572e:	461d      	mov	r5, r3
 8005730:	e752      	b.n	80055d8 <__kernel_rem_pio2+0x1b0>
 8005732:	1acb      	subs	r3, r1, r3
 8005734:	f8c8 3000 	str.w	r3, [r8]
 8005738:	462b      	mov	r3, r5
 800573a:	e7f5      	b.n	8005728 <__kernel_rem_pio2+0x300>
 800573c:	f3af 8000 	nop.w
	...
 800574c:	3ff00000 	.word	0x3ff00000
 8005750:	08006128 	.word	0x08006128
 8005754:	40200000 	.word	0x40200000
 8005758:	3ff00000 	.word	0x3ff00000
 800575c:	3e700000 	.word	0x3e700000
 8005760:	41700000 	.word	0x41700000
 8005764:	3fe00000 	.word	0x3fe00000
 8005768:	080060e8 	.word	0x080060e8
 800576c:	1e62      	subs	r2, r4, #1
 800576e:	ab0e      	add	r3, sp, #56	; 0x38
 8005770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005774:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005778:	a90e      	add	r1, sp, #56	; 0x38
 800577a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800577e:	e739      	b.n	80055f4 <__kernel_rem_pio2+0x1cc>
 8005780:	1e62      	subs	r2, r4, #1
 8005782:	ab0e      	add	r3, sp, #56	; 0x38
 8005784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005788:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800578c:	e7f4      	b.n	8005778 <__kernel_rem_pio2+0x350>
 800578e:	a90e      	add	r1, sp, #56	; 0x38
 8005790:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005794:	3b01      	subs	r3, #1
 8005796:	430a      	orrs	r2, r1
 8005798:	e789      	b.n	80056ae <__kernel_rem_pio2+0x286>
 800579a:	3301      	adds	r3, #1
 800579c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80057a0:	2900      	cmp	r1, #0
 80057a2:	d0fa      	beq.n	800579a <__kernel_rem_pio2+0x372>
 80057a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80057a6:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80057aa:	446a      	add	r2, sp
 80057ac:	3a98      	subs	r2, #152	; 0x98
 80057ae:	920a      	str	r2, [sp, #40]	; 0x28
 80057b0:	9a08      	ldr	r2, [sp, #32]
 80057b2:	18e3      	adds	r3, r4, r3
 80057b4:	18a5      	adds	r5, r4, r2
 80057b6:	aa22      	add	r2, sp, #136	; 0x88
 80057b8:	f104 0801 	add.w	r8, r4, #1
 80057bc:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80057c0:	9304      	str	r3, [sp, #16]
 80057c2:	9b04      	ldr	r3, [sp, #16]
 80057c4:	4543      	cmp	r3, r8
 80057c6:	da04      	bge.n	80057d2 <__kernel_rem_pio2+0x3aa>
 80057c8:	461c      	mov	r4, r3
 80057ca:	e6a3      	b.n	8005514 <__kernel_rem_pio2+0xec>
 80057cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80057ce:	2301      	movs	r3, #1
 80057d0:	e7e4      	b.n	800579c <__kernel_rem_pio2+0x374>
 80057d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80057d4:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80057d8:	f7fa fe48 	bl	800046c <__aeabi_i2d>
 80057dc:	e8e5 0102 	strd	r0, r1, [r5], #8
 80057e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057e2:	46ab      	mov	fp, r5
 80057e4:	461c      	mov	r4, r3
 80057e6:	f04f 0900 	mov.w	r9, #0
 80057ea:	2600      	movs	r6, #0
 80057ec:	2700      	movs	r7, #0
 80057ee:	9b06      	ldr	r3, [sp, #24]
 80057f0:	4599      	cmp	r9, r3
 80057f2:	dd06      	ble.n	8005802 <__kernel_rem_pio2+0x3da>
 80057f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057f6:	e8e3 6702 	strd	r6, r7, [r3], #8
 80057fa:	f108 0801 	add.w	r8, r8, #1
 80057fe:	930a      	str	r3, [sp, #40]	; 0x28
 8005800:	e7df      	b.n	80057c2 <__kernel_rem_pio2+0x39a>
 8005802:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005806:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800580a:	f7fa fe99 	bl	8000540 <__aeabi_dmul>
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	4630      	mov	r0, r6
 8005814:	4639      	mov	r1, r7
 8005816:	f7fa fcdd 	bl	80001d4 <__adddf3>
 800581a:	f109 0901 	add.w	r9, r9, #1
 800581e:	4606      	mov	r6, r0
 8005820:	460f      	mov	r7, r1
 8005822:	e7e4      	b.n	80057ee <__kernel_rem_pio2+0x3c6>
 8005824:	3d01      	subs	r5, #1
 8005826:	e748      	b.n	80056ba <__kernel_rem_pio2+0x292>
 8005828:	ec47 6b10 	vmov	d0, r6, r7
 800582c:	f1ca 0000 	rsb	r0, sl, #0
 8005830:	f000 face 	bl	8005dd0 <scalbn>
 8005834:	ec57 6b10 	vmov	r6, r7, d0
 8005838:	4ba0      	ldr	r3, [pc, #640]	; (8005abc <__kernel_rem_pio2+0x694>)
 800583a:	ee10 0a10 	vmov	r0, s0
 800583e:	2200      	movs	r2, #0
 8005840:	4639      	mov	r1, r7
 8005842:	f7fb f903 	bl	8000a4c <__aeabi_dcmpge>
 8005846:	b1f8      	cbz	r0, 8005888 <__kernel_rem_pio2+0x460>
 8005848:	4b9d      	ldr	r3, [pc, #628]	; (8005ac0 <__kernel_rem_pio2+0x698>)
 800584a:	2200      	movs	r2, #0
 800584c:	4630      	mov	r0, r6
 800584e:	4639      	mov	r1, r7
 8005850:	f7fa fe76 	bl	8000540 <__aeabi_dmul>
 8005854:	f7fb f924 	bl	8000aa0 <__aeabi_d2iz>
 8005858:	4680      	mov	r8, r0
 800585a:	f7fa fe07 	bl	800046c <__aeabi_i2d>
 800585e:	4b97      	ldr	r3, [pc, #604]	; (8005abc <__kernel_rem_pio2+0x694>)
 8005860:	2200      	movs	r2, #0
 8005862:	f7fa fe6d 	bl	8000540 <__aeabi_dmul>
 8005866:	460b      	mov	r3, r1
 8005868:	4602      	mov	r2, r0
 800586a:	4639      	mov	r1, r7
 800586c:	4630      	mov	r0, r6
 800586e:	f7fa fcaf 	bl	80001d0 <__aeabi_dsub>
 8005872:	f7fb f915 	bl	8000aa0 <__aeabi_d2iz>
 8005876:	1c65      	adds	r5, r4, #1
 8005878:	ab0e      	add	r3, sp, #56	; 0x38
 800587a:	f10a 0a18 	add.w	sl, sl, #24
 800587e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005882:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005886:	e720      	b.n	80056ca <__kernel_rem_pio2+0x2a2>
 8005888:	4630      	mov	r0, r6
 800588a:	4639      	mov	r1, r7
 800588c:	f7fb f908 	bl	8000aa0 <__aeabi_d2iz>
 8005890:	ab0e      	add	r3, sp, #56	; 0x38
 8005892:	4625      	mov	r5, r4
 8005894:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005898:	e717      	b.n	80056ca <__kernel_rem_pio2+0x2a2>
 800589a:	ab0e      	add	r3, sp, #56	; 0x38
 800589c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80058a0:	f7fa fde4 	bl	800046c <__aeabi_i2d>
 80058a4:	4632      	mov	r2, r6
 80058a6:	463b      	mov	r3, r7
 80058a8:	f7fa fe4a 	bl	8000540 <__aeabi_dmul>
 80058ac:	4b84      	ldr	r3, [pc, #528]	; (8005ac0 <__kernel_rem_pio2+0x698>)
 80058ae:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80058b2:	2200      	movs	r2, #0
 80058b4:	4630      	mov	r0, r6
 80058b6:	4639      	mov	r1, r7
 80058b8:	f7fa fe42 	bl	8000540 <__aeabi_dmul>
 80058bc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80058c0:	4606      	mov	r6, r0
 80058c2:	460f      	mov	r7, r1
 80058c4:	e70f      	b.n	80056e6 <__kernel_rem_pio2+0x2be>
 80058c6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80058ca:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80058ce:	f7fa fe37 	bl	8000540 <__aeabi_dmul>
 80058d2:	4602      	mov	r2, r0
 80058d4:	460b      	mov	r3, r1
 80058d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058da:	f7fa fc7b 	bl	80001d4 <__adddf3>
 80058de:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80058e2:	f108 0801 	add.w	r8, r8, #1
 80058e6:	9b02      	ldr	r3, [sp, #8]
 80058e8:	4598      	cmp	r8, r3
 80058ea:	dc01      	bgt.n	80058f0 <__kernel_rem_pio2+0x4c8>
 80058ec:	45b8      	cmp	r8, r7
 80058ee:	ddea      	ble.n	80058c6 <__kernel_rem_pio2+0x49e>
 80058f0:	ed9d 7b06 	vldr	d7, [sp, #24]
 80058f4:	ab4a      	add	r3, sp, #296	; 0x128
 80058f6:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80058fa:	ed87 7b00 	vstr	d7, [r7]
 80058fe:	3e01      	subs	r6, #1
 8005900:	e6f8      	b.n	80056f4 <__kernel_rem_pio2+0x2cc>
 8005902:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005904:	2b02      	cmp	r3, #2
 8005906:	dc0b      	bgt.n	8005920 <__kernel_rem_pio2+0x4f8>
 8005908:	2b00      	cmp	r3, #0
 800590a:	dc35      	bgt.n	8005978 <__kernel_rem_pio2+0x550>
 800590c:	d059      	beq.n	80059c2 <__kernel_rem_pio2+0x59a>
 800590e:	9b04      	ldr	r3, [sp, #16]
 8005910:	f003 0007 	and.w	r0, r3, #7
 8005914:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005918:	ecbd 8b02 	vpop	{d8}
 800591c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005920:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005922:	2b03      	cmp	r3, #3
 8005924:	d1f3      	bne.n	800590e <__kernel_rem_pio2+0x4e6>
 8005926:	ab4a      	add	r3, sp, #296	; 0x128
 8005928:	4423      	add	r3, r4
 800592a:	9306      	str	r3, [sp, #24]
 800592c:	461c      	mov	r4, r3
 800592e:	469a      	mov	sl, r3
 8005930:	9502      	str	r5, [sp, #8]
 8005932:	9b02      	ldr	r3, [sp, #8]
 8005934:	2b00      	cmp	r3, #0
 8005936:	f1aa 0a08 	sub.w	sl, sl, #8
 800593a:	dc6b      	bgt.n	8005a14 <__kernel_rem_pio2+0x5ec>
 800593c:	46aa      	mov	sl, r5
 800593e:	f1ba 0f01 	cmp.w	sl, #1
 8005942:	f1a4 0408 	sub.w	r4, r4, #8
 8005946:	f300 8085 	bgt.w	8005a54 <__kernel_rem_pio2+0x62c>
 800594a:	9c06      	ldr	r4, [sp, #24]
 800594c:	2000      	movs	r0, #0
 800594e:	3408      	adds	r4, #8
 8005950:	2100      	movs	r1, #0
 8005952:	2d01      	cmp	r5, #1
 8005954:	f300 809d 	bgt.w	8005a92 <__kernel_rem_pio2+0x66a>
 8005958:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800595c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8005960:	f1bb 0f00 	cmp.w	fp, #0
 8005964:	f040 809b 	bne.w	8005a9e <__kernel_rem_pio2+0x676>
 8005968:	9b01      	ldr	r3, [sp, #4]
 800596a:	e9c3 5600 	strd	r5, r6, [r3]
 800596e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8005972:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005976:	e7ca      	b.n	800590e <__kernel_rem_pio2+0x4e6>
 8005978:	3408      	adds	r4, #8
 800597a:	ab4a      	add	r3, sp, #296	; 0x128
 800597c:	441c      	add	r4, r3
 800597e:	462e      	mov	r6, r5
 8005980:	2000      	movs	r0, #0
 8005982:	2100      	movs	r1, #0
 8005984:	2e00      	cmp	r6, #0
 8005986:	da36      	bge.n	80059f6 <__kernel_rem_pio2+0x5ce>
 8005988:	f1bb 0f00 	cmp.w	fp, #0
 800598c:	d039      	beq.n	8005a02 <__kernel_rem_pio2+0x5da>
 800598e:	4602      	mov	r2, r0
 8005990:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005994:	9c01      	ldr	r4, [sp, #4]
 8005996:	e9c4 2300 	strd	r2, r3, [r4]
 800599a:	4602      	mov	r2, r0
 800599c:	460b      	mov	r3, r1
 800599e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80059a2:	f7fa fc15 	bl	80001d0 <__aeabi_dsub>
 80059a6:	ae4c      	add	r6, sp, #304	; 0x130
 80059a8:	2401      	movs	r4, #1
 80059aa:	42a5      	cmp	r5, r4
 80059ac:	da2c      	bge.n	8005a08 <__kernel_rem_pio2+0x5e0>
 80059ae:	f1bb 0f00 	cmp.w	fp, #0
 80059b2:	d002      	beq.n	80059ba <__kernel_rem_pio2+0x592>
 80059b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80059b8:	4619      	mov	r1, r3
 80059ba:	9b01      	ldr	r3, [sp, #4]
 80059bc:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80059c0:	e7a5      	b.n	800590e <__kernel_rem_pio2+0x4e6>
 80059c2:	f504 731a 	add.w	r3, r4, #616	; 0x268
 80059c6:	eb0d 0403 	add.w	r4, sp, r3
 80059ca:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80059ce:	2000      	movs	r0, #0
 80059d0:	2100      	movs	r1, #0
 80059d2:	2d00      	cmp	r5, #0
 80059d4:	da09      	bge.n	80059ea <__kernel_rem_pio2+0x5c2>
 80059d6:	f1bb 0f00 	cmp.w	fp, #0
 80059da:	d002      	beq.n	80059e2 <__kernel_rem_pio2+0x5ba>
 80059dc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80059e0:	4619      	mov	r1, r3
 80059e2:	9b01      	ldr	r3, [sp, #4]
 80059e4:	e9c3 0100 	strd	r0, r1, [r3]
 80059e8:	e791      	b.n	800590e <__kernel_rem_pio2+0x4e6>
 80059ea:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80059ee:	f7fa fbf1 	bl	80001d4 <__adddf3>
 80059f2:	3d01      	subs	r5, #1
 80059f4:	e7ed      	b.n	80059d2 <__kernel_rem_pio2+0x5aa>
 80059f6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80059fa:	f7fa fbeb 	bl	80001d4 <__adddf3>
 80059fe:	3e01      	subs	r6, #1
 8005a00:	e7c0      	b.n	8005984 <__kernel_rem_pio2+0x55c>
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	e7c5      	b.n	8005994 <__kernel_rem_pio2+0x56c>
 8005a08:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005a0c:	f7fa fbe2 	bl	80001d4 <__adddf3>
 8005a10:	3401      	adds	r4, #1
 8005a12:	e7ca      	b.n	80059aa <__kernel_rem_pio2+0x582>
 8005a14:	e9da 8900 	ldrd	r8, r9, [sl]
 8005a18:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8005a1c:	9b02      	ldr	r3, [sp, #8]
 8005a1e:	3b01      	subs	r3, #1
 8005a20:	9302      	str	r3, [sp, #8]
 8005a22:	4632      	mov	r2, r6
 8005a24:	463b      	mov	r3, r7
 8005a26:	4640      	mov	r0, r8
 8005a28:	4649      	mov	r1, r9
 8005a2a:	f7fa fbd3 	bl	80001d4 <__adddf3>
 8005a2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4640      	mov	r0, r8
 8005a38:	4649      	mov	r1, r9
 8005a3a:	f7fa fbc9 	bl	80001d0 <__aeabi_dsub>
 8005a3e:	4632      	mov	r2, r6
 8005a40:	463b      	mov	r3, r7
 8005a42:	f7fa fbc7 	bl	80001d4 <__adddf3>
 8005a46:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005a4a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005a4e:	ed8a 7b00 	vstr	d7, [sl]
 8005a52:	e76e      	b.n	8005932 <__kernel_rem_pio2+0x50a>
 8005a54:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005a58:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8005a5c:	4640      	mov	r0, r8
 8005a5e:	4632      	mov	r2, r6
 8005a60:	463b      	mov	r3, r7
 8005a62:	4649      	mov	r1, r9
 8005a64:	f7fa fbb6 	bl	80001d4 <__adddf3>
 8005a68:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4640      	mov	r0, r8
 8005a72:	4649      	mov	r1, r9
 8005a74:	f7fa fbac 	bl	80001d0 <__aeabi_dsub>
 8005a78:	4632      	mov	r2, r6
 8005a7a:	463b      	mov	r3, r7
 8005a7c:	f7fa fbaa 	bl	80001d4 <__adddf3>
 8005a80:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a84:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005a88:	ed84 7b00 	vstr	d7, [r4]
 8005a8c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005a90:	e755      	b.n	800593e <__kernel_rem_pio2+0x516>
 8005a92:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005a96:	f7fa fb9d 	bl	80001d4 <__adddf3>
 8005a9a:	3d01      	subs	r5, #1
 8005a9c:	e759      	b.n	8005952 <__kernel_rem_pio2+0x52a>
 8005a9e:	9b01      	ldr	r3, [sp, #4]
 8005aa0:	9a01      	ldr	r2, [sp, #4]
 8005aa2:	601d      	str	r5, [r3, #0]
 8005aa4:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8005aa8:	605c      	str	r4, [r3, #4]
 8005aaa:	609f      	str	r7, [r3, #8]
 8005aac:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8005ab0:	60d3      	str	r3, [r2, #12]
 8005ab2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005ab6:	6110      	str	r0, [r2, #16]
 8005ab8:	6153      	str	r3, [r2, #20]
 8005aba:	e728      	b.n	800590e <__kernel_rem_pio2+0x4e6>
 8005abc:	41700000 	.word	0x41700000
 8005ac0:	3e700000 	.word	0x3e700000
 8005ac4:	00000000 	.word	0x00000000

08005ac8 <__kernel_sin>:
 8005ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005acc:	ed2d 8b04 	vpush	{d8-d9}
 8005ad0:	eeb0 8a41 	vmov.f32	s16, s2
 8005ad4:	eef0 8a61 	vmov.f32	s17, s3
 8005ad8:	ec55 4b10 	vmov	r4, r5, d0
 8005adc:	b083      	sub	sp, #12
 8005ade:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005ae2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005ae6:	9001      	str	r0, [sp, #4]
 8005ae8:	da06      	bge.n	8005af8 <__kernel_sin+0x30>
 8005aea:	ee10 0a10 	vmov	r0, s0
 8005aee:	4629      	mov	r1, r5
 8005af0:	f7fa ffd6 	bl	8000aa0 <__aeabi_d2iz>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	d051      	beq.n	8005b9c <__kernel_sin+0xd4>
 8005af8:	4622      	mov	r2, r4
 8005afa:	462b      	mov	r3, r5
 8005afc:	4620      	mov	r0, r4
 8005afe:	4629      	mov	r1, r5
 8005b00:	f7fa fd1e 	bl	8000540 <__aeabi_dmul>
 8005b04:	4682      	mov	sl, r0
 8005b06:	468b      	mov	fp, r1
 8005b08:	4602      	mov	r2, r0
 8005b0a:	460b      	mov	r3, r1
 8005b0c:	4620      	mov	r0, r4
 8005b0e:	4629      	mov	r1, r5
 8005b10:	f7fa fd16 	bl	8000540 <__aeabi_dmul>
 8005b14:	a341      	add	r3, pc, #260	; (adr r3, 8005c1c <__kernel_sin+0x154>)
 8005b16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1a:	4680      	mov	r8, r0
 8005b1c:	4689      	mov	r9, r1
 8005b1e:	4650      	mov	r0, sl
 8005b20:	4659      	mov	r1, fp
 8005b22:	f7fa fd0d 	bl	8000540 <__aeabi_dmul>
 8005b26:	a33f      	add	r3, pc, #252	; (adr r3, 8005c24 <__kernel_sin+0x15c>)
 8005b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2c:	f7fa fb50 	bl	80001d0 <__aeabi_dsub>
 8005b30:	4652      	mov	r2, sl
 8005b32:	465b      	mov	r3, fp
 8005b34:	f7fa fd04 	bl	8000540 <__aeabi_dmul>
 8005b38:	a33c      	add	r3, pc, #240	; (adr r3, 8005c2c <__kernel_sin+0x164>)
 8005b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b3e:	f7fa fb49 	bl	80001d4 <__adddf3>
 8005b42:	4652      	mov	r2, sl
 8005b44:	465b      	mov	r3, fp
 8005b46:	f7fa fcfb 	bl	8000540 <__aeabi_dmul>
 8005b4a:	a33a      	add	r3, pc, #232	; (adr r3, 8005c34 <__kernel_sin+0x16c>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f7fa fb3e 	bl	80001d0 <__aeabi_dsub>
 8005b54:	4652      	mov	r2, sl
 8005b56:	465b      	mov	r3, fp
 8005b58:	f7fa fcf2 	bl	8000540 <__aeabi_dmul>
 8005b5c:	a337      	add	r3, pc, #220	; (adr r3, 8005c3c <__kernel_sin+0x174>)
 8005b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b62:	f7fa fb37 	bl	80001d4 <__adddf3>
 8005b66:	9b01      	ldr	r3, [sp, #4]
 8005b68:	4606      	mov	r6, r0
 8005b6a:	460f      	mov	r7, r1
 8005b6c:	b9eb      	cbnz	r3, 8005baa <__kernel_sin+0xe2>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	4650      	mov	r0, sl
 8005b74:	4659      	mov	r1, fp
 8005b76:	f7fa fce3 	bl	8000540 <__aeabi_dmul>
 8005b7a:	a325      	add	r3, pc, #148	; (adr r3, 8005c10 <__kernel_sin+0x148>)
 8005b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b80:	f7fa fb26 	bl	80001d0 <__aeabi_dsub>
 8005b84:	4642      	mov	r2, r8
 8005b86:	464b      	mov	r3, r9
 8005b88:	f7fa fcda 	bl	8000540 <__aeabi_dmul>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	460b      	mov	r3, r1
 8005b90:	4620      	mov	r0, r4
 8005b92:	4629      	mov	r1, r5
 8005b94:	f7fa fb1e 	bl	80001d4 <__adddf3>
 8005b98:	4604      	mov	r4, r0
 8005b9a:	460d      	mov	r5, r1
 8005b9c:	ec45 4b10 	vmov	d0, r4, r5
 8005ba0:	b003      	add	sp, #12
 8005ba2:	ecbd 8b04 	vpop	{d8-d9}
 8005ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005baa:	4b1b      	ldr	r3, [pc, #108]	; (8005c18 <__kernel_sin+0x150>)
 8005bac:	ec51 0b18 	vmov	r0, r1, d8
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f7fa fcc5 	bl	8000540 <__aeabi_dmul>
 8005bb6:	4632      	mov	r2, r6
 8005bb8:	ec41 0b19 	vmov	d9, r0, r1
 8005bbc:	463b      	mov	r3, r7
 8005bbe:	4640      	mov	r0, r8
 8005bc0:	4649      	mov	r1, r9
 8005bc2:	f7fa fcbd 	bl	8000540 <__aeabi_dmul>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	460b      	mov	r3, r1
 8005bca:	ec51 0b19 	vmov	r0, r1, d9
 8005bce:	f7fa faff 	bl	80001d0 <__aeabi_dsub>
 8005bd2:	4652      	mov	r2, sl
 8005bd4:	465b      	mov	r3, fp
 8005bd6:	f7fa fcb3 	bl	8000540 <__aeabi_dmul>
 8005bda:	ec53 2b18 	vmov	r2, r3, d8
 8005bde:	f7fa faf7 	bl	80001d0 <__aeabi_dsub>
 8005be2:	a30b      	add	r3, pc, #44	; (adr r3, 8005c10 <__kernel_sin+0x148>)
 8005be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be8:	4606      	mov	r6, r0
 8005bea:	460f      	mov	r7, r1
 8005bec:	4640      	mov	r0, r8
 8005bee:	4649      	mov	r1, r9
 8005bf0:	f7fa fca6 	bl	8000540 <__aeabi_dmul>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	4630      	mov	r0, r6
 8005bfa:	4639      	mov	r1, r7
 8005bfc:	f7fa faea 	bl	80001d4 <__adddf3>
 8005c00:	4602      	mov	r2, r0
 8005c02:	460b      	mov	r3, r1
 8005c04:	4620      	mov	r0, r4
 8005c06:	4629      	mov	r1, r5
 8005c08:	f7fa fae2 	bl	80001d0 <__aeabi_dsub>
 8005c0c:	e7c4      	b.n	8005b98 <__kernel_sin+0xd0>
 8005c0e:	bf00      	nop
 8005c10:	55555549 	.word	0x55555549
 8005c14:	3fc55555 	.word	0x3fc55555
 8005c18:	3fe00000 	.word	0x3fe00000
 8005c1c:	5acfd57c 	.word	0x5acfd57c
 8005c20:	3de5d93a 	.word	0x3de5d93a
 8005c24:	8a2b9ceb 	.word	0x8a2b9ceb
 8005c28:	3e5ae5e6 	.word	0x3e5ae5e6
 8005c2c:	57b1fe7d 	.word	0x57b1fe7d
 8005c30:	3ec71de3 	.word	0x3ec71de3
 8005c34:	19c161d5 	.word	0x19c161d5
 8005c38:	3f2a01a0 	.word	0x3f2a01a0
 8005c3c:	1110f8a6 	.word	0x1110f8a6
 8005c40:	3f811111 	.word	0x3f811111

08005c44 <with_errno>:
 8005c44:	b570      	push	{r4, r5, r6, lr}
 8005c46:	4604      	mov	r4, r0
 8005c48:	460d      	mov	r5, r1
 8005c4a:	4616      	mov	r6, r2
 8005c4c:	f7fe f96e 	bl	8003f2c <__errno>
 8005c50:	4629      	mov	r1, r5
 8005c52:	6006      	str	r6, [r0, #0]
 8005c54:	4620      	mov	r0, r4
 8005c56:	bd70      	pop	{r4, r5, r6, pc}

08005c58 <xflow>:
 8005c58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005c5a:	4614      	mov	r4, r2
 8005c5c:	461d      	mov	r5, r3
 8005c5e:	b108      	cbz	r0, 8005c64 <xflow+0xc>
 8005c60:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005c64:	e9cd 2300 	strd	r2, r3, [sp]
 8005c68:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005c6c:	4620      	mov	r0, r4
 8005c6e:	4629      	mov	r1, r5
 8005c70:	f7fa fc66 	bl	8000540 <__aeabi_dmul>
 8005c74:	2222      	movs	r2, #34	; 0x22
 8005c76:	b003      	add	sp, #12
 8005c78:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005c7c:	f7ff bfe2 	b.w	8005c44 <with_errno>

08005c80 <__math_uflow>:
 8005c80:	b508      	push	{r3, lr}
 8005c82:	2200      	movs	r2, #0
 8005c84:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005c88:	f7ff ffe6 	bl	8005c58 <xflow>
 8005c8c:	ec41 0b10 	vmov	d0, r0, r1
 8005c90:	bd08      	pop	{r3, pc}

08005c92 <__math_oflow>:
 8005c92:	b508      	push	{r3, lr}
 8005c94:	2200      	movs	r2, #0
 8005c96:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005c9a:	f7ff ffdd 	bl	8005c58 <xflow>
 8005c9e:	ec41 0b10 	vmov	d0, r0, r1
 8005ca2:	bd08      	pop	{r3, pc}

08005ca4 <fabs>:
 8005ca4:	ec51 0b10 	vmov	r0, r1, d0
 8005ca8:	ee10 2a10 	vmov	r2, s0
 8005cac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005cb0:	ec43 2b10 	vmov	d0, r2, r3
 8005cb4:	4770      	bx	lr

08005cb6 <finite>:
 8005cb6:	b082      	sub	sp, #8
 8005cb8:	ed8d 0b00 	vstr	d0, [sp]
 8005cbc:	9801      	ldr	r0, [sp, #4]
 8005cbe:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005cc2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005cc6:	0fc0      	lsrs	r0, r0, #31
 8005cc8:	b002      	add	sp, #8
 8005cca:	4770      	bx	lr
 8005ccc:	0000      	movs	r0, r0
	...

08005cd0 <floor>:
 8005cd0:	ec51 0b10 	vmov	r0, r1, d0
 8005cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cd8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005cdc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8005ce0:	2e13      	cmp	r6, #19
 8005ce2:	ee10 5a10 	vmov	r5, s0
 8005ce6:	ee10 8a10 	vmov	r8, s0
 8005cea:	460c      	mov	r4, r1
 8005cec:	dc32      	bgt.n	8005d54 <floor+0x84>
 8005cee:	2e00      	cmp	r6, #0
 8005cf0:	da14      	bge.n	8005d1c <floor+0x4c>
 8005cf2:	a333      	add	r3, pc, #204	; (adr r3, 8005dc0 <floor+0xf0>)
 8005cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf8:	f7fa fa6c 	bl	80001d4 <__adddf3>
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	2300      	movs	r3, #0
 8005d00:	f7fa feae 	bl	8000a60 <__aeabi_dcmpgt>
 8005d04:	b138      	cbz	r0, 8005d16 <floor+0x46>
 8005d06:	2c00      	cmp	r4, #0
 8005d08:	da57      	bge.n	8005dba <floor+0xea>
 8005d0a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8005d0e:	431d      	orrs	r5, r3
 8005d10:	d001      	beq.n	8005d16 <floor+0x46>
 8005d12:	4c2d      	ldr	r4, [pc, #180]	; (8005dc8 <floor+0xf8>)
 8005d14:	2500      	movs	r5, #0
 8005d16:	4621      	mov	r1, r4
 8005d18:	4628      	mov	r0, r5
 8005d1a:	e025      	b.n	8005d68 <floor+0x98>
 8005d1c:	4f2b      	ldr	r7, [pc, #172]	; (8005dcc <floor+0xfc>)
 8005d1e:	4137      	asrs	r7, r6
 8005d20:	ea01 0307 	and.w	r3, r1, r7
 8005d24:	4303      	orrs	r3, r0
 8005d26:	d01f      	beq.n	8005d68 <floor+0x98>
 8005d28:	a325      	add	r3, pc, #148	; (adr r3, 8005dc0 <floor+0xf0>)
 8005d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2e:	f7fa fa51 	bl	80001d4 <__adddf3>
 8005d32:	2200      	movs	r2, #0
 8005d34:	2300      	movs	r3, #0
 8005d36:	f7fa fe93 	bl	8000a60 <__aeabi_dcmpgt>
 8005d3a:	2800      	cmp	r0, #0
 8005d3c:	d0eb      	beq.n	8005d16 <floor+0x46>
 8005d3e:	2c00      	cmp	r4, #0
 8005d40:	bfbe      	ittt	lt
 8005d42:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8005d46:	fa43 f606 	asrlt.w	r6, r3, r6
 8005d4a:	19a4      	addlt	r4, r4, r6
 8005d4c:	ea24 0407 	bic.w	r4, r4, r7
 8005d50:	2500      	movs	r5, #0
 8005d52:	e7e0      	b.n	8005d16 <floor+0x46>
 8005d54:	2e33      	cmp	r6, #51	; 0x33
 8005d56:	dd0b      	ble.n	8005d70 <floor+0xa0>
 8005d58:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8005d5c:	d104      	bne.n	8005d68 <floor+0x98>
 8005d5e:	ee10 2a10 	vmov	r2, s0
 8005d62:	460b      	mov	r3, r1
 8005d64:	f7fa fa36 	bl	80001d4 <__adddf3>
 8005d68:	ec41 0b10 	vmov	d0, r0, r1
 8005d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d70:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8005d74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005d78:	fa23 f707 	lsr.w	r7, r3, r7
 8005d7c:	4207      	tst	r7, r0
 8005d7e:	d0f3      	beq.n	8005d68 <floor+0x98>
 8005d80:	a30f      	add	r3, pc, #60	; (adr r3, 8005dc0 <floor+0xf0>)
 8005d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d86:	f7fa fa25 	bl	80001d4 <__adddf3>
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	f7fa fe67 	bl	8000a60 <__aeabi_dcmpgt>
 8005d92:	2800      	cmp	r0, #0
 8005d94:	d0bf      	beq.n	8005d16 <floor+0x46>
 8005d96:	2c00      	cmp	r4, #0
 8005d98:	da02      	bge.n	8005da0 <floor+0xd0>
 8005d9a:	2e14      	cmp	r6, #20
 8005d9c:	d103      	bne.n	8005da6 <floor+0xd6>
 8005d9e:	3401      	adds	r4, #1
 8005da0:	ea25 0507 	bic.w	r5, r5, r7
 8005da4:	e7b7      	b.n	8005d16 <floor+0x46>
 8005da6:	2301      	movs	r3, #1
 8005da8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005dac:	fa03 f606 	lsl.w	r6, r3, r6
 8005db0:	4435      	add	r5, r6
 8005db2:	4545      	cmp	r5, r8
 8005db4:	bf38      	it	cc
 8005db6:	18e4      	addcc	r4, r4, r3
 8005db8:	e7f2      	b.n	8005da0 <floor+0xd0>
 8005dba:	2500      	movs	r5, #0
 8005dbc:	462c      	mov	r4, r5
 8005dbe:	e7aa      	b.n	8005d16 <floor+0x46>
 8005dc0:	8800759c 	.word	0x8800759c
 8005dc4:	7e37e43c 	.word	0x7e37e43c
 8005dc8:	bff00000 	.word	0xbff00000
 8005dcc:	000fffff 	.word	0x000fffff

08005dd0 <scalbn>:
 8005dd0:	b570      	push	{r4, r5, r6, lr}
 8005dd2:	ec55 4b10 	vmov	r4, r5, d0
 8005dd6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005dda:	4606      	mov	r6, r0
 8005ddc:	462b      	mov	r3, r5
 8005dde:	b99a      	cbnz	r2, 8005e08 <scalbn+0x38>
 8005de0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005de4:	4323      	orrs	r3, r4
 8005de6:	d036      	beq.n	8005e56 <scalbn+0x86>
 8005de8:	4b39      	ldr	r3, [pc, #228]	; (8005ed0 <scalbn+0x100>)
 8005dea:	4629      	mov	r1, r5
 8005dec:	ee10 0a10 	vmov	r0, s0
 8005df0:	2200      	movs	r2, #0
 8005df2:	f7fa fba5 	bl	8000540 <__aeabi_dmul>
 8005df6:	4b37      	ldr	r3, [pc, #220]	; (8005ed4 <scalbn+0x104>)
 8005df8:	429e      	cmp	r6, r3
 8005dfa:	4604      	mov	r4, r0
 8005dfc:	460d      	mov	r5, r1
 8005dfe:	da10      	bge.n	8005e22 <scalbn+0x52>
 8005e00:	a32b      	add	r3, pc, #172	; (adr r3, 8005eb0 <scalbn+0xe0>)
 8005e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e06:	e03a      	b.n	8005e7e <scalbn+0xae>
 8005e08:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005e0c:	428a      	cmp	r2, r1
 8005e0e:	d10c      	bne.n	8005e2a <scalbn+0x5a>
 8005e10:	ee10 2a10 	vmov	r2, s0
 8005e14:	4620      	mov	r0, r4
 8005e16:	4629      	mov	r1, r5
 8005e18:	f7fa f9dc 	bl	80001d4 <__adddf3>
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	460d      	mov	r5, r1
 8005e20:	e019      	b.n	8005e56 <scalbn+0x86>
 8005e22:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005e26:	460b      	mov	r3, r1
 8005e28:	3a36      	subs	r2, #54	; 0x36
 8005e2a:	4432      	add	r2, r6
 8005e2c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005e30:	428a      	cmp	r2, r1
 8005e32:	dd08      	ble.n	8005e46 <scalbn+0x76>
 8005e34:	2d00      	cmp	r5, #0
 8005e36:	a120      	add	r1, pc, #128	; (adr r1, 8005eb8 <scalbn+0xe8>)
 8005e38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e3c:	da1c      	bge.n	8005e78 <scalbn+0xa8>
 8005e3e:	a120      	add	r1, pc, #128	; (adr r1, 8005ec0 <scalbn+0xf0>)
 8005e40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e44:	e018      	b.n	8005e78 <scalbn+0xa8>
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	dd08      	ble.n	8005e5c <scalbn+0x8c>
 8005e4a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005e4e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005e52:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005e56:	ec45 4b10 	vmov	d0, r4, r5
 8005e5a:	bd70      	pop	{r4, r5, r6, pc}
 8005e5c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005e60:	da19      	bge.n	8005e96 <scalbn+0xc6>
 8005e62:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005e66:	429e      	cmp	r6, r3
 8005e68:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8005e6c:	dd0a      	ble.n	8005e84 <scalbn+0xb4>
 8005e6e:	a112      	add	r1, pc, #72	; (adr r1, 8005eb8 <scalbn+0xe8>)
 8005e70:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1e2      	bne.n	8005e3e <scalbn+0x6e>
 8005e78:	a30f      	add	r3, pc, #60	; (adr r3, 8005eb8 <scalbn+0xe8>)
 8005e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e7e:	f7fa fb5f 	bl	8000540 <__aeabi_dmul>
 8005e82:	e7cb      	b.n	8005e1c <scalbn+0x4c>
 8005e84:	a10a      	add	r1, pc, #40	; (adr r1, 8005eb0 <scalbn+0xe0>)
 8005e86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d0b8      	beq.n	8005e00 <scalbn+0x30>
 8005e8e:	a10e      	add	r1, pc, #56	; (adr r1, 8005ec8 <scalbn+0xf8>)
 8005e90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e94:	e7b4      	b.n	8005e00 <scalbn+0x30>
 8005e96:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005e9a:	3236      	adds	r2, #54	; 0x36
 8005e9c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005ea0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005ea4:	4620      	mov	r0, r4
 8005ea6:	4b0c      	ldr	r3, [pc, #48]	; (8005ed8 <scalbn+0x108>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	e7e8      	b.n	8005e7e <scalbn+0xae>
 8005eac:	f3af 8000 	nop.w
 8005eb0:	c2f8f359 	.word	0xc2f8f359
 8005eb4:	01a56e1f 	.word	0x01a56e1f
 8005eb8:	8800759c 	.word	0x8800759c
 8005ebc:	7e37e43c 	.word	0x7e37e43c
 8005ec0:	8800759c 	.word	0x8800759c
 8005ec4:	fe37e43c 	.word	0xfe37e43c
 8005ec8:	c2f8f359 	.word	0xc2f8f359
 8005ecc:	81a56e1f 	.word	0x81a56e1f
 8005ed0:	43500000 	.word	0x43500000
 8005ed4:	ffff3cb0 	.word	0xffff3cb0
 8005ed8:	3c900000 	.word	0x3c900000

08005edc <_init>:
 8005edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ede:	bf00      	nop
 8005ee0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ee2:	bc08      	pop	{r3}
 8005ee4:	469e      	mov	lr, r3
 8005ee6:	4770      	bx	lr

08005ee8 <_fini>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	bf00      	nop
 8005eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eee:	bc08      	pop	{r3}
 8005ef0:	469e      	mov	lr, r3
 8005ef2:	4770      	bx	lr
