$date
	Sun Dec 14 18:29:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simple_test $end
$var wire 24 ! mult_result [23:0] $end
$var wire 16 " data_out [15:0] $end
$var parameter 16 # PI_FIXED $end
$var reg 1 $ clk $end
$var reg 8 % counter [7:0] $end
$var reg 8 & data_in [7:0] $end
$var reg 1 ' rst_n $end
$scope begin $unm_blk_5 $end
$var reg 32 ( vcd_depth [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100100 #
$end
#0
$dumpvars
bx (
0'
b0 &
bx %
0$
b0xxxxxxxx "
bx !
$end
#5
b0 "
b0 !
b0 %
1$
#10
0$
#15
1$
#20
0$
1'
#25
b11 "
b1100100100 !
b1 %
b1 &
1$
#30
0$
#35
b110 "
b11001001000 !
b10 %
b10 &
1$
#40
0$
#45
b1001 "
b100101101100 !
b11 %
b11 &
1$
#50
0$
#55
b1100 "
b110010010000 !
b100 %
b100 &
1$
#60
0$
#65
b1111 "
b111110110100 !
b101 %
b101 &
1$
#70
0$
#75
b10010 "
b1001011011000 !
b110 %
b110 &
1$
#80
0$
#85
b10101 "
b1010111111100 !
b111 %
b111 &
1$
#90
0$
#95
b11001 "
b1100100100000 !
b1000 %
b1000 &
1$
#100
0$
#105
b11100 "
b1110001000100 !
b1001 %
b1001 &
1$
#110
0$
#115
b11111 "
b1111101101000 !
b1010 %
b1010 &
1$
