read -sv run_verilog_mid/adder_32b_21_42_28e446c80876b782e4fbb0f2abae7930.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_21_42_28e446c80876b782e4fbb0f2abae7930_yosys.v
