
---------- Begin Simulation Statistics ----------
final_tick                               1148823011000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 779375                       # Simulator instruction rate (inst/s)
host_mem_usage                                4563480                       # Number of bytes of host memory used
host_op_rate                                  1185514                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1668.00                       # Real time elapsed on the host
host_tick_rate                               51738146                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.086299                       # Number of seconds simulated
sim_ticks                                 86299425750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       105288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        210824                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68759                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12491538                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8192938                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223248                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30310                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12650250                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82485                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6538                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615077                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087060                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68790                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27171886                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3605402                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    172085213                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.201676                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.937803                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     72784782     42.30%     42.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42197719     24.52%     66.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2449603      1.42%     68.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11773611      6.84%     75.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501235      4.94%     80.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1524414      0.89%     80.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2317666      1.35%     82.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3364297      1.96%     84.21% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27171886     15.79%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    172085213                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.690395                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.690395                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    112233443                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383509106                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10374048                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32564388                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72106                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17353468                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107799249                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1334                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316338                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11454                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12650250                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19543812                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           152948251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9613                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            253549799                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          186                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144212                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.073293                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19576864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275423                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.469012                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    172597464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.231442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.301606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      110284739     63.90%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4237572      2.46%     66.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2373373      1.38%     67.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914037      2.85%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7924890      4.59%     75.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1192483      0.69%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1758854      1.02%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6092461      3.53%     80.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33819055     19.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    172597464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890420                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947116                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88240                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196391                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.207979                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146159746                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316320                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        813791                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107923213                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          393                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          583                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38393735                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382481134                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843426                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137273                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381094611                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20913                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     17363049                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72106                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     17403264                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11054                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7012746                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1567                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3621                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       648646                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140166                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3621                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        56901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31339                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640215999                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380906310                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497816                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318709470                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.206888                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380953475                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773996313                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329382637                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.448445                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.448445                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90212      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233973895     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103491      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49803      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          195      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66366      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61738      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183081      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199122      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           39      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227349      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32878      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15519      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606387     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38318766     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302034      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         1010      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381231885                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206351                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2403333                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1169690                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1778223                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1950438                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005116                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204137     10.47%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            4      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.47% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2843      0.15%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.61% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6662      0.34%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.95% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1735058     88.96%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1651      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           67      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381885760                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    934681279                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379736620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384311567                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382479961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381231885                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3605122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72941                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1173                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5925871                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    172597464                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.208792                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170992                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     60782141     35.22%     35.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15274292      8.85%     44.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26315262     15.25%     59.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22225217     12.88%     72.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19187888     11.12%     83.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12364694      7.16%     90.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9402002      5.45%     95.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4703360      2.73%     98.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2342608      1.36%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    172597464                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.208774                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19543844                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  48                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5222813                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      7103241                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107923213                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38393735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170752171                       # number of misc regfile reads
system.switch_cpus_1.numCycles              172598851                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      19985966                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2085409                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17736563                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32047214                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619585                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356250343                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383041895                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533358825                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42498110                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     52223638                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72106                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     92304709                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5514571                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2311395                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777237703                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101296141                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          527394660                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765479429                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1823                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1823                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        17247                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651703                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          17247                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1435                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       104017                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1267                       # Transaction distribution
system.membus.trans_dist::ReadExReq            104105                       # Transaction distribution
system.membus.trans_dist::ReadExResp           104105                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1435                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       316364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       316364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 316364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     13411648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     13411648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13411648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            105540                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  105540    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              105540                       # Request fanout histogram
system.membus.reqLayer2.occupancy           656386500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          571024000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1148823011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1148823011000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774099                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448530                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           82                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          787468                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3839                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722510                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722510                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774099                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          246                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497259                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142265536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142276032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          739471                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46218112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2239919                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000825                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028704                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2238072     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1847      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2239919                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2224982500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246710000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            123000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171370                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171375                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            5                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171370                       # number of overall hits
system.l2.overall_hits::total                  171375                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           77                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325157                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325234                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           77                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325157                       # number of overall misses
system.l2.overall_misses::total               1325234                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7574500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  45846471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      45854046000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7574500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  45846471500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     45854046000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           82                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496527                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496609                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           82                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496527                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496609                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.939024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885488                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885491                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.939024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885488                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885491                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98370.129870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 34597.011147                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 34600.716553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98370.129870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 34597.011147                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 34600.716553                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325234                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325234                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  32594901500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  32601706000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  32594901500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  32601706000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.939024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885491                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.939024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885491                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 88370.129870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 24597.011147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 24600.716553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 88370.129870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 24597.011147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 24600.716553                       # average overall mshr miss latency
system.l2.replacements                         722224                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726372                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726372                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726372                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           82                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               82                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           82                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           82                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603000                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603000                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2593                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2593                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1246                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1246                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3839                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.324564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.324564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1246                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1246                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20695000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20695000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.324564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.324564                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16609.149278                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16609.149278                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1633                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1633                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  28497158000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28497158000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 39531.234871                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 39531.234871                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  21288388000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21288388000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 29531.234871                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 29531.234871                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604357                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7574500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17349313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17356888000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           82                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774017                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774099                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.939024                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98370.129870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28710.719369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28719.594544                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           77                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604280                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604357                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6804500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11306513500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11313318000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.939024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780723                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 88370.129870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18710.719369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18719.594544                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.351785                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777122                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730549                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432584                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.351785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24702718                       # Number of tag accesses
system.l2.tags.data_accesses                 24702718                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            6                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1219688                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1219694                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            6                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1219688                       # number of overall hits
system.l3.overall_hits::total                 1219694                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           71                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       105469                       # number of demand (read+write) misses
system.l3.demand_misses::total                 105540                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           71                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       105469                       # number of overall misses
system.l3.overall_misses::total                105540                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6261500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   9259013500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9265275000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6261500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   9259013500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9265275000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           77                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325157                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325234                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           77                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325157                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325234                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.922078                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.079590                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.079639                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.922078                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.079590                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.079639                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88190.140845                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87788.956945                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87789.226833                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88190.140845                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87788.956945                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87789.226833                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              104017                       # number of writebacks
system.l3.writebacks::total                    104017                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           71                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       105469                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            105540                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           71                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       105469                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           105540                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5409500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   7993385500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   7998795000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5409500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   7993385500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   7998795000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.922078                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.079590                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.079639                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.922078                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.079590                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.079639                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76190.140845                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75788.956945                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75789.226833                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76190.140845                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75788.956945                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75789.226833                       # average overall mshr miss latency
system.l3.replacements                         122402                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          118                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           118                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1246                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1246                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1246                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1246                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       616772                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                616772                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       104105                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              104105                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   9128739000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9128739000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720877                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720877                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.144414                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.144414                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87687.805581                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87687.805581                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       104105                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         104105                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7879479000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   7879479000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.144414                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.144414                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75687.805581                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75687.805581                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            6                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       602916                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             602922                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           71                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         1364                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1435                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6261500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    130274500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    136536000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604280                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604357                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.922078                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.002257                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.002374                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 88190.140845                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 95509.164223                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 95147.038328                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           71                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         1364                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1435                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5409500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    113906500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    119316000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.922078                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.002257                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.002374                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76190.140845                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83509.164223                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 83147.038328                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     7618438                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    155170                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     49.097364                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3897.830542                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      9997.756575                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  3107.554506                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     9.199651                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 15755.658725                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.118952                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.305107                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.094835                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000281                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.480825                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         5225                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         7478                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        19354                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42549650                       # Number of tag accesses
system.l3.tags.data_accesses                 42549650                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604357                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       826163                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          621462                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1246                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1246                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720877                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720877                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604357                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978183                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131032320                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          122402                       # Total snoops (count)
system.tol3bus.snoopTraffic                   6657088                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1448882                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.011904                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.108453                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1431635     98.81%     98.81% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  17247      1.19%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1448882                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2047997500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988474000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      6750016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6754560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6657088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6657088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       105469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       104017                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             104017                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        52654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     78216233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78268887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        52654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            52654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       77139424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             77139424                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       77139424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        52654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     78216233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            155408311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    104014.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        71.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    103873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.019839176750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6054                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6054                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              330473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              98118                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105540                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     104017                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105540                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   104017                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1596                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8026                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7158                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1720372000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  519720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3669322000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16550.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35300.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    60536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81372                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105540                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               104017                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        66026                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.553570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.363618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.841077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37053     56.12%     56.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9299     14.08%     70.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7233     10.95%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4969      7.53%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2572      3.90%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1880      2.85%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1176      1.78%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          857      1.30%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          987      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        66026                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.168979                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.950400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             112      1.85%      1.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              50      0.83%      2.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            296      4.89%      7.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          1008     16.65%     24.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          3761     62.12%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           440      7.27%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           179      2.96%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            76      1.26%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            41      0.68%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            28      0.46%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            17      0.28%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            14      0.23%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      0.12%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             6      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             4      0.07%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             4      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             4      0.07%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             2      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6054                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6054                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.177899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.144064                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2644     43.67%     43.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      0.53%     44.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3087     50.99%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              260      4.29%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.31%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.15%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6054                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6652416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  102144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6655680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6754560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6657088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        77.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     77.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   86313159000                       # Total gap between requests
system.mem_ctrls.avgGap                     411883.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      6647872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6655680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 52653.884548009286                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 77032633.093737587333                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 77123108.782679229975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           71                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       105469                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       104017                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2477000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3666845000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1991465907750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     34887.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     34767.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  19145581.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            238226100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            126608790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           358306620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          262612980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6812055120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10165558410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24578508960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42541876980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.956664                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  63645809250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2881580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19772036500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            233235240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123959880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           383853540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          280240920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6812055120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10207153020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      24543481920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42583979640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.444531                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  63565372250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2881580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  19852473500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19543701                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503493                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19543701                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503493                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2054                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          110                       # number of overall misses
system.cpu.icache.overall_misses::total          2054                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      9947000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9947000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      9947000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9947000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19543811                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19543811                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 90427.272727                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4842.745862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 90427.272727                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4842.745862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1514                       # number of writebacks
system.cpu.icache.writebacks::total              1514                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           28                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           82                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           82                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7750000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7750000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7750000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 94512.195122                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94512.195122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 94512.195122                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94512.195122                       # average overall mshr miss latency
system.cpu.icache.replacements                   1514                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19543701                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503493                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2054                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      9947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9947000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19543811                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 90427.272727                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4842.745862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           82                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           82                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7750000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 94512.195122                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94512.195122                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980874                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2026                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          726310.720138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.726928                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.253946                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991654                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886024214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886024214                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136603857                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738245221                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136603857                       # number of overall hits
system.cpu.dcache.overall_hits::total       738245221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2435192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8908689                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2435192                       # number of overall misses
system.cpu.dcache.overall_misses::total       8908689                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11720998000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  66477488897                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  78198486897                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11720998000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  66477488897                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  78198486897                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139039049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747153910                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139039049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747153910                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017514                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011923                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017514                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011923                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37265.356343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 27298.664293                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8777.777168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37265.356343                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 27298.664293                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8777.777168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       227227                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12863                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.665164                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765207                       # number of writebacks
system.cpu.dcache.writebacks::total           3765207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935636                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935636                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935636                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499556                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814084                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499556                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814084                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11406470000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  49986820397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  61393290397                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11406470000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  49986820397                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  61393290397                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010785                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010785                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 36265.356343                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33334.413918                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33842.584134                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 36265.356343                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33334.413918                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33842.584134                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949643                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99076648                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543533277                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1708843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4478946000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36074348000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40553294000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100785491                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548676588                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016955                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009374                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26691.055796                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21110.393407                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7884.666900                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       934826                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       934826                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774017                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4311139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20310028500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24621167500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007680                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25691.055796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26239.770574                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26142.004769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7242052000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  30403140897                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37645192897                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49359.341880                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 41857.482969                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9997.719458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          810                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7095331000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  29676791897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36772122897                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 48359.341880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 40903.096728                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42157.295872                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993601                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746219545                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950155                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.862264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.297134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.270555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.425912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.830658                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.094278                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.075051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996565795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996565795                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1148823011000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 196007962000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
