Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2_AR000036317 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Dec 29 17:36:07 2025
| Host         : DESKTOP-4FM5FN0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mul64_timing_summary_routed.rpt -pb mul64_timing_summary_routed.pb -rpx mul64_timing_summary_routed.rpx -warn_on_violation
| Design       : mul64
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          63          
TIMING-18  Warning   Missing input or output delay  257         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (129)
6. checking no_output_delay (127)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (129)
--------------------------------
 There are 129 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (127)
---------------------------------
 There are 127 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.401     -121.752                    126                  127        0.428        0.000                      0                  127        0.408        0.000                       0                   353  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.000}        2.000           500.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.401     -121.752                    126                  127        0.428        0.000                      0                  127        0.408        0.000                       0                   353  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          126  Failing Endpoints,  Worst Slack       -1.401ns,  Total Violation     -121.752ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.401ns  (required time - arrival time)
  Source:                 a_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.694ns (20.367%)  route 2.713ns (79.633%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 6.226 - 2.000 ) 
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.484     4.579    clk_IBUF_BUFG
    SLICE_X15Y160        FDRE                                         r  a_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y160        FDRE (Prop_fdre_C_Q)         0.379     4.958 r  a_reg_reg[30]/Q
                         net (fo=64, routed)          1.111     6.069    a_reg[30]
    SLICE_X14Y164        LUT4 (Prop_lut4_I3_O)        0.105     6.174 r  prod_reg[71]_i_12/O
                         net (fo=1, routed)           0.811     6.985    prod_reg[71]_i_12_n_0
    SLICE_X14Y162        LUT6 (Prop_lut6_I2_O)        0.105     7.090 r  prod_reg[71]_i_4/O
                         net (fo=1, routed)           0.791     7.882    prod_reg[71]_i_4_n_0
    SLICE_X14Y164        LUT6 (Prop_lut6_I2_O)        0.105     7.987 r  prod_reg[71]_i_1/O
                         net (fo=1, routed)           0.000     7.987    final_xor[71]
    SLICE_X14Y164        FDRE                                         r  prod_reg_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.372     6.226    clk_IBUF_BUFG
    SLICE_X14Y164        FDRE                                         r  prod_reg_reg[71]/C
                         clock pessimism              0.323     6.549    
                         clock uncertainty           -0.035     6.514    
    SLICE_X14Y164        FDRE (Setup_fdre_C_D)        0.072     6.586    prod_reg_reg[71]
  -------------------------------------------------------------------
                         required time                          6.586    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                 -1.401    

Slack (VIOLATED) :        -1.275ns  (required time - arrival time)
  Source:                 a_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 0.694ns (21.555%)  route 2.526ns (78.445%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.487     4.582    clk_IBUF_BUFG
    SLICE_X13Y155        FDRE                                         r  a_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y155        FDRE (Prop_fdre_C_Q)         0.379     4.961 r  a_reg_reg[32]/Q
                         net (fo=64, routed)          0.922     5.883    a_reg[32]
    SLICE_X10Y152        LUT4 (Prop_lut4_I1_O)        0.105     5.988 r  prod_reg[38]_i_11/O
                         net (fo=1, routed)           0.801     6.789    prod_reg[38]_i_11_n_0
    SLICE_X10Y148        LUT6 (Prop_lut6_I1_O)        0.105     6.894 r  prod_reg[38]_i_3/O
                         net (fo=1, routed)           0.803     7.697    prod_reg[38]_i_3_n_0
    SLICE_X10Y146        LUT6 (Prop_lut6_I1_O)        0.105     7.802 r  prod_reg[38]_i_1/O
                         net (fo=1, routed)           0.000     7.802    final_xor[38]
    SLICE_X10Y146        FDRE                                         r  prod_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.391     6.245    clk_IBUF_BUFG
    SLICE_X10Y146        FDRE                                         r  prod_reg_reg[38]/C
                         clock pessimism              0.241     6.486    
                         clock uncertainty           -0.035     6.450    
    SLICE_X10Y146        FDRE (Setup_fdre_C_D)        0.076     6.526    prod_reg_reg[38]
  -------------------------------------------------------------------
                         required time                          6.526    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -1.275    

Slack (VIOLATED) :        -1.227ns  (required time - arrival time)
  Source:                 b_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.748ns (23.526%)  route 2.432ns (76.474%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 6.231 - 2.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.487     4.582    clk_IBUF_BUFG
    SLICE_X10Y152        FDRE                                         r  b_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.433     5.015 r  b_reg_reg[10]/Q
                         net (fo=64, routed)          0.936     5.951    b_reg[10]
    SLICE_X5Y154         LUT4 (Prop_lut4_I0_O)        0.105     6.056 r  prod_reg[53]_i_29/O
                         net (fo=1, routed)           0.915     6.971    prod_reg[53]_i_29_n_0
    SLICE_X7Y156         LUT6 (Prop_lut6_I3_O)        0.105     7.076 r  prod_reg[53]_i_7/O
                         net (fo=1, routed)           0.581     7.657    prod_reg[53]_i_7_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I5_O)        0.105     7.762 r  prod_reg[53]_i_1/O
                         net (fo=1, routed)           0.000     7.762    final_xor[53]
    SLICE_X15Y154        FDRE                                         r  prod_reg_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.377     6.231    clk_IBUF_BUFG
    SLICE_X15Y154        FDRE                                         r  prod_reg_reg[53]/C
                         clock pessimism              0.307     6.538    
                         clock uncertainty           -0.035     6.503    
    SLICE_X15Y154        FDRE (Setup_fdre_C_D)        0.032     6.535    prod_reg_reg[53]
  -------------------------------------------------------------------
                         required time                          6.535    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 -1.227    

Slack (VIOLATED) :        -1.224ns  (required time - arrival time)
  Source:                 b_reg_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 0.748ns (23.601%)  route 2.421ns (76.399%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.486     4.581    clk_IBUF_BUFG
    SLICE_X12Y157        FDRE                                         r  b_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y157        FDRE (Prop_fdre_C_Q)         0.433     5.014 r  b_reg_reg[59]/Q
                         net (fo=64, routed)          1.182     6.196    b_reg[59]
    SLICE_X16Y150        LUT4 (Prop_lut4_I2_O)        0.105     6.301 r  prod_reg[69]_i_19/O
                         net (fo=1, routed)           0.560     6.861    prod_reg[69]_i_19_n_0
    SLICE_X16Y150        LUT6 (Prop_lut6_I1_O)        0.105     6.966 r  prod_reg[69]_i_5/O
                         net (fo=1, routed)           0.680     7.645    prod_reg[69]_i_5_n_0
    SLICE_X14Y149        LUT6 (Prop_lut6_I3_O)        0.105     7.750 r  prod_reg[69]_i_1/O
                         net (fo=1, routed)           0.000     7.750    final_xor[69]
    SLICE_X14Y149        FDRE                                         r  prod_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.391     6.245    clk_IBUF_BUFG
    SLICE_X14Y149        FDRE                                         r  prod_reg_reg[69]/C
                         clock pessimism              0.241     6.486    
                         clock uncertainty           -0.035     6.450    
    SLICE_X14Y149        FDRE (Setup_fdre_C_D)        0.076     6.526    prod_reg_reg[69]
  -------------------------------------------------------------------
                         required time                          6.526    
                         arrival time                          -7.750    
  -------------------------------------------------------------------
                         slack                                 -1.224    

Slack (VIOLATED) :        -1.219ns  (required time - arrival time)
  Source:                 a_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.748ns (23.264%)  route 2.467ns (76.736%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 6.231 - 2.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.487     4.582    clk_IBUF_BUFG
    SLICE_X14Y155        FDRE                                         r  a_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y155        FDRE (Prop_fdre_C_Q)         0.433     5.015 r  a_reg_reg[23]/Q
                         net (fo=64, routed)          1.304     6.319    a_reg[23]
    SLICE_X10Y145        LUT4 (Prop_lut4_I1_O)        0.105     6.424 r  prod_reg[61]_i_30/O
                         net (fo=1, routed)           0.672     7.096    prod_reg[61]_i_30_n_0
    SLICE_X10Y147        LUT6 (Prop_lut6_I4_O)        0.105     7.201 r  prod_reg[61]_i_6/O
                         net (fo=1, routed)           0.492     7.692    prod_reg[61]_i_6_n_0
    SLICE_X8Y151         LUT6 (Prop_lut6_I4_O)        0.105     7.797 r  prod_reg[61]_i_1/O
                         net (fo=1, routed)           0.000     7.797    final_xor[61]
    SLICE_X8Y151         FDRE                                         r  prod_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.377     6.231    clk_IBUF_BUFG
    SLICE_X8Y151         FDRE                                         r  prod_reg_reg[61]/C
                         clock pessimism              0.307     6.538    
                         clock uncertainty           -0.035     6.503    
    SLICE_X8Y151         FDRE (Setup_fdre_C_D)        0.076     6.579    prod_reg_reg[61]
  -------------------------------------------------------------------
                         required time                          6.579    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                 -1.219    

Slack (VIOLATED) :        -1.217ns  (required time - arrival time)
  Source:                 b_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.694ns (22.268%)  route 2.423ns (77.732%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 6.244 - 2.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.487     4.582    clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  b_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y153        FDRE (Prop_fdre_C_Q)         0.379     4.961 r  b_reg_reg[26]/Q
                         net (fo=64, routed)          1.119     6.080    b_reg[26]
    SLICE_X18Y146        LUT4 (Prop_lut4_I2_O)        0.105     6.185 r  prod_reg[42]_i_19/O
                         net (fo=1, routed)           0.652     6.837    prod_reg[42]_i_19_n_0
    SLICE_X18Y146        LUT6 (Prop_lut6_I3_O)        0.105     6.942 r  prod_reg[42]_i_5/O
                         net (fo=1, routed)           0.652     7.594    prod_reg[42]_i_5_n_0
    SLICE_X19Y147        LUT6 (Prop_lut6_I3_O)        0.105     7.699 r  prod_reg[42]_i_1/O
                         net (fo=1, routed)           0.000     7.699    final_xor[42]
    SLICE_X19Y147        FDRE                                         r  prod_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.390     6.244    clk_IBUF_BUFG
    SLICE_X19Y147        FDRE                                         r  prod_reg_reg[42]/C
                         clock pessimism              0.241     6.485    
                         clock uncertainty           -0.035     6.449    
    SLICE_X19Y147        FDRE (Setup_fdre_C_D)        0.032     6.481    prod_reg_reg[42]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                 -1.217    

Slack (VIOLATED) :        -1.206ns  (required time - arrival time)
  Source:                 a_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.694ns (22.340%)  route 2.413ns (77.660%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.485     4.580    clk_IBUF_BUFG
    SLICE_X11Y158        FDRE                                         r  a_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y158        FDRE (Prop_fdre_C_Q)         0.379     4.959 r  a_reg_reg[27]/Q
                         net (fo=64, routed)          1.179     6.138    a_reg[27]
    SLICE_X9Y145         LUT4 (Prop_lut4_I1_O)        0.105     6.243 r  prod_reg[37]_i_14/O
                         net (fo=1, routed)           0.663     6.906    prod_reg[37]_i_14_n_0
    SLICE_X8Y146         LUT6 (Prop_lut6_I2_O)        0.105     7.011 r  prod_reg[37]_i_6/O
                         net (fo=1, routed)           0.571     7.582    prod_reg[37]_i_6_n_0
    SLICE_X9Y149         LUT6 (Prop_lut6_I4_O)        0.105     7.687 r  prod_reg[37]_i_1/O
                         net (fo=1, routed)           0.000     7.687    final_xor[37]
    SLICE_X9Y149         FDRE                                         r  prod_reg_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.391     6.245    clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  prod_reg_reg[37]/C
                         clock pessimism              0.241     6.486    
                         clock uncertainty           -0.035     6.450    
    SLICE_X9Y149         FDRE (Setup_fdre_C_D)        0.030     6.480    prod_reg_reg[37]
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                 -1.206    

Slack (VIOLATED) :        -1.202ns  (required time - arrival time)
  Source:                 b_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.694ns (22.078%)  route 2.449ns (77.922%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.486     4.581    clk_IBUF_BUFG
    SLICE_X17Y154        FDRE                                         r  b_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y154        FDRE (Prop_fdre_C_Q)         0.379     4.960 r  b_reg_reg[37]/Q
                         net (fo=64, routed)          0.980     5.940    b_reg[37]
    SLICE_X16Y146        LUT4 (Prop_lut4_I0_O)        0.105     6.045 r  prod_reg[51]_i_13/O
                         net (fo=1, routed)           0.801     6.846    prod_reg[51]_i_13_n_0
    SLICE_X17Y146        LUT6 (Prop_lut6_I3_O)        0.105     6.951 r  prod_reg[51]_i_4/O
                         net (fo=1, routed)           0.668     7.619    prod_reg[51]_i_4_n_0
    SLICE_X12Y146        LUT6 (Prop_lut6_I2_O)        0.105     7.724 r  prod_reg[51]_i_1/O
                         net (fo=1, routed)           0.000     7.724    final_xor[51]
    SLICE_X12Y146        FDRE                                         r  prod_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.391     6.245    clk_IBUF_BUFG
    SLICE_X12Y146        FDRE                                         r  prod_reg_reg[51]/C
                         clock pessimism              0.241     6.486    
                         clock uncertainty           -0.035     6.450    
    SLICE_X12Y146        FDRE (Setup_fdre_C_D)        0.072     6.522    prod_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                 -1.202    

Slack (VIOLATED) :        -1.197ns  (required time - arrival time)
  Source:                 a_reg_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.096ns  (logic 0.748ns (24.161%)  route 2.348ns (75.839%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.486     4.581    clk_IBUF_BUFG
    SLICE_X14Y156        FDRE                                         r  a_reg_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y156        FDRE (Prop_fdre_C_Q)         0.433     5.014 r  a_reg_reg[37]/Q
                         net (fo=64, routed)          1.085     6.100    a_reg[37]
    SLICE_X13Y145        LUT4 (Prop_lut4_I1_O)        0.105     6.205 r  prod_reg[43]_i_25/O
                         net (fo=1, routed)           0.491     6.695    prod_reg[43]_i_25_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I5_O)        0.105     6.800 r  prod_reg[43]_i_6/O
                         net (fo=1, routed)           0.772     7.572    prod_reg[43]_i_6_n_0
    SLICE_X13Y148        LUT6 (Prop_lut6_I4_O)        0.105     7.677 r  prod_reg[43]_i_1/O
                         net (fo=1, routed)           0.000     7.677    final_xor[43]
    SLICE_X13Y148        FDRE                                         r  prod_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.391     6.245    clk_IBUF_BUFG
    SLICE_X13Y148        FDRE                                         r  prod_reg_reg[43]/C
                         clock pessimism              0.241     6.486    
                         clock uncertainty           -0.035     6.450    
    SLICE_X13Y148        FDRE (Setup_fdre_C_D)        0.030     6.480    prod_reg_reg[43]
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -7.677    
  -------------------------------------------------------------------
                         slack                                 -1.197    

Slack (VIOLATED) :        -1.194ns  (required time - arrival time)
  Source:                 a_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk rise@2.000ns - clk rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 0.694ns (22.437%)  route 2.399ns (77.563%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 6.245 - 2.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.486     4.581    clk_IBUF_BUFG
    SLICE_X13Y157        FDRE                                         r  a_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.379     4.960 r  a_reg_reg[29]/Q
                         net (fo=64, routed)          1.264     6.224    a_reg[29]
    SLICE_X10Y147        LUT4 (Prop_lut4_I1_O)        0.105     6.329 r  prod_reg[40]_i_18/O
                         net (fo=1, routed)           0.685     7.013    prod_reg[40]_i_18_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I4_O)        0.105     7.118 r  prod_reg[40]_i_5/O
                         net (fo=1, routed)           0.451     7.569    prod_reg[40]_i_5_n_0
    SLICE_X11Y147        LUT6 (Prop_lut6_I3_O)        0.105     7.674 r  prod_reg[40]_i_1/O
                         net (fo=1, routed)           0.000     7.674    final_xor[40]
    SLICE_X11Y147        FDRE                                         r  prod_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.000     2.000 r  
    Y22                                               0.000     2.000 r  clk (IN)
                         net (fo=0)                   0.000     2.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     2.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     4.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.391     6.245    clk_IBUF_BUFG
    SLICE_X11Y147        FDRE                                         r  prod_reg_reg[40]/C
                         clock pessimism              0.241     6.486    
                         clock uncertainty           -0.035     6.450    
    SLICE_X11Y147        FDRE (Setup_fdre_C_D)        0.030     6.480    prod_reg_reg[40]
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                 -1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 b_reg_reg[41]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.911%)  route 0.379ns (67.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.644     1.723    clk_IBUF_BUFG
    SLICE_X1Y170         FDRE                                         r  b_reg_reg[41]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y170         FDRE (Prop_fdre_C_Q)         0.141     1.864 r  b_reg_reg[41]_replica_1/Q
                         net (fo=7, routed)           0.379     2.244    b_reg[41]_repN_1
    SLICE_X2Y167         LUT6 (Prop_lut6_I3_O)        0.045     2.289 r  prod_reg[104]_i_1/O
                         net (fo=1, routed)           0.000     2.289    final_xor[104]
    SLICE_X2Y167         FDRE                                         r  prod_reg_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.919     2.258    clk_IBUF_BUFG
    SLICE_X2Y167         FDRE                                         r  prod_reg_reg[104]/C
                         clock pessimism             -0.517     1.740    
    SLICE_X2Y167         FDRE (Hold_fdre_C_D)         0.120     1.860    prod_reg_reg[104]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 b_reg_reg[7]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.231ns (29.147%)  route 0.562ns (70.853%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.656     1.735    clk_IBUF_BUFG
    SLICE_X3Y147         FDRE                                         r  b_reg_reg[7]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y147         FDRE (Prop_fdre_C_Q)         0.141     1.876 r  b_reg_reg[7]_replica_4/Q
                         net (fo=24, routed)          0.428     2.305    b_reg[7]_repN_4
    SLICE_X5Y150         LUT6 (Prop_lut6_I1_O)        0.045     2.350 r  prod_reg[32]_i_5/O
                         net (fo=1, routed)           0.133     2.483    prod_reg[32]_i_5_n_0
    SLICE_X5Y150         LUT6 (Prop_lut6_I3_O)        0.045     2.528 r  prod_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     2.528    final_xor[32]
    SLICE_X5Y150         FDRE                                         r  prod_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.927     2.266    clk_IBUF_BUFG
    SLICE_X5Y150         FDRE                                         r  prod_reg_reg[32]/C
                         clock pessimism             -0.259     2.006    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.092     2.098    prod_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 a_reg_reg[24]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.881%)  route 0.598ns (72.119%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.652     1.731    clk_IBUF_BUFG
    SLICE_X7Y155         FDRE                                         r  a_reg_reg[24]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  a_reg_reg[24]_replica_3/Q
                         net (fo=13, routed)          0.436     2.309    a_reg[24]_repN_3
    SLICE_X3Y147         LUT6 (Prop_lut6_I2_O)        0.045     2.354 r  prod_reg[26]_i_3/O
                         net (fo=1, routed)           0.161     2.515    prod_reg[26]_i_3_n_0
    SLICE_X2Y147         LUT5 (Prop_lut5_I1_O)        0.045     2.560 r  prod_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     2.560    final_xor[26]
    SLICE_X2Y147         FDRE                                         r  prod_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.930     2.269    clk_IBUF_BUFG
    SLICE_X2Y147         FDRE                                         r  prod_reg_reg[26]/C
                         clock pessimism             -0.259     2.009    
    SLICE_X2Y147         FDRE (Hold_fdre_C_D)         0.120     2.129    prod_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 a_reg_reg[24]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.231ns (27.715%)  route 0.602ns (72.285%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.652     1.731    clk_IBUF_BUFG
    SLICE_X7Y155         FDRE                                         r  a_reg_reg[24]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  a_reg_reg[24]_replica_3/Q
                         net (fo=13, routed)          0.548     2.420    a_reg[24]_repN_3
    SLICE_X6Y146         LUT6 (Prop_lut6_I2_O)        0.045     2.465 r  prod_reg[29]_i_5/O
                         net (fo=1, routed)           0.054     2.520    prod_reg[29]_i_5_n_0
    SLICE_X6Y146         LUT5 (Prop_lut5_I3_O)        0.045     2.565 r  prod_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.565    final_xor[29]
    SLICE_X6Y146         FDRE                                         r  prod_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.928     2.267    clk_IBUF_BUFG
    SLICE_X6Y146         FDRE                                         r  prod_reg_reg[29]/C
                         clock pessimism             -0.259     2.007    
    SLICE_X6Y146         FDRE (Hold_fdre_C_D)         0.120     2.127    prod_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 a_reg_reg[24]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.465%)  route 0.610ns (72.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.269ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.652     1.731    clk_IBUF_BUFG
    SLICE_X7Y155         FDRE                                         r  a_reg_reg[24]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  a_reg_reg[24]_replica_3/Q
                         net (fo=13, routed)          0.449     2.321    a_reg[24]_repN_3
    SLICE_X3Y149         LUT6 (Prop_lut6_I2_O)        0.045     2.366 r  prod_reg[27]_i_3/O
                         net (fo=1, routed)           0.161     2.527    prod_reg[27]_i_3_n_0
    SLICE_X2Y149         LUT5 (Prop_lut5_I1_O)        0.045     2.572 r  prod_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     2.572    final_xor[27]
    SLICE_X2Y149         FDRE                                         r  prod_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.930     2.269    clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  prod_reg_reg[27]/C
                         clock pessimism             -0.259     2.009    
    SLICE_X2Y149         FDRE (Hold_fdre_C_D)         0.120     2.129    prod_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 a_reg_reg[19]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.231ns (26.668%)  route 0.635ns (73.332%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.656     1.735    clk_IBUF_BUFG
    SLICE_X0Y149         FDRE                                         r  a_reg_reg[19]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.141     1.876 r  a_reg_reg[19]_replica/Q
                         net (fo=18, routed)          0.474     2.350    a_reg[19]_repN
    SLICE_X3Y152         LUT6 (Prop_lut6_I0_O)        0.045     2.395 r  prod_reg[35]_i_7/O
                         net (fo=1, routed)           0.161     2.556    prod_reg[35]_i_7_n_0
    SLICE_X2Y152         LUT6 (Prop_lut6_I5_O)        0.045     2.601 r  prod_reg[35]_i_1/O
                         net (fo=1, routed)           0.000     2.601    final_xor[35]
    SLICE_X2Y152         FDRE                                         r  prod_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.928     2.267    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  prod_reg_reg[35]/C
                         clock pessimism             -0.259     2.007    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.120     2.127    prod_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 b_reg_reg[21]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.299ns (34.592%)  route 0.565ns (65.408%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.625     1.704    clk_IBUF_BUFG
    SLICE_X20Y147        FDRE                                         r  b_reg_reg[21]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y147        FDRE (Prop_fdre_C_Q)         0.164     1.868 r  b_reg_reg[21]_replica_4/Q
                         net (fo=1, routed)           0.136     2.005    b_reg[21]_repN_4
    SLICE_X20Y147        LUT4 (Prop_lut4_I0_O)        0.045     2.050 r  prod_reg[47]_i_27/O
                         net (fo=1, routed)           0.168     2.218    prod_reg[47]_i_27_n_0
    SLICE_X20Y147        LUT6 (Prop_lut6_I5_O)        0.045     2.263 r  prod_reg[47]_i_7/O
                         net (fo=1, routed)           0.261     2.524    prod_reg[47]_i_7_n_0
    SLICE_X20Y152        LUT6 (Prop_lut6_I5_O)        0.045     2.569 r  prod_reg[47]_i_1/O
                         net (fo=1, routed)           0.000     2.569    final_xor[47]
    SLICE_X20Y152        FDRE                                         r  prod_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.894     2.234    clk_IBUF_BUFG
    SLICE_X20Y152        FDRE                                         r  prod_reg_reg[47]/C
                         clock pessimism             -0.259     1.974    
    SLICE_X20Y152        FDRE (Hold_fdre_C_D)         0.120     2.094    prod_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 a_reg_reg[42]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.231ns (27.424%)  route 0.611ns (72.576%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.624     1.703    clk_IBUF_BUFG
    SLICE_X17Y150        FDRE                                         r  a_reg_reg[42]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y150        FDRE (Prop_fdre_C_Q)         0.141     1.844 r  a_reg_reg[42]_replica/Q
                         net (fo=7, routed)           0.477     2.321    a_reg[42]_repN
    SLICE_X18Y146        LUT6 (Prop_lut6_I2_O)        0.045     2.366 r  prod_reg[42]_i_2/O
                         net (fo=1, routed)           0.134     2.501    prod_reg[42]_i_2_n_0
    SLICE_X19Y147        LUT6 (Prop_lut6_I0_O)        0.045     2.546 r  prod_reg[42]_i_1/O
                         net (fo=1, routed)           0.000     2.546    final_xor[42]
    SLICE_X19Y147        FDRE                                         r  prod_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.899     2.238    clk_IBUF_BUFG
    SLICE_X19Y147        FDRE                                         r  prod_reg_reg[42]/C
                         clock pessimism             -0.259     1.978    
    SLICE_X19Y147        FDRE (Hold_fdre_C_D)         0.092     2.070    prod_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 a_reg_reg[24]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.231ns (26.975%)  route 0.625ns (73.025%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.652     1.731    clk_IBUF_BUFG
    SLICE_X7Y155         FDRE                                         r  a_reg_reg[24]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y155         FDRE (Prop_fdre_C_Q)         0.141     1.872 r  a_reg_reg[24]_replica_3/Q
                         net (fo=13, routed)          0.353     2.225    a_reg[24]_repN_3
    SLICE_X5Y148         LUT6 (Prop_lut6_I2_O)        0.045     2.270 r  prod_reg[28]_i_3/O
                         net (fo=1, routed)           0.272     2.543    prod_reg[28]_i_3_n_0
    SLICE_X4Y148         LUT5 (Prop_lut5_I1_O)        0.045     2.588 r  prod_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     2.588    final_xor[28]
    SLICE_X4Y148         FDRE                                         r  prod_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.929     2.268    clk_IBUF_BUFG
    SLICE_X4Y148         FDRE                                         r  prod_reg_reg[28]/C
                         clock pessimism             -0.259     2.008    
    SLICE_X4Y148         FDRE (Hold_fdre_C_D)         0.091     2.099    prod_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 b_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.276ns (31.199%)  route 0.609ns (68.801%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.626     1.705    clk_IBUF_BUFG
    SLICE_X11Y150        FDRE                                         r  b_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.141     1.846 r  b_reg_reg[17]/Q
                         net (fo=64, routed)          0.339     2.185    b_reg[17]
    SLICE_X12Y149        LUT4 (Prop_lut4_I2_O)        0.045     2.230 r  prod_reg[69]_i_33/O
                         net (fo=1, routed)           0.172     2.402    prod_reg[69]_i_33_n_0
    SLICE_X12Y149        LUT6 (Prop_lut6_I3_O)        0.045     2.447 r  prod_reg[69]_i_7/O
                         net (fo=1, routed)           0.098     2.545    prod_reg[69]_i_7_n_0
    SLICE_X14Y149        LUT6 (Prop_lut6_I5_O)        0.045     2.590 r  prod_reg[69]_i_1/O
                         net (fo=1, routed)           0.000     2.590    final_xor[69]
    SLICE_X14Y149        FDRE                                         r  prod_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.900     2.239    clk_IBUF_BUFG
    SLICE_X14Y149        FDRE                                         r  prod_reg_reg[69]/C
                         clock pessimism             -0.259     1.979    
    SLICE_X14Y149        FDRE (Hold_fdre_C_D)         0.121     2.100    prod_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.490    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         2.000       0.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X8Y155   a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X11Y153  a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X10Y156  a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X13Y154  a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X11Y156  a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X15Y155  a_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X13Y160  a_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X13Y150  a_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         2.000       1.000      SLICE_X17Y156  a_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X8Y155   a_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X8Y155   a_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y153  a_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y153  a_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X10Y156  a_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X10Y156  a_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X13Y154  a_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X13Y154  a_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y156  a_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y156  a_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X8Y155   a_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X8Y155   a_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y153  a_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y153  a_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X10Y156  a_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X10Y156  a_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X13Y154  a_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X13Y154  a_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y156  a_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X11Y156  a_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prod_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.406ns  (logic 2.853ns (44.530%)  route 3.553ns (55.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.569     4.664    clk_IBUF_BUFG
    SLICE_X2Y146         FDRE                                         r  prod_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y146         FDRE (Prop_fdre_C_Q)         0.433     5.097 r  prod_reg_reg[17]/Q
                         net (fo=1, routed)           3.553     8.650    prod_OBUF[17]
    AA25                 OBUF (Prop_obuf_I_O)         2.420    11.070 r  prod_OBUF[17]_inst/O
                         net (fo=0)                   0.000    11.070    prod[17]
    AA25                                                              r  prod[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 2.827ns (45.354%)  route 3.407ns (54.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.564     4.659    clk_IBUF_BUFG
    SLICE_X6Y139         FDRE                                         r  prod_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y139         FDRE (Prop_fdre_C_Q)         0.433     5.092 r  prod_reg_reg[4]/Q
                         net (fo=1, routed)           3.407     8.498    prod_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         2.394    10.893 r  prod_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.893    prod[4]
    V22                                                               r  prod[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.210ns  (logic 2.759ns (44.436%)  route 3.451ns (55.564%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.566     4.661    clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.379     5.040 r  prod_reg_reg[0]/Q
                         net (fo=1, routed)           3.451     8.490    prod_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         2.380    10.871 r  prod_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.871    prod[0]
    Y21                                                               r  prod[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.195ns  (logic 2.738ns (44.190%)  route 3.458ns (55.810%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.564     4.659    clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  prod_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y139         FDRE (Prop_fdre_C_Q)         0.379     5.038 r  prod_reg_reg[3]/Q
                         net (fo=1, routed)           3.458     8.495    prod_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         2.359    10.854 r  prod_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.854    prod[3]
    U21                                                               r  prod[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.974ns  (logic 2.848ns (47.671%)  route 3.126ns (52.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.566     4.661    clk_IBUF_BUFG
    SLICE_X6Y142         FDRE                                         r  prod_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y142         FDRE (Prop_fdre_C_Q)         0.433     5.094 r  prod_reg_reg[10]/Q
                         net (fo=1, routed)           3.126     8.220    prod_OBUF[10]
    AB24                 OBUF (Prop_obuf_I_O)         2.415    10.635 r  prod_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.635    prod[10]
    AB24                                                              r  prod[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 2.740ns (46.218%)  route 3.189ns (53.782%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.566     4.661    clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.379     5.040 r  prod_reg_reg[2]/Q
                         net (fo=1, routed)           3.189     8.229    prod_OBUF[2]
    V21                  OBUF (Prop_obuf_I_O)         2.361    10.590 r  prod_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.590    prod[2]
    V21                                                               r  prod[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.927ns  (logic 2.840ns (47.925%)  route 3.086ns (52.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.565     4.660    clk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  prod_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y140         FDRE (Prop_fdre_C_Q)         0.433     5.093 r  prod_reg_reg[12]/Q
                         net (fo=1, routed)           3.086     8.179    prod_OBUF[12]
    AA22                 OBUF (Prop_obuf_I_O)         2.407    10.586 r  prod_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.586    prod[12]
    AA22                                                              r  prod[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.948ns  (logic 2.846ns (47.854%)  route 3.102ns (52.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.500     4.595    clk_IBUF_BUFG
    SLICE_X8Y142         FDRE                                         r  prod_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y142         FDRE (Prop_fdre_C_Q)         0.433     5.028 r  prod_reg_reg[14]/Q
                         net (fo=1, routed)           3.102     8.129    prod_OBUF[14]
    AA24                 OBUF (Prop_obuf_I_O)         2.413    10.543 r  prod_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.543    prod[14]
    AA24                                                              r  prod[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 2.757ns (47.185%)  route 3.086ns (52.815%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.566     4.661    clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.379     5.040 r  prod_reg_reg[1]/Q
                         net (fo=1, routed)           3.086     8.125    prod_OBUF[1]
    W21                  OBUF (Prop_obuf_I_O)         2.378    10.503 r  prod_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.503    prod[1]
    W21                                                               r  prod[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 2.857ns (49.134%)  route 2.958ns (50.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.914     0.914 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.100     3.014    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.095 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.567     4.662    clk_IBUF_BUFG
    SLICE_X2Y140         FDRE                                         r  prod_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.433     5.095 r  prod_reg_reg[13]/Q
                         net (fo=1, routed)           2.958     8.052    prod_OBUF[13]
    AB25                 OBUF (Prop_obuf_I_O)         2.424    10.476 r  prod_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.476    prod[13]
    AB25                                                              r  prod[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 prod_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[95]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.654ns  (logic 1.301ns (78.677%)  route 0.353ns (21.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.648     1.727    clk_IBUF_BUFG
    SLICE_X5Y163         FDRE                                         r  prod_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y163         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  prod_reg_reg[95]/Q
                         net (fo=1, routed)           0.353     2.221    prod_OBUF[95]
    H24                  OBUF (Prop_obuf_I_O)         1.160     3.381 r  prod_OBUF[95]_inst/O
                         net (fo=0)                   0.000     3.381    prod[95]
    H24                                                               r  prod[95] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[94]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.676ns  (logic 1.308ns (78.049%)  route 0.368ns (21.951%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.648     1.727    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  prod_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y165         FDRE (Prop_fdre_C_Q)         0.141     1.868 r  prod_reg_reg[94]/Q
                         net (fo=1, routed)           0.368     2.236    prod_OBUF[94]
    F23                  OBUF (Prop_obuf_I_O)         1.167     3.404 r  prod_OBUF[94]_inst/O
                         net (fo=0)                   0.000     3.404    prod[94]
    F23                                                               r  prod[94] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[99]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.293ns (75.673%)  route 0.416ns (24.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.647     1.726    clk_IBUF_BUFG
    SLICE_X7Y166         FDRE                                         r  prod_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y166         FDRE (Prop_fdre_C_Q)         0.141     1.867 r  prod_reg_reg[99]/Q
                         net (fo=1, routed)           0.416     2.283    prod_OBUF[99]
    H23                  OBUF (Prop_obuf_I_O)         1.152     3.435 r  prod_OBUF[99]_inst/O
                         net (fo=0)                   0.000     3.435    prod[99]
    H23                                                               r  prod[99] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[100]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.291ns (75.152%)  route 0.427ns (24.848%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.644     1.723    clk_IBUF_BUFG
    SLICE_X7Y169         FDRE                                         r  prod_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.141     1.864 r  prod_reg_reg[100]/Q
                         net (fo=1, routed)           0.427     2.291    prod_OBUF[100]
    J23                  OBUF (Prop_obuf_I_O)         1.150     3.441 r  prod_OBUF[100]_inst/O
                         net (fo=0)                   0.000     3.441    prod[100]
    J23                                                               r  prod[100] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[103]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.270ns (73.136%)  route 0.467ns (26.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.643     1.722    clk_IBUF_BUFG
    SLICE_X4Y170         FDRE                                         r  prod_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y170         FDRE (Prop_fdre_C_Q)         0.141     1.863 r  prod_reg_reg[103]/Q
                         net (fo=1, routed)           0.467     2.330    prod_OBUF[103]
    J21                  OBUF (Prop_obuf_I_O)         1.129     3.459 r  prod_OBUF[103]_inst/O
                         net (fo=0)                   0.000     3.459    prod[103]
    J21                                                               r  prod[103] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[106]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.286ns (73.885%)  route 0.454ns (26.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.646     1.725    clk_IBUF_BUFG
    SLICE_X3Y168         FDRE                                         r  prod_reg_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     1.866 r  prod_reg_reg[106]/Q
                         net (fo=1, routed)           0.454     2.321    prod_OBUF[106]
    G20                  OBUF (Prop_obuf_I_O)         1.145     3.465 r  prod_OBUF[106]_inst/O
                         net (fo=0)                   0.000     3.465    prod[106]
    G20                                                               r  prod[106] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[101]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.762ns  (logic 1.307ns (74.183%)  route 0.455ns (25.817%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.643     1.722    clk_IBUF_BUFG
    SLICE_X6Y170         FDRE                                         r  prod_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y170         FDRE (Prop_fdre_C_Q)         0.164     1.886 r  prod_reg_reg[101]/Q
                         net (fo=1, routed)           0.455     2.341    prod_OBUF[101]
    H22                  OBUF (Prop_obuf_I_O)         1.143     3.484 r  prod_OBUF[101]_inst/O
                         net (fo=0)                   0.000     3.484    prod[101]
    H22                                                               r  prod[101] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[111]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.256ns (70.724%)  route 0.520ns (29.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.642     1.721    clk_IBUF_BUFG
    SLICE_X4Y171         FDRE                                         r  prod_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  prod_reg_reg[111]/Q
                         net (fo=1, routed)           0.520     2.382    prod_OBUF[111]
    L18                  OBUF (Prop_obuf_I_O)         1.115     3.498 r  prod_OBUF[111]_inst/O
                         net (fo=0)                   0.000     3.498    prod[111]
    L18                                                               r  prod[111] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[102]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.785ns  (logic 1.285ns (71.967%)  route 0.500ns (28.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.646     1.725    clk_IBUF_BUFG
    SLICE_X5Y167         FDRE                                         r  prod_reg_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.141     1.866 r  prod_reg_reg[102]/Q
                         net (fo=1, routed)           0.500     2.367    prod_OBUF[102]
    H21                  OBUF (Prop_obuf_I_O)         1.144     3.511 r  prod_OBUF[102]_inst/O
                         net (fo=0)                   0.000     3.511    prod[102]
    H21                                                               r  prod[102] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prod_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prod[110]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.267ns (70.692%)  route 0.525ns (29.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.054    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.080 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.642     1.721    clk_IBUF_BUFG
    SLICE_X5Y171         FDRE                                         r  prod_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y171         FDRE (Prop_fdre_C_Q)         0.141     1.862 r  prod_reg_reg[110]/Q
                         net (fo=1, routed)           0.525     2.388    prod_OBUF[110]
    K20                  OBUF (Prop_obuf_I_O)         1.126     3.513 r  prod_OBUF[110]_inst/O
                         net (fo=0)                   0.000     3.513    prod[110]
    K20                                                               r  prod[110] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           577 Endpoints
Min Delay           577 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            b_reg_reg[58]_replica_4/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.323ns  (logic 0.986ns (11.843%)  route 7.338ns (88.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.881     0.881 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.978    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.105     3.083 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         5.240     8.323    a_reg[63]_i_1_n_0
    SLICE_X17Y163        FDRE                                         r  b_reg_reg[58]_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.372     4.226    clk_IBUF_BUFG
    SLICE_X17Y163        FDRE                                         r  b_reg_reg[58]_replica_4/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[84]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.181ns  (logic 0.986ns (12.049%)  route 7.195ns (87.951%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.881     0.881 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.978    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.105     3.083 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         5.098     8.181    a_reg[63]_i_1_n_0
    SLICE_X19Y164        FDRE                                         r  prod_reg_reg[84]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.371     4.225    clk_IBUF_BUFG
    SLICE_X19Y164        FDRE                                         r  prod_reg_reg[84]/C

Slack:                    inf
  Source:                 b[63]
                            (input port)
  Destination:            b_reg_reg[63]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.153ns  (logic 0.881ns (10.807%)  route 7.272ns (89.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  b[63] (IN)
                         net (fo=0)                   0.000     0.000    b[63]
    W8                   IBUF (Prop_ibuf_I_O)         0.881     0.881 r  b_IBUF[63]_inst/O
                         net (fo=7, routed)           7.272     8.153    b_IBUF[63]
    SLICE_X4Y153         FDRE                                         r  b_reg_reg[63]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.444     4.298    clk_IBUF_BUFG
    SLICE_X4Y153         FDRE                                         r  b_reg_reg[63]_replica_5/C

Slack:                    inf
  Source:                 b[63]
                            (input port)
  Destination:            b_reg_reg[63]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.105ns  (logic 0.881ns (10.871%)  route 7.224ns (89.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  b[63] (IN)
                         net (fo=0)                   0.000     0.000    b[63]
    W8                   IBUF (Prop_ibuf_I_O)         0.881     0.881 r  b_IBUF[63]_inst/O
                         net (fo=7, routed)           7.224     8.105    b_IBUF[63]
    SLICE_X7Y165         FDRE                                         r  b_reg_reg[63]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.438     4.292    clk_IBUF_BUFG
    SLICE_X7Y165         FDRE                                         r  b_reg_reg[63]_replica/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.953ns  (logic 0.986ns (12.394%)  route 6.968ns (87.606%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.224ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.881     0.881 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.978    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.105     3.083 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         4.870     7.953    a_reg[63]_i_1_n_0
    SLICE_X19Y165        FDRE                                         r  prod_reg_reg[91]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.370     4.224    clk_IBUF_BUFG
    SLICE_X19Y165        FDRE                                         r  prod_reg_reg[91]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            b_reg_reg[63]_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 0.986ns (12.499%)  route 6.901ns (87.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.881     0.881 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.978    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.105     3.083 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         4.804     7.887    a_reg[63]_i_1_n_0
    SLICE_X13Y164        FDRE                                         r  b_reg_reg[63]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.372     4.226    clk_IBUF_BUFG
    SLICE_X13Y164        FDRE                                         r  b_reg_reg[63]_replica_2/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[82]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.887ns  (logic 0.986ns (12.499%)  route 6.901ns (87.501%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.881     0.881 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.978    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.105     3.083 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         4.804     7.887    a_reg[63]_i_1_n_0
    SLICE_X12Y164        FDRE                                         r  prod_reg_reg[82]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.372     4.226    clk_IBUF_BUFG
    SLICE_X12Y164        FDRE                                         r  prod_reg_reg[82]/C

Slack:                    inf
  Source:                 b[41]
                            (input port)
  Destination:            b_reg_reg[41]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.802ns  (logic 0.921ns (11.800%)  route 6.881ns (88.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.291ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  b[41] (IN)
                         net (fo=0)                   0.000     0.000    b[41]
    D6                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  b_IBUF[41]_inst/O
                         net (fo=8, routed)           6.881     7.802    b_IBUF[41]
    SLICE_X1Y170         FDRE                                         r  b_reg_reg[41]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.437     4.291    clk_IBUF_BUFG
    SLICE_X1Y170         FDRE                                         r  b_reg_reg[41]_replica_1/C

Slack:                    inf
  Source:                 b[40]
                            (input port)
  Destination:            b_reg_reg[40]_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.751ns  (logic 0.886ns (11.425%)  route 6.865ns (88.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 r  b[40] (IN)
                         net (fo=0)                   0.000     0.000    b[40]
    H8                   IBUF (Prop_ibuf_I_O)         0.886     0.886 r  b_IBUF[40]_inst/O
                         net (fo=5, routed)           6.865     7.751    b_IBUF[40]
    SLICE_X9Y158         FDRE                                         r  b_reg_reg[40]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.376     4.230    clk_IBUF_BUFG
    SLICE_X9Y158         FDRE                                         r  b_reg_reg[40]_replica/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.747ns  (logic 0.986ns (12.724%)  route 6.761ns (87.276%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.881     0.881 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.978    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.105     3.083 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         4.664     7.747    a_reg[63]_i_1_n_0
    SLICE_X17Y164        FDRE                                         r  prod_reg_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.783     0.783 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.994     2.777    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.854 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         1.371     4.225    clk_IBUF_BUFG
    SLICE_X17Y164        FDRE                                         r  prod_reg_reg[88]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.223ns (14.065%)  route 1.361ns (85.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.018     1.196    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.241 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         0.343     1.584    a_reg[63]_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.927     2.266    clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.223ns (14.065%)  route 1.361ns (85.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.018     1.196    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.241 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         0.343     1.584    a_reg[63]_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.927     2.266    clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.223ns (14.065%)  route 1.361ns (85.935%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.018     1.196    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.241 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         0.343     1.584    a_reg[63]_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.927     2.266    clk_IBUF_BUFG
    SLICE_X0Y139         FDRE                                         r  prod_reg_reg[2]/C

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            a_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.170ns (10.272%)  route 1.483ns (89.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    V16                  IBUF (Prop_ibuf_I_O)         0.170     0.170 r  a_IBUF[7]_inst/O
                         net (fo=1, routed)           1.483     1.653    a_IBUF[7]
    SLICE_X9Y153         FDRE                                         r  a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.896     2.236    clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  a_reg_reg[7]/C

Slack:                    inf
  Source:                 a[62]
                            (input port)
  Destination:            a_reg_reg[62]_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.203ns (12.223%)  route 1.458ns (87.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  a[62] (IN)
                         net (fo=0)                   0.000     0.000    a[62]
    W20                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  a_IBUF[62]_inst/O
                         net (fo=5, routed)           1.458     1.661    a_IBUF[62]
    SLICE_X20Y149        FDRE                                         r  a_reg_reg[62]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.897     2.236    clk_IBUF_BUFG
    SLICE_X20Y149        FDRE                                         r  a_reg_reg[62]_replica_2/C

Slack:                    inf
  Source:                 a[61]
                            (input port)
  Destination:            a_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.662ns  (logic 0.205ns (12.353%)  route 1.457ns (87.647%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y20                                               0.000     0.000 r  a[61] (IN)
                         net (fo=0)                   0.000     0.000    a[61]
    Y20                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  a_IBUF[61]_inst/O
                         net (fo=1, routed)           1.457     1.662    a_IBUF[61]
    SLICE_X9Y155         FDRE                                         r  a_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.896     2.236    clk_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  a_reg_reg[61]/C

Slack:                    inf
  Source:                 a[62]
                            (input port)
  Destination:            a_reg_reg[62]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.664ns  (logic 0.203ns (12.197%)  route 1.461ns (87.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  a[62] (IN)
                         net (fo=0)                   0.000     0.000    a[62]
    W20                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  a_IBUF[62]_inst/O
                         net (fo=5, routed)           1.461     1.664    a_IBUF[62]
    SLICE_X11Y159        FDRE                                         r  a_reg_reg[62]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.896     2.235    clk_IBUF_BUFG
    SLICE_X11Y159        FDRE                                         r  a_reg_reg[62]_replica_1/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            prod_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.223ns (12.999%)  route 1.491ns (87.001%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.267ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    T20                  IBUF (Prop_ibuf_I_O)         0.178     0.178 f  rstn_IBUF_inst/O
                         net (fo=1, routed)           1.018     1.196    rstn_IBUF
    SLICE_X0Y129         LUT1 (Prop_lut1_I0_O)        0.045     1.241 r  a_reg[63]_i_1/O
                         net (fo=352, routed)         0.472     1.713    a_reg[63]_i_1_n_0
    SLICE_X0Y142         FDRE                                         r  prod_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.928     2.267    clk_IBUF_BUFG
    SLICE_X0Y142         FDRE                                         r  prod_reg_reg[21]/C

Slack:                    inf
  Source:                 a[62]
                            (input port)
  Destination:            a_reg_reg[62]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.724ns  (logic 0.203ns (11.778%)  route 1.521ns (88.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W20                                               0.000     0.000 r  a[62] (IN)
                         net (fo=0)                   0.000     0.000    a[62]
    W20                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  a_IBUF[62]_inst/O
                         net (fo=5, routed)           1.521     1.724    a_IBUF[62]
    SLICE_X9Y157         FDRE                                         r  a_reg_reg[62]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.896     2.235    clk_IBUF_BUFG
    SLICE_X9Y157         FDRE                                         r  a_reg_reg[62]_replica_3/C

Slack:                    inf
  Source:                 a[63]
                            (input port)
  Destination:            a_reg_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.733ns  (logic 0.179ns (10.300%)  route 1.555ns (89.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  a[63] (IN)
                         net (fo=0)                   0.000     0.000    a[63]
    U20                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  a_IBUF[63]_inst/O
                         net (fo=1, routed)           1.555     1.733    a_IBUF[63]
    SLICE_X8Y161         FDRE                                         r  a_reg_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y22                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.310    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.339 r  clk_IBUF_BUFG_inst/O
                         net (fo=352, routed)         0.895     2.234    clk_IBUF_BUFG
    SLICE_X8Y161         FDRE                                         r  a_reg_reg[63]/C





