





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » MMX » Instruction set</title>
    <meta name="description" content="iAPx86">
    
    <link rel="next" href="x86-322654.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="x86-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><a href="x86-318646.html">Up</a></li>


          

<li><a href="x86-322654.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line">    The MMX technology is an extension to the Intel Architechture (IA)</span><br /><span class="line">    instruction set. MMX adds 57 new opcodes, a new 64-bit quadword data</span><br /><span class="line">    type, and eight directly adressable 64-bit registers.</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">MMX register set</span></span><br /><span class="line"></span><br /><span class="line">         1 0      63                                     0</span><br /><span class="line">        ┌───┐    ┌────────────────────────────────────────┐ MM7</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM6</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM5</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM4</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM3</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM2</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM1</span><br /><span class="line">        ├───┤    ├────────────────────────────────────────┤ MM0</span><br /><span class="line">        └───┛    └────────────────────────────────────────┛</span><br /><span class="line">         Tag      MMX register</span><br /><span class="line">        field</span><br /><span class="line"></span><br /><span class="line"></span><br /><span class="line">        <span class="ngb">Packed data types</span></span><br /><span class="line"></span><br /><span class="line">        Packed byte: 8 bytes packed into 64 bits:</span><br /><span class="line">        63                            32 31           16 15    8 7     0</span><br /><span class="line">        ┌───────┬───────┬───────┬───────┬───────┬───────┬───────┬───────┐</span><br /><span class="line">        │       │       │       │       │       │       │       │       │</span><br /><span class="line">        └───────┴───────┴───────┴───────┴───────┴───────┴───────┴───────┛</span><br /><span class="line"></span><br /><span class="line">        Packed word: 4 words packed into 64 bits:</span><br /><span class="line">        63                            32 31           16 15            0</span><br /><span class="line">        ┌───────────────┬───────────────┬───────────────┬───────────────┐</span><br /><span class="line">        │               │               │               │               │</span><br /><span class="line">        └───────────────┴───────────────┴───────────────┴───────────────┛</span><br /><span class="line"></span><br /><span class="line">        Packed doubleword: 2 doublewords packed into 64 bits:</span><br /><span class="line">        63                            32 31                            0</span><br /><span class="line">        ┌───────────────────────────────┬───────────────────────────────┐</span><br /><span class="line">        │                               │                               │</span><br /><span class="line">        └───────────────────────────────┴───────────────────────────────┛</span><br /><span class="line"></span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

