<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPU Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPU Namespace Reference</div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1DPP" id="r_namespacellvm_1_1AMDGPU_1_1DPP"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1DPP.html">DPP</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1EncValues" id="r_namespacellvm_1_1AMDGPU_1_1EncValues"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1EncValues.html">EncValues</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1HSAMD" id="r_namespacellvm_1_1AMDGPU_1_1HSAMD"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1HSAMD.html">HSAMD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg" id="r_namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo" id="r_namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1PALMD" id="r_namespacellvm_1_1AMDGPU_1_1PALMD"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1PALMD.html">PALMD</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SDWA" id="r_namespacellvm_1_1AMDGPU_1_1SDWA"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SDWA.html">SDWA</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg" id="r_namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Swizzle" id="r_namespacellvm_1_1AMDGPU_1_1Swizzle"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Swizzle.html">Swizzle</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1VGPRIndexMode" id="r_namespacellvm_1_1AMDGPU_1_1VGPRIndexMode"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1VGPRIndexMode.html">VGPRIndexMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Instruction.html">Instruction</a> set architecture version.  <a href="structllvm_1_1AMDGPU_1_1IsaVersion.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">MTBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">MUBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SIModeRegisterDefaults.html">SIModeRegisterDefaults</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SMInfo.html">SMInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents the counter values to wait for in an s_waitcnt instruction.  <a href="structllvm_1_1AMDGPU_1_1Waitcnt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a13e9112ff7e4f43ca57811e8315558c0" id="r_a13e9112ff7e4f43ca57811e8315558c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8">GK_NONE</a> = 0
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072">GK_R600</a> = 1
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697">GK_R630</a> = 2
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927">GK_RS880</a> = 3
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e">GK_RV670</a> = 4
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e">GK_RV710</a> = 5
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd">GK_RV730</a> = 6
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2">GK_RV770</a> = 7
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6">GK_CEDAR</a> = 8
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975">GK_CYPRESS</a> = 9
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc">GK_JUNIPER</a> = 10
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1">GK_REDWOOD</a> = 11
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812">GK_SUMO</a> = 12
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265">GK_BARTS</a> = 13
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5">GK_CAICOS</a> = 14
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462">GK_CAYMAN</a> = 15
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82">GK_TURKS</a> = 16
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601">GK_R600_FIRST</a> = GK_R600
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1">GK_R600_LAST</a> = GK_TURKS
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8">GK_GFX600</a> = 32
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950">GK_GFX601</a> = 33
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270">GK_GFX700</a> = 40
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e">GK_GFX701</a> = 41
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2">GK_GFX702</a> = 42
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf">GK_GFX703</a> = 43
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c">GK_GFX704</a> = 44
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98">GK_GFX801</a> = 50
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef">GK_GFX802</a> = 51
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961">GK_GFX803</a> = 52
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c">GK_GFX810</a> = 53
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3">GK_GFX900</a> = 60
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4">GK_GFX902</a> = 61
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227">GK_GFX904</a> = 62
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3">GK_GFX906</a> = 63
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00">GK_GFX908</a> = 64
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6">GK_GFX909</a> = 65
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b">GK_GFX1010</a> = 71
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5">GK_GFX1011</a> = 72
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d">GK_GFX1012</a> = 73
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a0af7c4fa5f04c90c04af24b475146443">GK_GFX1030</a> = 75
, <br />
&#160;&#160;<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695">GK_AMDGCN_FIRST</a> = GK_GFX600
, <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38">GK_AMDGCN_LAST</a> = GK_GFX1030
<br />
 }</td></tr>
<tr class="memdesc:a13e9112ff7e4f43ca57811e8315558c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPU kinds supported by the <a class="el" href="namespaceAMDGPU.html">AMDGPU</a> target.  <a href="#a13e9112ff7e4f43ca57811e8315558c0">More...</a><br /></td></tr>
<tr class="separator:a13e9112ff7e4f43ca57811e8315558c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3ce256a44f1bb0818f863e4838e5cb1" id="r_ab3ce256a44f1bb0818f863e4838e5cb1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1">ArchFeatureKind</a> : uint32_t { <br />
&#160;&#160;<a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb">FEATURE_NONE</a> = 0
, <a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760">FEATURE_FMA</a> = 1 &lt;&lt; 1
, <a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d">FEATURE_LDEXP</a> = 1 &lt;&lt; 2
, <a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690">FEATURE_FP64</a> = 1 &lt;&lt; 3
, <br />
&#160;&#160;<a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464">FEATURE_FAST_FMA_F32</a> = 1 &lt;&lt; 4
, <a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97">FEATURE_FAST_DENORMAL_F32</a> = 1 &lt;&lt; 5
, <a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1a42f382868d702636a183005e337ddf82">FEATURE_WAVE32</a> = 1 &lt;&lt; 6
<br />
 }</td></tr>
<tr class="separator:ab3ce256a44f1bb0818f863e4838e5cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1ffb7444626273ec47b5526acfdeec" id="r_abe1ffb7444626273ec47b5526acfdeec"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe1ffb7444626273ec47b5526acfdeec">TargetIndex</a> { <br />
&#160;&#160;<a class="el" href="#abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd">TI_CONSTDATA_START</a>
, <a class="el" href="#abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777">TI_SCRATCH_RSRC_DWORD0</a>
, <a class="el" href="#abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed">TI_SCRATCH_RSRC_DWORD1</a>
, <a class="el" href="#abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72">TI_SCRATCH_RSRC_DWORD2</a>
, <br />
&#160;&#160;<a class="el" href="#abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914">TI_SCRATCH_RSRC_DWORD3</a>
<br />
 }</td></tr>
<tr class="separator:abe1ffb7444626273ec47b5526acfdeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8ddd5c099b639596437f6520057835" id="r_a4b8ddd5c099b639596437f6520057835"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4b8ddd5c099b639596437f6520057835">Fixups</a> { <a class="el" href="#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">fixup_si_sopp_br</a> = FirstTargetFixupKind
, <a class="el" href="#a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059">LastTargetFixupKind</a>
, <a class="el" href="#a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999">NumTargetFixupKinds</a> = LastTargetFixupKind - FirstTargetFixupKind
 }</td></tr>
<tr class="separator:a4b8ddd5c099b639596437f6520057835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7679ce5eab5937b9da9e7702aff8cc5" id="r_ab7679ce5eab5937b9da9e7702aff8cc5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5">OperandType</a> : unsigned { <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">OPERAND_REG_IMM_INT32</a> = MCOI::OPERAND_FIRST_TARGET
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">OPERAND_REG_IMM_INT64</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">OPERAND_REG_IMM_INT16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">OPERAND_REG_IMM_FP32</a>
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">OPERAND_REG_IMM_FP64</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">OPERAND_REG_IMM_FP16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">OPERAND_REG_IMM_V2FP16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">OPERAND_REG_IMM_V2INT16</a>
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">OPERAND_REG_INLINE_C_INT16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">OPERAND_REG_INLINE_C_INT32</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">OPERAND_REG_INLINE_C_INT64</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">OPERAND_REG_INLINE_C_FP16</a>
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">OPERAND_REG_INLINE_C_FP32</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">OPERAND_REG_INLINE_C_FP64</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">OPERAND_REG_INLINE_C_V2FP16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">OPERAND_REG_INLINE_C_V2INT16</a>
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">OPERAND_REG_INLINE_AC_INT16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">OPERAND_REG_INLINE_AC_INT32</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">OPERAND_REG_INLINE_AC_FP16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">OPERAND_REG_INLINE_AC_FP32</a>
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">OPERAND_REG_INLINE_AC_V2FP16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">OPERAND_REG_INLINE_AC_V2INT16</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9">OPERAND_REG_IMM_FIRST</a> = OPERAND_REG_IMM_INT32
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640">OPERAND_REG_IMM_LAST</a> = OPERAND_REG_IMM_V2INT16
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928">OPERAND_REG_INLINE_C_FIRST</a> = OPERAND_REG_INLINE_C_INT16
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3">OPERAND_REG_INLINE_C_LAST</a> = OPERAND_REG_INLINE_AC_V2INT16
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b">OPERAND_REG_INLINE_AC_FIRST</a> = OPERAND_REG_INLINE_AC_INT16
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7">OPERAND_REG_INLINE_AC_LAST</a> = OPERAND_REG_INLINE_AC_V2INT16
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a">OPERAND_SRC_FIRST</a> = OPERAND_REG_IMM_INT32
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78">OPERAND_SRC_LAST</a> = OPERAND_REG_INLINE_C_LAST
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d">OPERAND_INPUT_MODS</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1">OPERAND_SDWA_VOPC_DST</a>
, <br />
&#160;&#160;<a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">OPERAND_KIMM32</a>
, <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">OPERAND_KIMM16</a>
<br />
 }</td></tr>
<tr class="separator:ab7679ce5eab5937b9da9e7702aff8cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:abdda436b916531b2103dbcc64325c1b9" id="r_abdda436b916531b2103dbcc64325c1b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdda436b916531b2103dbcc64325c1b9">getArchNameAMDGCN</a> (<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AK</a>)</td></tr>
<tr class="separator:abdda436b916531b2103dbcc64325c1b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f426afe94474a8c7933eaa97f1db71" id="r_a00f426afe94474a8c7933eaa97f1db71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00f426afe94474a8c7933eaa97f1db71">getArchNameR600</a> (<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AK</a>)</td></tr>
<tr class="separator:a00f426afe94474a8c7933eaa97f1db71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd78baff74c8d21b962d0ce8bc824882" id="r_abd78baff74c8d21b962d0ce8bc824882"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abd78baff74c8d21b962d0ce8bc824882">getCanonicalArchName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Arch)</td></tr>
<tr class="separator:abd78baff74c8d21b962d0ce8bc824882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ac623b540c21285a2307f08fe7d237" id="r_a98ac623b540c21285a2307f08fe7d237"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98ac623b540c21285a2307f08fe7d237">parseArchAMDGCN</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:a98ac623b540c21285a2307f08fe7d237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af396b64f51fe3f71f771dcf36a46dfbc" id="r_af396b64f51fe3f71f771dcf36a46dfbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af396b64f51fe3f71f771dcf36a46dfbc">parseArchR600</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> CPU)</td></tr>
<tr class="separator:af396b64f51fe3f71f771dcf36a46dfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffe571058efed5bc48a2eecaf9eb8df" id="r_abffe571058efed5bc48a2eecaf9eb8df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abffe571058efed5bc48a2eecaf9eb8df">getArchAttrAMDGCN</a> (<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AK</a>)</td></tr>
<tr class="separator:abffe571058efed5bc48a2eecaf9eb8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5aa1b472c4fc8f27abc78861ad7e5a7" id="r_ae5aa1b472c4fc8f27abc78861ad7e5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae5aa1b472c4fc8f27abc78861ad7e5a7">getArchAttrR600</a> (<a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">AK</a>)</td></tr>
<tr class="separator:ae5aa1b472c4fc8f27abc78861ad7e5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af9698ef8e2fd0bdcafe8c664c52e9e" id="r_a7af9698ef8e2fd0bdcafe8c664c52e9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7af9698ef8e2fd0bdcafe8c664c52e9e">fillValidArchListAMDGCN</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values)</td></tr>
<tr class="separator:a7af9698ef8e2fd0bdcafe8c664c52e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dacc9c15858a08654e406335cfeb803" id="r_a1dacc9c15858a08654e406335cfeb803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1dacc9c15858a08654e406335cfeb803">fillValidArchListR600</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;Values)</td></tr>
<tr class="separator:a1dacc9c15858a08654e406335cfeb803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c450943f424116a9b6b9a3db451af6c" id="r_a4c450943f424116a9b6b9a3db451af6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4c450943f424116a9b6b9a3db451af6c">getIsaVersion</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">GPU</a>)</td></tr>
<tr class="separator:a4c450943f424116a9b6b9a3db451af6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c1c1787b89fe414c257245abd6642bb" id="r_a9c1c1787b89fe414c257245abd6642bb"><td class="memItemLeft" align="right" valign="top">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c1c1787b89fe414c257245abd6642bb">getBaseWithConstantOffset</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a9c1c1787b89fe414c257245abd6642bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns Base register, constant offset, and offset def point.  <br /></td></tr>
<tr class="separator:a9c1c1787b89fe414c257245abd6642bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16128acb48df11fb8f6cc86e10360c8" id="r_ac16128acb48df11fb8f6cc86e10360c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac16128acb48df11fb8f6cc86e10360c8">isLegalVOP3PShuffleMask</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt; Mask)</td></tr>
<tr class="separator:ac16128acb48df11fb8f6cc86e10360c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0756aa65e3aac0d78428a0f2cd098811" id="r_a0756aa65e3aac0d78428a0f2cd098811"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0756aa65e3aac0d78428a0f2cd098811">getImageNumVAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">ImageDimIntr</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode)</td></tr>
<tr class="memdesc:a0756aa65e3aac0d78428a0f2cd098811"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return number of address arguments, and the number of gradients for an image intrinsic.  <br /></td></tr>
<tr class="separator:a0756aa65e3aac0d78428a0f2cd098811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdecc8efcaa50d1670ebeec58d2b7fd7" id="r_acdecc8efcaa50d1670ebeec58d2b7fd7"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acdecc8efcaa50d1670ebeec58d2b7fd7">getDMaskIdx</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode, int NumDefs)</td></tr>
<tr class="memdesc:acdecc8efcaa50d1670ebeec58d2b7fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return index of dmask in an gMIR image intrinsic.  <br /></td></tr>
<tr class="separator:acdecc8efcaa50d1670ebeec58d2b7fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09997d3669aed316b0afa9b85f00e1aa" id="r_a09997d3669aed316b0afa9b85f00e1aa"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a09997d3669aed316b0afa9b85f00e1aa">getImageVAddrIdxBegin</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *BaseOpcode, int NumDefs)</td></tr>
<tr class="memdesc:a09997d3669aed316b0afa9b85f00e1aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return first address operand index in a gMIR image intrinsic.  <br /></td></tr>
<tr class="separator:a09997d3669aed316b0afa9b85f00e1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af678c3209f593c182c0043fd0fce81fe" id="r_af678c3209f593c182c0043fd0fce81fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af678c3209f593c182c0043fd0fce81fe">lookupRsrcIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:af678c3209f593c182c0043fd0fce81fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c99933a65705300f28e0a148eef05e1" id="r_a3c99933a65705300f28e0a148eef05e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c99933a65705300f28e0a148eef05e1">lookupD16ImageDimIntrinsic</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:a3c99933a65705300f28e0a148eef05e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8a22d92c99b81842589d3cd66c7bee" id="r_aed8a22d92c99b81842589d3cd66c7bee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aed8a22d92c99b81842589d3cd66c7bee">getImageDimIntrinsicInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>)</td></tr>
<tr class="separator:aed8a22d92c99b81842589d3cd66c7bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77090f92c19cefe532a4aeb7e7d7abff" id="r_a77090f92c19cefe532a4aeb7e7d7abff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a77090f92c19cefe532a4aeb7e7d7abff">getImageDimInstrinsicByBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> Dim)</td></tr>
<tr class="separator:a77090f92c19cefe532a4aeb7e7d7abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ccda834736fa549ceccbbb9d4aa340" id="r_ab0ccda834736fa549ceccbbb9d4aa340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab0ccda834736fa549ceccbbb9d4aa340">getVOPe64</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ab0ccda834736fa549ceccbbb9d4aa340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17fda9e2f2cb60c24bfdec02d7793b86" id="r_a17fda9e2f2cb60c24bfdec02d7793b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a17fda9e2f2cb60c24bfdec02d7793b86">getVOPe32</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a17fda9e2f2cb60c24bfdec02d7793b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721c83954a20f8b52f471cbafe2458bb" id="r_a721c83954a20f8b52f471cbafe2458bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a721c83954a20f8b52f471cbafe2458bb">getSDWAOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a721c83954a20f8b52f471cbafe2458bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2888339a06c839e6231a8391d379cc69" id="r_a2888339a06c839e6231a8391d379cc69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2888339a06c839e6231a8391d379cc69">getDPPOp32</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a2888339a06c839e6231a8391d379cc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b135e0f9484354a83410d97d698b22" id="r_a08b135e0f9484354a83410d97d698b22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08b135e0f9484354a83410d97d698b22">getBasicFromSDWAOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a08b135e0f9484354a83410d97d698b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96286d8f7d90ece30046d826bbb71422" id="r_a96286d8f7d90ece30046d826bbb71422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a96286d8f7d90ece30046d826bbb71422">getCommuteRev</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a96286d8f7d90ece30046d826bbb71422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c95246ad0278e01cc6e03560005f0b" id="r_ac4c95246ad0278e01cc6e03560005f0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac4c95246ad0278e01cc6e03560005f0b">getCommuteOrig</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:ac4c95246ad0278e01cc6e03560005f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb95c1fe12d25bcfe6d3b63f6148605" id="r_a5eb95c1fe12d25bcfe6d3b63f6148605"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5eb95c1fe12d25bcfe6d3b63f6148605">getAddr64Inst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5eb95c1fe12d25bcfe6d3b63f6148605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7672ecd68ad0182beb360a4453b51ba" id="r_af7672ecd68ad0182beb360a4453b51ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af7672ecd68ad0182beb360a4453b51ba">getIfAddr64Inst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="memdesc:af7672ecd68ad0182beb360a4453b51ba"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>Opcode</code> is an Addr64 opcode.  <br /></td></tr>
<tr class="separator:af7672ecd68ad0182beb360a4453b51ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641126a568d13cf23339e3f87203e4df" id="r_a641126a568d13cf23339e3f87203e4df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a641126a568d13cf23339e3f87203e4df">getMUBUFNoLdsInst</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a641126a568d13cf23339e3f87203e4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483ff6bef53de568d2e98bb3f002d885" id="r_a483ff6bef53de568d2e98bb3f002d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a483ff6bef53de568d2e98bb3f002d885">getAtomicRetOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a483ff6bef53de568d2e98bb3f002d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5965cc6ae8985160e076a4391a4e1181" id="r_a5965cc6ae8985160e076a4391a4e1181"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5965cc6ae8985160e076a4391a4e1181">getAtomicNoRetOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a5965cc6ae8985160e076a4391a4e1181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3f411f0032973ee08934a9d8611c8d" id="r_a0b3f411f0032973ee08934a9d8611c8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b3f411f0032973ee08934a9d8611c8d">getSOPKOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a0b3f411f0032973ee08934a9d8611c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a35ade96e14e74ae51d74559eeb2e5d" id="r_a0a35ade96e14e74ae51d74559eeb2e5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0a35ade96e14e74ae51d74559eeb2e5d">getGlobalSaddrOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:a0a35ade96e14e74ae51d74559eeb2e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40d7434499e43e3d3f9c5d22bc7546f" id="r_af40d7434499e43e3d3f9c5d22bc7546f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af40d7434499e43e3d3f9c5d22bc7546f">getVCMPXNoSDstOp</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:af40d7434499e43e3d3f9c5d22bc7546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266" id="r_a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a176f799037e98f7743008924c4b72266">getMIMGOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> MIMGEncoding, <a class="el" href="classunsigned.html">unsigned</a> VDataDwords, <a class="el" href="classunsigned.html">unsigned</a> VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d61cb89681748611eb5dcad1fa9e08" id="r_a24d61cb89681748611eb5dcad1fa9e08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a24d61cb89681748611eb5dcad1fa9e08">getMIMGBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a24d61cb89681748611eb5dcad1fa9e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382" id="r_aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeb7e711869d94366080bcf9e7b8b1382">getMaskedMIMGOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewChannels</a>)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1" id="r_a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a688f3c46ebc34c00ea80c22c15a0b0c1">getMTBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40" id="r_a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9c26c5e0b091dffd780ac854e30a2d40">getMTBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd" id="r_a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a23d9368d9915a85d5b54f9e0eda046dd">getMTBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c" id="r_aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aee6b630ac15f65f731a072177d51207c">getMTBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86" id="r_a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a181d2e596332f4062206a62830426b86">getMTBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132" id="r_a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d33ed416833f75e97045b3ce8380132">getMTBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e" id="r_a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f0dcf0fee31f552637de794eef6696e">getMUBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3" id="r_a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55c87ec01cfedf7c509d68763d1e0ac3">getMUBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4" id="r_af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af8ef23452a5c4ddf85e45cc9884ea3f4">getMUBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd" id="r_a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a723087d5f4635793f28b71ee6cdafecd">getMUBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4" id="r_afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd9dbd4307d57a7043f5412176674de4">getMUBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95" id="r_aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa303bfa4cd838f547ba84ab62cd93c95">getMUBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406d4769ffa44a11df136d3ccd08e873" id="r_a406d4769ffa44a11df136d3ccd08e873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a406d4769ffa44a11df136d3ccd08e873">getSMEMIsBuffer</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a406d4769ffa44a11df136d3ccd08e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73" id="r_ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad079e8a6a0505ccce0ad2463d95aff73">getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42" id="r_a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a298e739dde06173007b96fbd230a4c42">initDefaultAMDKernelCodeT</a> (<a class="el" href="AMDKernelCodeT_8h.html#a62f15c19bc812086ff4b2a6f1347fc82">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee" id="r_adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf4bf704a730b8d3f9ce8497eddf5aee">getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7" id="r_a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49897e4c6b2b01d68f4cc65cbb4e93e7">isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6" id="r_ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab3c030cff32b7d9d50fb47d37a1fcef6">isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b" id="r_a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5b6a1089ecf2f169db2202ce3340c17b">isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325" id="r_a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21cbc76ff7fd60513dea122b45e00325">shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1" id="r_a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34bedf6819d66a1319b6509e6a0f14a1">getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, int <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148" id="r_a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a272fc2c1f64096529cd75dbf22890148">getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, std::pair&lt; int, int &gt; <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyFirstRequired</a>)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178" id="r_a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a84f97b2884502eab6b0196da9e29e178">getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715" id="r_aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa214c98bde27112b9cec6bc4e1dba715">getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304" id="r_a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a906595c44094cbae6a0cca1b1a8b1304">getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25" id="r_a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a602bf9c2a80b4f1561e755b693886e25">getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c" id="r_aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aef5f5f2f99f041ac50a50e80446dd80c">decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d" id="r_ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac9ad1c3b2c132bb923532658442fa53d">decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a" id="r_a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5fb6ac70a302c2950012a955ef7b1d6a">decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326" id="r_a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0d3e0a75774a86f6c8302eee2dfe1326">decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a" id="r_a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d4a37c23e1caabf8f64de0e64266f3a">decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c" id="r_ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac95f41127d78da414e20eb091961726c">encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c" id="r_a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7d9da1d38203f7899139c8dedb15d97c">encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00" id="r_ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade75980e3c0b71d253a7381a15d8ed00">encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37" id="r_a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a538a5f491696e8b8ef0987e3aaedbb37">encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>.  <br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302" id="r_a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f14260fd47f5c55b3d473291b81a302">encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Decoded</a>)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62" id="r_a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7b581c7318ec95ec6176a880d45a6f62">getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e" id="r_aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa813940c0ad88b3c4419f65af3e89e5e">isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb" id="r_a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5688c3d8cf734f824f2637b7bc91e2cb">isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92" id="r_a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3c65c76a817d60e322ff750366674a92">isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811" id="r_a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4db49adcedbc90eef2e5c105510f7811">hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a" id="r_a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6ce57c75a70c3b721b00dede60435d7a">hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479" id="r_a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9896067acfdb72b73caeb1ede75c9479">hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c58dd400c77cb89867c5bda62a140b" id="r_a62c58dd400c77cb89867c5bda62a140b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a62c58dd400c77cb89867c5bda62a140b">hasGFX10A16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a62c58dd400c77cb89867c5bda62a140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adcf3cabdbd72a34b34f13f2826314b" id="r_a9adcf3cabdbd72a34b34f13f2826314b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9adcf3cabdbd72a34b34f13f2826314b">hasG16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f" id="r_a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3856884676648fe8f7af93f6c5e60e1f">hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e" id="r_a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a58f60f9ac04e27846a67a951d920837e">isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179" id="r_ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ade135e9169df98a7457505a0ea5b6179">isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969" id="r_ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad198ccff657f64471c12cc36d9aa1969">isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5" id="r_a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a626413fe751b97e13812bb7b635e6dd5">isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe" id="r_a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27e5626ce22d0cd09916837dc88b7efe">isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741" id="r_a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a00cd25f8d9ef48abfa9b651262d6c741">isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03038e2ec3d91a361fbbb066e575de9a" id="r_a03038e2ec3d91a361fbbb066e575de9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03038e2ec3d91a361fbbb066e575de9a">isGFX10_BEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a03038e2ec3d91a361fbbb066e575de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f3297011ab8da601c7cce576c3353f" id="r_a98f3297011ab8da601c7cce576c3353f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98f3297011ab8da601c7cce576c3353f">hasGFX10_3Insts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a98f3297011ab8da601c7cce576c3353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841" id="r_a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a938abb1637130185772f6e9d2b851841">isSGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c60862a609ee4c6f33be67afddd7f4" id="r_ab8c60862a609ee4c6f33be67afddd7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8c60862a609ee4c6f33be67afddd7f4">isRegIntersect</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg0, <a class="el" href="classunsigned.html">unsigned</a> Reg1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab8c60862a609ee4c6f33be67afddd7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there any intersection between registers.  <br /></td></tr>
<tr class="separator:ab8c60862a609ee4c6f33be67afddd7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1" id="r_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">getMCReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4" id="r_a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f3aae596e814997a248deb911f898d4">mc2PseudoReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7" id="r_a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fba5af4359eeeef753f1c286ea8d0d7">isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this operand also contain immediate values?  <br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802" id="r_aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa773b952c1097dcbb09e99bd4cd3b802">isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da" id="r_a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f8110d15ce3aad630ec2e52906226da">isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this opearnd support only inlinable literals?  <br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba" id="r_a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d8680fb761cf1d88232de86f8fcecba">getRegBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269" id="r_a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a66660cdfdd20a89a328844f1396a4269">getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe" id="r_a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b6787b5a5707dd03d00d305247873fe">getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae" id="r_af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4cb2c8159c390d78b6a547ac87179ae">isInlinableLiteral64</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9" id="r_a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a79ce723bbdcb8a66b32fec6499ecd9f9">isInlinableLiteral32</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938" id="r_a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a04097b4ec5e8da48a2fb3c407900f938">isInlinableLiteral16</a> (int16_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0" id="r_ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0aedd4d5c55b5e5e71effbb234624b0">isInlinableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1864fe2c262fc3ee74aad3ca3e7f70ea" id="r_a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1864fe2c262fc3ee74aad3ca3e7f70ea">isInlinableIntLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="separator:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37a742496910c789120ff65389400c6" id="r_af37a742496910c789120ff65389400c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af37a742496910c789120ff65389400c6">isFoldableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:af37a742496910c789120ff65389400c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387" id="r_a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d7d70152f1d904df03f92ba26418387">isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138245e67e795c1b5314eb9847d2c2ca" id="r_a138245e67e795c1b5314eb9847d2c2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a138245e67e795c1b5314eb9847d2c2ca">hasSMEMByteOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a138245e67e795c1b5314eb9847d2c2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11084c8c4a93e41ff07a332c505f5b46" id="r_a11084c8c4a93e41ff07a332c505f5b46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a11084c8c4a93e41ff07a332c505f5b46">hasSMRDSignedImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a11084c8c4a93e41ff07a332c505f5b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081b93b5462f316ed0b76ff017205a1" id="r_ac081b93b5462f316ed0b76ff017205a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac081b93b5462f316ed0b76ff017205a1">isLegalSMRDEncodedUnsignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>)</td></tr>
<tr class="separator:ac081b93b5462f316ed0b76ff017205a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31057daf8cf5e502174f7864e9ff099f" id="r_a31057daf8cf5e502174f7864e9ff099f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a31057daf8cf5e502174f7864e9ff099f">isLegalSMRDEncodedSignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a31057daf8cf5e502174f7864e9ff099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6429ba68eaedb58a49168faf19012fb2" id="r_a6429ba68eaedb58a49168faf19012fb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6429ba68eaedb58a49168faf19012fb2">isDwordAligned</a> (uint64_t ByteOffset)</td></tr>
<tr class="separator:a6429ba68eaedb58a49168faf19012fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa106b93c4ca352414b24967b385e27" id="r_a0fa106b93c4ca352414b24967b385e27"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0fa106b93c4ca352414b24967b385e27">convertSMRDOffsetUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, uint64_t ByteOffset)</td></tr>
<tr class="memdesc:a0fa106b93c4ca352414b24967b385e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets.  <br /></td></tr>
<tr class="separator:a0fa106b93c4ca352414b24967b385e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80380f62f4cbf7ddccc3deaeb206f5e7" id="r_a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80380f62f4cbf7ddccc3deaeb206f5e7">getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c40a8423e8e22561da6f6215db9952" id="r_a80c40a8423e8e22561da6f6215db9952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a80c40a8423e8e22561da6f6215db9952">getSMRDEncodedLiteralOffset32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a80c40a8423e8e22561da6f6215db9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f966c32e03bc8e84e63d3a6ea140e49" id="r_a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1f966c32e03bc8e84e63d3a6ea140e49">splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363" id="r_a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8ab2011ec30da8a5edbd54bf0e498363">isIntrinsicSourceOfDivergence</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IntrID</a>)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b193879809ccd5812dd91ec719fa1f" id="r_af9b193879809ccd5812dd91ec719fa1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af9b193879809ccd5812dd91ec719fa1f">getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af9b193879809ccd5812dd91ec719fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b695a4f4a36f151ce18252d4dde6f" id="r_a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e6b695a4f4a36f151ce18252d4dde6f">getGcnBufferFormatInfo</a> (uint8_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efe1286cc31f5fc95355af30b0356c" id="r_a27efe1286cc31f5fc95355af30b0356c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27efe1286cc31f5fc95355af30b0356c">getNamedOperandIdx</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classuint16__t.html">uint16_t</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NamedIdx</a>)</td></tr>
<tr class="separator:a27efe1286cc31f5fc95355af30b0356c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd28629781d92cc2a72eb6289e2db47c" id="r_afd28629781d92cc2a72eb6289e2db47c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afd28629781d92cc2a72eb6289e2db47c">getSOPPWithRelaxation</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode)</td></tr>
<tr class="separator:afd28629781d92cc2a72eb6289e2db47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1884e3318cb1f8a4465b1b4bd4d9827" id="r_ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae1884e3318cb1f8a4465b1b4bd4d9827">getMIMGBaseOpcodeInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode)</td></tr>
<tr class="separator:ae1884e3318cb1f8a4465b1b4bd4d9827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69abc53c68db78ad61f21abb89e7ea5" id="r_ad69abc53c68db78ad61f21abb89e7ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad69abc53c68db78ad61f21abb89e7ea5">getMIMGDimInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnum</a>)</td></tr>
<tr class="separator:ad69abc53c68db78ad61f21abb89e7ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7967181b077a4a08f5baf9950e30660d" id="r_a7967181b077a4a08f5baf9950e30660d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7967181b077a4a08f5baf9950e30660d">getMIMGDimInfoByEncoding</a> (uint8_t <a class="el" href="classllvm_1_1ilist__node__impl.html">DimEnc</a>)</td></tr>
<tr class="separator:a7967181b077a4a08f5baf9950e30660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98923a223372aac9b7bbd61fde6142ab" id="r_a98923a223372aac9b7bbd61fde6142ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98923a223372aac9b7bbd61fde6142ab">getMIMGDimInfoByAsmSuffix</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> AsmSuffix)</td></tr>
<tr class="separator:a98923a223372aac9b7bbd61fde6142ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba47721658d57105018b536073ff5b65" id="r_aba47721658d57105018b536073ff5b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba47721658d57105018b536073ff5b65">getMIMGLZMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> L)</td></tr>
<tr class="separator:aba47721658d57105018b536073ff5b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d00fb8f6d351e866977b0209c47ac8f" id="r_a4d00fb8f6d351e866977b0209c47ac8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4d00fb8f6d351e866977b0209c47ac8f">getMIMGMIPMappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> MIP)</td></tr>
<tr class="separator:a4d00fb8f6d351e866977b0209c47ac8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ae61d27fd3e265ad881a31a75b49f3" id="r_a03ae61d27fd3e265ad881a31a75b49f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a03ae61d27fd3e265ad881a31a75b49f3">getMIMGG16MappingInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MD5_8cpp.html#ad96b7cf3182ce2ba85e5a7a93b12c441">G</a>)</td></tr>
<tr class="separator:a03ae61d27fd3e265ad881a31a75b49f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5b29d1275f84b9e530fd2419cc03ac" id="r_a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b5b29d1275f84b9e530fd2419cc03ac">getMIMGInfo</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a0b5b29d1275f84b9e530fd2419cc03ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc437d6699fb55c69e78b5d0cad641d" id="r_a3cc437d6699fb55c69e78b5d0cad641d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3cc437d6699fb55c69e78b5d0cad641d">isKernel</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3cc437d6699fb55c69e78b5d0cad641d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adddee5b33e7c032620042dfdb9fa1634" id="r_adddee5b33e7c032620042dfdb9fa1634"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adddee5b33e7c032620042dfdb9fa1634">getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)</td></tr>
<tr class="separator:adddee5b33e7c032620042dfdb9fa1634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaba9e2411db319b71f55d54ad0276c2" id="r_adaba9e2411db319b71f55d54ad0276c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adaba9e2411db319b71f55d54ad0276c2">getOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="separator:adaba9e2411db319b71f55d54ad0276c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901ba4ff66898215882da41143ddf69a" id="r_a901ba4ff66898215882da41143ddf69a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a901ba4ff66898215882da41143ddf69a">isInlinableIntLiteral</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="memdesc:a901ba4ff66898215882da41143ddf69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable, and not one of the values intended for floating point values.  <br /></td></tr>
<tr class="separator:a901ba4ff66898215882da41143ddf69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff290402c84552fd9fd3caedb9b00e7" id="r_a7ff290402c84552fd9fd3caedb9b00e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ff290402c84552fd9fd3caedb9b00e7">isLegalSMRDImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a7ff290402c84552fd9fd3caedb9b00e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a062b134de5c9143eab05c83faab131e9" id="r_a062b134de5c9143eab05c83faab131e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL</td></tr>
<tr class="separator:a062b134de5c9143eab05c83faab131e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a55a26fbacd40b385e54565fdebc4dd" id="r_a5a55a26fbacd40b385e54565fdebc4dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5a55a26fbacd40b385e54565fdebc4dd">RSRC_ELEMENT_SIZE_SHIFT</a> = (32 + 19)</td></tr>
<tr class="separator:a5a55a26fbacd40b385e54565fdebc4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0376d4668bb0a8b7d4afa76f6ce3fee" id="r_ae0376d4668bb0a8b7d4afa76f6ce3fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae0376d4668bb0a8b7d4afa76f6ce3fee">RSRC_INDEX_STRIDE_SHIFT</a> = (32 + 21)</td></tr>
<tr class="separator:ae0376d4668bb0a8b7d4afa76f6ce3fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a823f64d5695b8da6f9b418bd4dc55176" id="r_a823f64d5695b8da6f9b418bd4dc55176"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT64_C</a>(1) &lt;&lt; (32 + 23)</td></tr>
<tr class="separator:a823f64d5695b8da6f9b418bd4dc55176"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ab3ce256a44f1bb0818f863e4838e5cb1" name="ab3ce256a44f1bb0818f863e4838e5cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3ce256a44f1bb0818f863e4838e5cb1">&#9670;&#160;</a></span>ArchFeatureKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#ab3ce256a44f1bb0818f863e4838e5cb1">llvm::AMDGPU::ArchFeatureKind</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb" name="ab3ce256a44f1bb0818f863e4838e5cb1a2248e99dd6bf2c1aa7f1a8daf45cd5eb"></a>FEATURE_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760" name="ab3ce256a44f1bb0818f863e4838e5cb1a9feb20f6fedce2a1f5a5b6c18f519760"></a>FEATURE_FMA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d" name="ab3ce256a44f1bb0818f863e4838e5cb1a4e64c640eba06874b79c686c3d1d366d"></a>FEATURE_LDEXP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690" name="ab3ce256a44f1bb0818f863e4838e5cb1a8d1856e76cb0a378ba63d17598f91690"></a>FEATURE_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464" name="ab3ce256a44f1bb0818f863e4838e5cb1a341d5353a6a8228179456d9a96776464"></a>FEATURE_FAST_FMA_F32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97" name="ab3ce256a44f1bb0818f863e4838e5cb1a10e4ae530ab5a72efda4443bdacefe97"></a>FEATURE_FAST_DENORMAL_F32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab3ce256a44f1bb0818f863e4838e5cb1a42f382868d702636a183005e337ddf82" name="ab3ce256a44f1bb0818f863e4838e5cb1a42f382868d702636a183005e337ddf82"></a>FEATURE_WAVE32&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="TargetParser_8h_source.html#l00102">102</a> of file <a class="el" href="TargetParser_8h_source.html">TargetParser.h</a>.</p>

</div>
</div>
<a id="a4b8ddd5c099b639596437f6520057835" name="a4b8ddd5c099b639596437f6520057835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8ddd5c099b639596437f6520057835">&#9670;&#160;</a></span>Fixups</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#a4b8ddd5c099b639596437f6520057835">llvm::AMDGPU::Fixups</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f" name="a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"></a>fixup_si_sopp_br&#160;</td><td class="fielddoc"><p>16-bit PC relative fixup for SOPP branch instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059" name="a4b8ddd5c099b639596437f6520057835a91741a3fb36cfe175007b9b04d8f1059"></a>LastTargetFixupKind&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999" name="a4b8ddd5c099b639596437f6520057835a8ccc495e3efe651ff2fa94b2747af999"></a>NumTargetFixupKinds&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPUFixupKinds_8h_source.html#l00016">16</a> of file <a class="el" href="AMDGPUFixupKinds_8h_source.html">AMDGPUFixupKinds.h</a>.</p>

</div>
</div>
<a id="a13e9112ff7e4f43ca57811e8315558c0" name="a13e9112ff7e4f43ca57811e8315558c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13e9112ff7e4f43ca57811e8315558c0">&#9670;&#160;</a></span>GPUKind</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">llvm::AMDGPU::GPUKind</a> : <a class="el" href="classuint32__t.html">uint32_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPU kinds supported by the <a class="el" href="namespacellvm_1_1AMDGPU.html">AMDGPU</a> target. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8" name="a13e9112ff7e4f43ca57811e8315558c0a7fbe7042d90fd9a4269037cc21b063d8"></a>GK_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072" name="a13e9112ff7e4f43ca57811e8315558c0afe4344b2b814933ed3bf72f82df1a072"></a>GK_R600&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697" name="a13e9112ff7e4f43ca57811e8315558c0a19f3381b6c1b6fe785105d9886351697"></a>GK_R630&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927" name="a13e9112ff7e4f43ca57811e8315558c0ac8c3f112117bae6376650f69cdfbe927"></a>GK_RS880&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e" name="a13e9112ff7e4f43ca57811e8315558c0a2ef3bc48291b8bd816d12e4c2a6e631e"></a>GK_RV670&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e" name="a13e9112ff7e4f43ca57811e8315558c0a3197738d328a2ec9bbb5de425007050e"></a>GK_RV710&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd" name="a13e9112ff7e4f43ca57811e8315558c0a1df854d45a3d4a6a1865dc00e750c1dd"></a>GK_RV730&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2" name="a13e9112ff7e4f43ca57811e8315558c0af053ef33f07262cc463fa6a5d787aeb2"></a>GK_RV770&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6" name="a13e9112ff7e4f43ca57811e8315558c0aadb09c6abe6758256dff6c90ea1a76b6"></a>GK_CEDAR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975" name="a13e9112ff7e4f43ca57811e8315558c0a9264803dfb45730fda3f25282b543975"></a>GK_CYPRESS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc" name="a13e9112ff7e4f43ca57811e8315558c0a1b5ba5a6942e8ed8f23932f685d000fc"></a>GK_JUNIPER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1" name="a13e9112ff7e4f43ca57811e8315558c0a8e5926d8ea19757038c4155912b395f1"></a>GK_REDWOOD&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812" name="a13e9112ff7e4f43ca57811e8315558c0a051b61b70b71eb4eeccc86b84058c812"></a>GK_SUMO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265" name="a13e9112ff7e4f43ca57811e8315558c0aab0292e2fa154684869a644bb029a265"></a>GK_BARTS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5" name="a13e9112ff7e4f43ca57811e8315558c0abbfa45b8bf51aae60c6a9a62de87aaf5"></a>GK_CAICOS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462" name="a13e9112ff7e4f43ca57811e8315558c0a8409d9e45598a8706ccf50f8389f8462"></a>GK_CAYMAN&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82" name="a13e9112ff7e4f43ca57811e8315558c0a6b170bcb32c4c5dbe468f7358abaab82"></a>GK_TURKS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601" name="a13e9112ff7e4f43ca57811e8315558c0ab923d2009a224a7c34d7f06d0ce1e601"></a>GK_R600_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1" name="a13e9112ff7e4f43ca57811e8315558c0a8b689d67e0eb88153ad3f1dfb75ae4b1"></a>GK_R600_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8" name="a13e9112ff7e4f43ca57811e8315558c0a0326fd0efbae2a2a8b510e1371b52af8"></a>GK_GFX600&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950" name="a13e9112ff7e4f43ca57811e8315558c0abf6e028309fda1638f2c6f58e40e1950"></a>GK_GFX601&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270" name="a13e9112ff7e4f43ca57811e8315558c0acae31aa0eeca479d9d8a15a3cea6e270"></a>GK_GFX700&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e" name="a13e9112ff7e4f43ca57811e8315558c0a064008edef22d98be2b2f99d1ef3f45e"></a>GK_GFX701&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2" name="a13e9112ff7e4f43ca57811e8315558c0a79927d05a746db7daea104ef8f82b9d2"></a>GK_GFX702&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf" name="a13e9112ff7e4f43ca57811e8315558c0a79cfee1ec116388104a8efe34a3fa0cf"></a>GK_GFX703&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c" name="a13e9112ff7e4f43ca57811e8315558c0a0ced4577490d2121701962e4eeb42a4c"></a>GK_GFX704&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98" name="a13e9112ff7e4f43ca57811e8315558c0aadad48ed787fee4a2f6c35b0d9f89b98"></a>GK_GFX801&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef" name="a13e9112ff7e4f43ca57811e8315558c0a52cffa5e9d2c393f73ef1a9fda9a66ef"></a>GK_GFX802&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961" name="a13e9112ff7e4f43ca57811e8315558c0a74066492470f26fc14c8f12619616961"></a>GK_GFX803&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c" name="a13e9112ff7e4f43ca57811e8315558c0aa4e784933a9c8cdaf518011c016dd68c"></a>GK_GFX810&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3" name="a13e9112ff7e4f43ca57811e8315558c0af70db43aa73cadb189ef73754d3fa0d3"></a>GK_GFX900&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4" name="a13e9112ff7e4f43ca57811e8315558c0a9cd8e5be875175b2d9624bd8c01e75a4"></a>GK_GFX902&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227" name="a13e9112ff7e4f43ca57811e8315558c0a5a6d7b2ad4d8aedc73ce73e4a9010227"></a>GK_GFX904&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3" name="a13e9112ff7e4f43ca57811e8315558c0ad5ec30fbe83c5e6ed4986249a1263af3"></a>GK_GFX906&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00" name="a13e9112ff7e4f43ca57811e8315558c0a216bf2708fee238d859ce9deb0e9bd00"></a>GK_GFX908&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6" name="a13e9112ff7e4f43ca57811e8315558c0a4aa806154467822b5f68095ba367eff6"></a>GK_GFX909&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b" name="a13e9112ff7e4f43ca57811e8315558c0ad91847f0315557cbaa80e134f41b126b"></a>GK_GFX1010&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5" name="a13e9112ff7e4f43ca57811e8315558c0af52d637bc791e67bcad28549446ef2f5"></a>GK_GFX1011&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d" name="a13e9112ff7e4f43ca57811e8315558c0abcd4e53544524c77b26e75b3324e6e2d"></a>GK_GFX1012&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a0af7c4fa5f04c90c04af24b475146443" name="a13e9112ff7e4f43ca57811e8315558c0a0af7c4fa5f04c90c04af24b475146443"></a>GK_GFX1030&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695" name="a13e9112ff7e4f43ca57811e8315558c0a3e6fe622ffae21b57fe5cbe73bf99695"></a>GK_AMDGCN_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38" name="a13e9112ff7e4f43ca57811e8315558c0adb2e894a6ca207b35edac4dc21d1ef38"></a>GK_AMDGCN_LAST&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="TargetParser_8h_source.html#l00037">37</a> of file <a class="el" href="TargetParser_8h_source.html">TargetParser.h</a>.</p>

</div>
</div>
<a id="ab7679ce5eab5937b9da9e7702aff8cc5" name="ab7679ce5eab5937b9da9e7702aff8cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7679ce5eab5937b9da9e7702aff8cc5">&#9670;&#160;</a></span>OperandType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#ab7679ce5eab5937b9da9e7702aff8cc5">llvm::AMDGPU::OperandType</a> : <a class="el" href="classunsigned.html">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8" name="ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"></a>OPERAND_REG_IMM_INT32&#160;</td><td class="fielddoc"><p>Operands with register or 32-bit immediate. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d" name="ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"></a>OPERAND_REG_IMM_INT64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101" name="ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"></a>OPERAND_REG_IMM_INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e" name="ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"></a>OPERAND_REG_IMM_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1" name="ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"></a>OPERAND_REG_IMM_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5" name="ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"></a>OPERAND_REG_IMM_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec" name="ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"></a>OPERAND_REG_IMM_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6" name="ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"></a>OPERAND_REG_IMM_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46" name="ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"></a>OPERAND_REG_INLINE_C_INT16&#160;</td><td class="fielddoc"><p>Operands with register or inline constant. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a" name="ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"></a>OPERAND_REG_INLINE_C_INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c" name="ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"></a>OPERAND_REG_INLINE_C_INT64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d" name="ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"></a>OPERAND_REG_INLINE_C_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794" name="ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"></a>OPERAND_REG_INLINE_C_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca" name="ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"></a>OPERAND_REG_INLINE_C_FP64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007" name="ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"></a>OPERAND_REG_INLINE_C_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be" name="ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"></a>OPERAND_REG_INLINE_C_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7" name="ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"></a>OPERAND_REG_INLINE_AC_INT16&#160;</td><td class="fielddoc"><p>Operands with an AccVGPR register or inline constant. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459" name="ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"></a>OPERAND_REG_INLINE_AC_INT32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5" name="ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"></a>OPERAND_REG_INLINE_AC_FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9" name="ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"></a>OPERAND_REG_INLINE_AC_FP32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c" name="ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"></a>OPERAND_REG_INLINE_AC_V2FP16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47" name="ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"></a>OPERAND_REG_INLINE_AC_V2INT16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9" name="ab7679ce5eab5937b9da9e7702aff8cc5a3fd1d76bc769c21d286735fc7f05ecb9"></a>OPERAND_REG_IMM_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640" name="ab7679ce5eab5937b9da9e7702aff8cc5acb42f4972af1b5b77b3802c10a125640"></a>OPERAND_REG_IMM_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928" name="ab7679ce5eab5937b9da9e7702aff8cc5ab97f2d7988929c809b508afb6c477928"></a>OPERAND_REG_INLINE_C_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3" name="ab7679ce5eab5937b9da9e7702aff8cc5a0e9a969116bf00b1ae8672243a743fb3"></a>OPERAND_REG_INLINE_C_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b" name="ab7679ce5eab5937b9da9e7702aff8cc5a6a94af9168cb0dc562da82cc18c0432b"></a>OPERAND_REG_INLINE_AC_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7" name="ab7679ce5eab5937b9da9e7702aff8cc5ac26a044324fb469414a0a9e8b139dcb7"></a>OPERAND_REG_INLINE_AC_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a" name="ab7679ce5eab5937b9da9e7702aff8cc5a5f53e66ffdcd70ad55a4bf78e485f76a"></a>OPERAND_SRC_FIRST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78" name="ab7679ce5eab5937b9da9e7702aff8cc5afbe953ff149274f4e4fdcb9495f0ee78"></a>OPERAND_SRC_LAST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d" name="ab7679ce5eab5937b9da9e7702aff8cc5ab0f83d3ae48a019dc05e1bc02e765c8d"></a>OPERAND_INPUT_MODS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1" name="ab7679ce5eab5937b9da9e7702aff8cc5aa7ac512d58391d54f005bed7d82c43f1"></a>OPERAND_SDWA_VOPC_DST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e" name="ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"></a>OPERAND_KIMM32&#160;</td><td class="fielddoc"><p>Operand with 32-bit immediate that uses the constant bus. </p>
</td></tr>
<tr><td class="fieldname"><a id="ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317" name="ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"></a>OPERAND_KIMM16&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIDefines_8h_source.html#l00125">125</a> of file <a class="el" href="SIDefines_8h_source.html">SIDefines.h</a>.</p>

</div>
</div>
<a id="abe1ffb7444626273ec47b5526acfdeec" name="abe1ffb7444626273ec47b5526acfdeec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1ffb7444626273ec47b5526acfdeec">&#9670;&#160;</a></span>TargetIndex</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#abe1ffb7444626273ec47b5526acfdeec">llvm::AMDGPU::TargetIndex</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd" name="abe1ffb7444626273ec47b5526acfdeecaf272dd7e3cb82c0cfe63d334df30b2bd"></a>TI_CONSTDATA_START&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777" name="abe1ffb7444626273ec47b5526acfdeecac29025755991987ce428f17a06249777"></a>TI_SCRATCH_RSRC_DWORD0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed" name="abe1ffb7444626273ec47b5526acfdeeca82f70483c4222cdb713853c39905d3ed"></a>TI_SCRATCH_RSRC_DWORD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72" name="abe1ffb7444626273ec47b5526acfdeecae8cfedcf88479cd7484e7342f2f2cc72"></a>TI_SCRATCH_RSRC_DWORD2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914" name="abe1ffb7444626273ec47b5526acfdeeca89d5abd5e008a11096b19f24eb566914"></a>TI_SCRATCH_RSRC_DWORD3&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="AMDGPU_8h_source.html#l00275">275</a> of file <a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a0fa106b93c4ca352414b24967b385e27" name="a0fa106b93c4ca352414b24967b385e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa106b93c4ca352414b24967b385e27">&#9670;&#160;</a></span>convertSMRDOffsetUnits()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t llvm::AMDGPU::convertSMRDOffsetUnits </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>ByteOffset</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01350">1350</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01324">hasSMEMByteOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01346">isDwordAligned()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01376">getSMRDEncodedLiteralOffset32()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01359">getSMRDEncodedOffset()</a>.</p>

</div>
</div>
<a id="ac9ad1c3b2c132bb923532658442fa53d" name="ac9ad1c3b2c132bb923532658442fa53d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ad1c3b2c132bb923532658442fa53d">&#9670;&#160;</a></span>decodeExpcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::decodeExpcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Expcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00666">666</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00682">decodeWaitcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00675">decodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5fb6ac70a302c2950012a955ef7b1d6a" name="a5fb6ac70a302c2950012a955ef7b1d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb6ac70a302c2950012a955ef7b1d6a">&#9670;&#160;</a></span>decodeLgkmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::decodeLgkmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00670">670</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00682">decodeWaitcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00675">decodeWaitcnt()</a>.</p>

</div>
</div>
<a id="aef5f5f2f99f041ac50a50e80446dd80c" name="aef5f5f2f99f041ac50a50e80446dd80c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5f5f2f99f041ac50a50e80446dd80c">&#9670;&#160;</a></span>decodeVmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::decodeVmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Decoded Vmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00654">654</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00682">decodeWaitcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00675">decodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5d4a37c23e1caabf8f64de0e64266f3a" name="a5d4a37c23e1caabf8f64de0e64266f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d4a37c23e1caabf8f64de0e64266f3a">&#9670;&#160;</a></span>decodeWaitcnt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> llvm::AMDGPU::decodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Encoded</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00682">682</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00666">decodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00670">decodeLgkmcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00654">decodeVmcnt()</a>.</p>

</div>
</div>
<a id="a0d3e0a75774a86f6c8302eee2dfe1326" name="a0d3e0a75774a86f6c8302eee2dfe1326"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3e0a75774a86f6c8302eee2dfe1326">&#9670;&#160;</a></span>decodeWaitcnt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::AMDGPU::decodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Vmcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Expcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Lgkmcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively. </p>
<p><code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> are decoded as follows: <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[3:0] (pre-gfx9 only) <code>Vmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[3:0] | <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[15:14] (gfx9+ only) <code>Expcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[6:4] <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[11:8] (pre-gfx10 only) <code>Lgkmcnt</code> = <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code>[13:8] (gfx10+ only) </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00675">675</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00666">decodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00670">decodeLgkmcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00654">decodeVmcnt()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01333">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="a7d9da1d38203f7899139c8dedb15d97c" name="a7d9da1d38203f7899139c8dedb15d97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d9da1d38203f7899139c8dedb15d97c">&#9670;&#160;</a></span>encodeExpcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeExpcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Expcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> with encoded <code>Expcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00701">701</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00712">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="ade75980e3c0b71d253a7381a15d8ed00" name="ade75980e3c0b71d253a7381a15d8ed00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade75980e3c0b71d253a7381a15d8ed00">&#9670;&#160;</a></span>encodeLgkmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeLgkmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Lgkmcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> with encoded <code>Lgkmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00706">706</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00712">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="ac95f41127d78da414e20eb091961726c" name="ac95f41127d78da414e20eb091961726c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95f41127d78da414e20eb091961726c">&#9670;&#160;</a></span>encodeVmcnt()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeVmcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Waitcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Vmcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> with encoded <code>Vmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00690">690</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00712">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a5f14260fd47f5c55b3d473291b81a302" name="a5f14260fd47f5c55b3d473291b81a302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f14260fd47f5c55b3d473291b81a302">&#9670;&#160;</a></span>encodeWaitcnt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Decoded</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00721">721</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00712">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a538a5f491696e8b8ef0987e3aaedbb37" name="a538a5f491696e8b8ef0987e3aaedbb37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538a5f491696e8b8ef0987e3aaedbb37">&#9670;&#160;</a></span>encodeWaitcnt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::encodeWaitcnt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Vmcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Expcnt</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Lgkmcnt</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>. </p>
<p><code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> are encoded as follows: <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[3:0] = <code>Vmcnt</code> (pre-gfx9 only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[3:0] = <code>Vmcnt</code>[3:0] (gfx9+ only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[6:4] = <code>Expcnt</code> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[11:8] = <code>Lgkmcnt</code> (pre-gfx10 only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[13:8] = <code>Lgkmcnt</code> (gfx10+ only) <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a>[15:14] = <code>Vmcnt</code>[5:4] (gfx9+ only)</p>
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> with encoded <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00712">712</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00701">encodeExpcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00706">encodeLgkmcnt()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00690">encodeVmcnt()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00641">getWaitcntBitMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00721">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a7af9698ef8e2fd0bdcafe8c664c52e9e" name="a7af9698ef8e2fd0bdcafe8c664c52e9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af9698ef8e2fd0bdcafe8c664c52e9e">&#9670;&#160;</a></span>fillValidArchListAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::AMDGPU::fillValidArchListAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Values</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00166">166</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.</p>

</div>
</div>
<a id="a1dacc9c15858a08654e406335cfeb803" name="a1dacc9c15858a08654e406335cfeb803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dacc9c15858a08654e406335cfeb803">&#9670;&#160;</a></span>fillValidArchListR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::AMDGPU::fillValidArchListR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Values</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00172">172</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.</p>

</div>
</div>
<a id="a5eb95c1fe12d25bcfe6d3b63f6148605" name="a5eb95c1fe12d25bcfe6d3b63f6148605"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb95c1fe12d25bcfe6d3b63f6148605">&#9670;&#160;</a></span>getAddr64Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getAddr64Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04851">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="abffe571058efed5bc48a2eecaf9eb8df" name="abffe571058efed5bc48a2eecaf9eb8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abffe571058efed5bc48a2eecaf9eb8df">&#9670;&#160;</a></span>getArchAttrAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getArchAttrAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a></td>          <td class="paramname"><span class="paramname"><em>AK</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00154">154</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00103">FEATURE_NONE</a>.</p>

</div>
</div>
<a id="ae5aa1b472c4fc8f27abc78861ad7e5a7" name="ae5aa1b472c4fc8f27abc78861ad7e5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5aa1b472c4fc8f27abc78861ad7e5a7">&#9670;&#160;</a></span>getArchAttrR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getArchAttrR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a></td>          <td class="paramname"><span class="paramname"><em>AK</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00160">160</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00103">FEATURE_NONE</a>.</p>

</div>
</div>
<a id="abdda436b916531b2103dbcc64325c1b9" name="abdda436b916531b2103dbcc64325c1b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdda436b916531b2103dbcc64325c1b9">&#9670;&#160;</a></span>getArchNameAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getArchNameAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a></td>          <td class="paramname"><span class="paramname"><em>AK</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00124">124</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00059">llvm::AMDGPUTargetStreamer::getArchNameFromElfMach()</a>.</p>

</div>
</div>
<a id="a00f426afe94474a8c7933eaa97f1db71" name="a00f426afe94474a8c7933eaa97f1db71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f426afe94474a8c7933eaa97f1db71">&#9670;&#160;</a></span>getArchNameR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getArchNameR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">GPUKind</a></td>          <td class="paramname"><span class="paramname"><em>AK</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00130">130</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00059">llvm::AMDGPUTargetStreamer::getArchNameFromElfMach()</a>.</p>

</div>
</div>
<a id="a5965cc6ae8985160e076a4391a4e1181" name="a5965cc6ae8985160e076a4391a4e1181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5965cc6ae8985160e076a4391a4e1181">&#9670;&#160;</a></span>getAtomicNoRetOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getAtomicNoRetOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l10942">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>.</p>

</div>
</div>
<a id="a483ff6bef53de568d2e98bb3f002d885" name="a483ff6bef53de568d2e98bb3f002d885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483ff6bef53de568d2e98bb3f002d885">&#9670;&#160;</a></span>getAtomicRetOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getAtomicRetOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c1c1787b89fe414c257245abd6642bb" name="a9c1c1787b89fe414c257245abd6642bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c1c1787b89fe414c257245abd6642bb">&#9670;&#160;</a></span>getBaseWithConstantOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::tuple&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; llvm::AMDGPU::getBaseWithConstantOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns Base register, constant offset, and offset def point. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">17</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html">AMDGPUGlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00366">llvm::getDefIgnoringCopies()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00332">llvm::MIPatternMatch::m_Copy()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00054">llvm::MIPatternMatch::m_ICst()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00023">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="Mem2Reg_8cpp_source.html#l00110">Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02418">computeIndirectRegIndex()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01304">setBufferOffsets()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03163">llvm::AMDGPULegalizerInfo::splitBufferOffsets()</a>.</p>

</div>
</div>
<a id="a08b135e0f9484354a83410d97d698b22" name="a08b135e0f9484354a83410d97d698b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08b135e0f9484354a83410d97d698b22">&#9670;&#160;</a></span>getBasicFromSDWAOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getBasicFromSDWAOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="abd78baff74c8d21b962d0ce8bc824882" name="abd78baff74c8d21b962d0ce8bc824882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd78baff74c8d21b962d0ce8bc824882">&#9670;&#160;</a></span>getCanonicalArchName()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::AMDGPU::getCanonicalArchName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>Arch</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4c95246ad0278e01cc6e03560005f0b" name="ac4c95246ad0278e01cc6e03560005f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4c95246ad0278e01cc6e03560005f0b">&#9670;&#160;</a></span>getCommuteOrig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getCommuteOrig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00845">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a id="a96286d8f7d90ece30046d826bbb71422" name="a96286d8f7d90ece30046d826bbb71422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96286d8f7d90ece30046d826bbb71422">&#9670;&#160;</a></span>getCommuteRev()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getCommuteRev </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00845">llvm::SIInstrInfo::commuteOpcode()</a>.</p>

</div>
</div>
<a id="adf4bf704a730b8d3f9ce8497eddf5aee" name="adf4bf704a730b8d3f9ce8497eddf5aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4bf704a730b8d3f9ce8497eddf5aee">&#9670;&#160;</a></span>getDefaultAmdhsaKernelDescriptor()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a> llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00537">537</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00042">AMDHSA_BITS_SET</a>, <a class="el" href="AMDHSAKernelDescriptor_8h_source.html#l00063">llvm::amdhsa::FLOAT_DENORM_MODE_FLUSH_NONE</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00177">getIsaVersion()</a>, and <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>.</p>

</div>
</div>
<a id="acdecc8efcaa50d1670ebeec58d2b7fd7" name="acdecc8efcaa50d1670ebeec58d2b7fd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdecc8efcaa50d1670ebeec58d2b7fd7">&#9670;&#160;</a></span>getDMaskIdx()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getDMaskIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>BaseOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumDefs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return index of dmask in an gMIR image intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html#l00045">45</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00194">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00193">llvm::AMDGPU::MIMGBaseOpcodeInfo::Store</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html#l00052">getImageVAddrIdxBegin()</a>.</p>

</div>
</div>
<a id="a2888339a06c839e6231a8391d379cc69" name="a2888339a06c839e6231a8391d379cc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2888339a06c839e6231a8391d379cc69">&#9670;&#160;</a></span>getDPPOp32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getDPPOp32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa214c98bde27112b9cec6bc4e1dba715" name="aa214c98bde27112b9cec6bc4e1dba715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa214c98bde27112b9cec6bc4e1dba715">&#9670;&#160;</a></span>getExpcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getExpcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Expcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00633">633</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01333">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="af9b193879809ccd5812dd91ec719fa1f" name="af9b193879809ccd5812dd91ec719fa1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9b193879809ccd5812dd91ec719fa1f">&#9670;&#160;</a></span>getGcnBufferFormatInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> * llvm::AMDGPU::getGcnBufferFormatInfo </td>
          <td>(</td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>BitsPerComp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>NumComponents</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>NumFormat</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01482">1482</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00983">isGFX10()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SILoadStoreOptimizer_8cpp_source.html#l00717">getBufferFormatWithCompCount()</a>.</p>

</div>
</div>
<a id="a7e6b695a4f4a36f151ce18252d4dde6f" name="a7e6b695a4f4a36f151ce18252d4dde6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e6b695a4f4a36f151ce18252d4dde6f">&#9670;&#160;</a></span>getGcnBufferFormatInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> * llvm::AMDGPU::getGcnBufferFormatInfo </td>
          <td>(</td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>Format</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01492">1492</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00983">isGFX10()</a>.</p>

</div>
</div>
<a id="a0a35ade96e14e74ae51d74559eeb2e5d" name="a0a35ade96e14e74ae51d74559eeb2e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a35ade96e14e74ae51d74559eeb2e5d">&#9670;&#160;</a></span>getGlobalSaddrOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getGlobalSaddrOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7672ecd68ad0182beb360a4453b51ba" name="af7672ecd68ad0182beb360a4453b51ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7672ecd68ad0182beb360a4453b51ba">&#9670;&#160;</a></span>getIfAddr64Inst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getIfAddr64Inst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="namespacellvm_1_1Check.html">Check</a> if <code>Opcode</code> is an Addr64 opcode. </p>
<dl class="section return"><dt>Returns</dt><dd><code>Opcode</code> if it is an Addr64 opcode, otherwise -1. </dd></dl>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04851">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a77090f92c19cefe532a4aeb7e7d7abff" name="a77090f92c19cefe532a4aeb7e7d7abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77090f92c19cefe532a4aeb7e7d7abff">&#9670;&#160;</a></span>getImageDimInstrinsicByBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> * llvm::AMDGPU::getImageDimInstrinsicByBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BaseOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Dim</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03675">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>.</p>

</div>
</div>
<a id="aed8a22d92c99b81842589d3cd66c7bee" name="aed8a22d92c99b81842589d3cd66c7bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8a22d92c99b81842589d3cd66c7bee">&#9670;&#160;</a></span>getImageDimIntrinsicInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> * llvm::AMDGPU::getImageDimIntrinsicInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Intr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00996">llvm::SITargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04149">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02754">llvm::AMDGPUInstructionSelector::select()</a>.</p>

</div>
</div>
<a id="a0756aa65e3aac0d78428a0f2cd098811" name="a0756aa65e3aac0d78428a0f2cd098811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0756aa65e3aac0d78428a0f2cd098811">&#9670;&#160;</a></span>getImageNumVAddr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; int, int &gt; llvm::AMDGPU::getImageNumVAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">AMDGPU::ImageDimIntrinsicInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>ImageDimIntr</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>BaseOpcode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return number of address arguments, and the number of gradients for an image intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html#l00032">32</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00202">llvm::AMDGPU::MIMGBaseOpcodeInfo::Coordinates</a>, <a class="el" href="#ad69abc53c68db78ad61f21abb89e7ea5">getMIMGDimInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00200">llvm::AMDGPU::MIMGBaseOpcodeInfo::Gradients</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00203">llvm::AMDGPU::MIMGBaseOpcodeInfo::LodOrClampOrMip</a>, and <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00199">llvm::AMDGPU::MIMGBaseOpcodeInfo::NumExtraArgs</a>.</p>

</div>
</div>
<a id="a09997d3669aed316b0afa9b85f00e1aa" name="a09997d3669aed316b0afa9b85f00e1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09997d3669aed316b0afa9b85f00e1aa">&#9670;&#160;</a></span>getImageVAddrIdxBegin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getImageVAddrIdxBegin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">AMDGPU::MIMGBaseOpcodeInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>BaseOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>NumDefs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return first address operand index in a gMIR image intrinsic. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html#l00052">52</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html">AMDGPUGlobalISelUtils.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00194">llvm::AMDGPU::MIMGBaseOpcodeInfo::Atomic</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00195">llvm::AMDGPU::MIMGBaseOpcodeInfo::AtomicX2</a>, and <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html#l00045">getDMaskIdx()</a>.</p>

</div>
</div>
<a id="a7b581c7318ec95ec6176a880d45a6f62" name="a7b581c7318ec95ec6176a880d45a6f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b581c7318ec95ec6176a880d45a6f62">&#9670;&#160;</a></span>getInitialPSInputAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getInitialPSInputAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>F</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00903">903</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00584">getIntegerAttribute()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00030">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo()</a>.</p>

</div>
</div>
<a id="a34bedf6819d66a1319b6509e6a0f14a1" name="a34bedf6819d66a1319b6509e6a0f14a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34bedf6819d66a1319b6509e6a0f14a1">&#9670;&#160;</a></span>getIntegerAttribute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::AMDGPU::getIntegerAttribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>F</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>Name</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>Default</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Integer value requested using <code>F's</code> <code>Name</code> attribute.</dd>
<dd>
<code>Default</code> if attribute is not present.</dd>
<dd>
<code>Default</code> and emits error if requested value cannot be converted to integer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00584">584</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00260">llvm::LLVMContext::emitError()</a>, <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="StringRef_8h_source.html#l00511">llvm::StringRef::getAsInteger()</a>, and <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00221">Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8h_source.html#l00247">llvm::AMDGPUSubtarget::getImplicitArgNumBytes()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00903">getInitialPSInputAddr()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00646">llvm::GCNSubtarget::getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00696">llvm::GCNSubtarget::getMaxNumVGPRs()</a>, and <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00106">llvm::AMDGPUTTIImpl::getUnrollingPreferences()</a>.</p>

</div>
</div>
<a id="a272fc2c1f64096529cd75dbf22890148" name="a272fc2c1f64096529cd75dbf22890148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a272fc2c1f64096529cd75dbf22890148">&#9670;&#160;</a></span>getIntegerPairAttribute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; int, int &gt; llvm::AMDGPU::getIntegerPairAttribute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>F</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>Name</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::pair&lt; int, int &gt;</td>          <td class="paramname"><span class="paramname"><em>Default</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>OnlyFirstRequired</em><span class="paramdefsep"> = </span><span class="paramdefval">false</span></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>A pair of integer values requested using <code>F's</code> <code>Name</code> attribute in "first[,second]" format ("second" is optional unless <code>OnlyFirstRequired</code> is false).</dd>
<dd>
<code>Default</code> if attribute is not present.</dd>
<dd>
<code>Default</code> and emits error if one of the requested values cannot be converted to integer, or <code>OnlyFirstRequired</code> is false and "second" value is not present. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00599">599</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, and <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00221">Name</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00376">llvm::AMDGPUSubtarget::getFlatWorkGroupSizes()</a>, and <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00399">llvm::AMDGPUSubtarget::getWavesPerEU()</a>.</p>

</div>
</div>
<a id="a4c450943f424116a9b6b9a3db451af6c" name="a4c450943f424116a9b6b9a3db451af6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c450943f424116a9b6b9a3db451af6c">&#9670;&#160;</a></span>getIsaVersion()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">AMDGPU::IsaVersion</a> llvm::AMDGPU::getIsaVersion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>GPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00177">177</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetParser_8h_source.html#l00084">GK_GFX1010</a>, <a class="el" href="TargetParser_8h_source.html#l00085">GK_GFX1011</a>, <a class="el" href="TargetParser_8h_source.html#l00086">GK_GFX1012</a>, <a class="el" href="TargetParser_8h_source.html#l00087">GK_GFX1030</a>, <a class="el" href="TargetParser_8h_source.html#l00063">GK_GFX600</a>, <a class="el" href="TargetParser_8h_source.html#l00064">GK_GFX601</a>, <a class="el" href="TargetParser_8h_source.html#l00066">GK_GFX700</a>, <a class="el" href="TargetParser_8h_source.html#l00067">GK_GFX701</a>, <a class="el" href="TargetParser_8h_source.html#l00068">GK_GFX702</a>, <a class="el" href="TargetParser_8h_source.html#l00069">GK_GFX703</a>, <a class="el" href="TargetParser_8h_source.html#l00070">GK_GFX704</a>, <a class="el" href="TargetParser_8h_source.html#l00072">GK_GFX801</a>, <a class="el" href="TargetParser_8h_source.html#l00073">GK_GFX802</a>, <a class="el" href="TargetParser_8h_source.html#l00074">GK_GFX803</a>, <a class="el" href="TargetParser_8h_source.html#l00075">GK_GFX810</a>, <a class="el" href="TargetParser_8h_source.html#l00077">GK_GFX900</a>, <a class="el" href="TargetParser_8h_source.html#l00078">GK_GFX902</a>, <a class="el" href="TargetParser_8h_source.html#l00079">GK_GFX904</a>, <a class="el" href="TargetParser_8h_source.html#l00080">GK_GFX906</a>, <a class="el" href="TargetParser_8h_source.html#l00081">GK_GFX908</a>, <a class="el" href="TargetParser_8h_source.html#l00082">GK_GFX909</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00136">parseArchAMDGCN()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00260">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00131">llvm::AMDGPUAsmPrinter::emitStartOfAsmFile()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00357">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00537">getDefaultAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00386">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00369">llvm::AMDGPU::IsaInfo::getMinNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00403">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00337">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00350">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00501">initDefaultAMDKernelCodeT()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01333">llvm::AMDGPUInstPrinter::printWaitFlag()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00239">llvm::AMDGPU::IsaInfo::streamIsaVersion()</a>.</p>

</div>
</div>
<a id="a906595c44094cbae6a0cca1b1a8b1304" name="a906595c44094cbae6a0cca1b1a8b1304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906595c44094cbae6a0cca1b1a8b1304">&#9670;&#160;</a></span>getLgkmcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getLgkmcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Lgkmcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00637">637</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01333">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="aeb7e711869d94366080bcf9e7b8b1382" name="aeb7e711869d94366080bcf9e7b8b1382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb7e711869d94366080bcf9e7b8b1382">&#9670;&#160;</a></span>getMaskedMIMGOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMaskedMIMGOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>NewChannels</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00126">126</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#a0b5b29d1275f84b9e530fd2419cc03ac">getMIMGInfo()</a>.</p>

</div>
</div>
<a id="ad079e8a6a0505ccce0ad2463d95aff73" name="ad079e8a6a0505ccce0ad2463d95aff73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad079e8a6a0505ccce0ad2463d95aff73">&#9670;&#160;</a></span>getMCOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMCOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Gen</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00233">233</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06873">llvm::SIInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="ab1b1fa0e6e5c1b25ef79b0f7c121a6c1" name="ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">&#9670;&#160;</a></span>getMCReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getMCReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01061">1061</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00300">llvm::Triple::getArch()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00104">llvm::MCSubtargetInfo::getTargetTriple()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01013">MAP_REG2REG</a>, <a class="el" href="Triple_8h_source.html#l00068">llvm::Triple::r600</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00630">llvm::AMDGPUDisassembler::createRegOperand()</a>.</p>

</div>
</div>
<a id="a24d61cb89681748611eb5dcad1fa9e08" name="a24d61cb89681748611eb5dcad1fa9e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d61cb89681748611eb5dcad1fa9e08">&#9670;&#160;</a></span>getMIMGBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> * llvm::AMDGPU::getMIMGBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00121">121</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="#ae1884e3318cb1f8a4465b1b4bd4d9827">getMIMGBaseOpcodeInfo()</a>, and <a class="el" href="#a0b5b29d1275f84b9e530fd2419cc03ac">getMIMGInfo()</a>.</p>

</div>
</div>
<a id="ae1884e3318cb1f8a4465b1b4bd4d9827" name="ae1884e3318cb1f8a4465b1b4bd4d9827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1884e3318cb1f8a4465b1b4bd4d9827">&#9670;&#160;</a></span>getMIMGBaseOpcodeInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> * llvm::AMDGPU::getMIMGBaseOpcodeInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BaseOpcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00121">getMIMGBaseOpcode()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00996">llvm::SITargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03675">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ad69abc53c68db78ad61f21abb89e7ea5" name="ad69abc53c68db78ad61f21abb89e7ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69abc53c68db78ad61f21abb89e7ea5">&#9670;&#160;</a></span>getMIMGDimInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> * llvm::AMDGPU::getMIMGDimInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>DimEnum</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUGlobalISelUtils_8h_source.html#l00032">getImageNumVAddr()</a>.</p>

</div>
</div>
<a id="a98923a223372aac9b7bbd61fde6142ab" name="a98923a223372aac9b7bbd61fde6142ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98923a223372aac9b7bbd61fde6142ab">&#9670;&#160;</a></span>getMIMGDimInfoByAsmSuffix()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> * llvm::AMDGPU::getMIMGDimInfoByAsmSuffix </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>AsmSuffix</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7967181b077a4a08f5baf9950e30660d" name="a7967181b077a4a08f5baf9950e30660d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7967181b077a4a08f5baf9950e30660d">&#9670;&#160;</a></span>getMIMGDimInfoByEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> * llvm::AMDGPU::getMIMGDimInfoByEncoding </td>
          <td>(</td>
          <td class="paramtype">uint8_t</td>          <td class="paramname"><span class="paramname"><em>DimEnc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a03ae61d27fd3e265ad881a31a75b49f3" name="a03ae61d27fd3e265ad881a31a75b49f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ae61d27fd3e265ad881a31a75b49f3">&#9670;&#160;</a></span>getMIMGG16MappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGG16MappingInfo.html">MIMGG16MappingInfo</a> * llvm::AMDGPU::getMIMGG16MappingInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>G</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b5b29d1275f84b9e530fd2419cc03ac" name="a0b5b29d1275f84b9e530fd2419cc03ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5b29d1275f84b9e530fd2419cc03ac">&#9670;&#160;</a></span>getMIMGInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGInfo.html">MIMGInfo</a> * llvm::AMDGPU::getMIMGInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00126">getMaskedMIMGOp()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00121">getMIMGBaseOpcode()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="aba47721658d57105018b536073ff5b65" name="aba47721658d57105018b536073ff5b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba47721658d57105018b536073ff5b65">&#9670;&#160;</a></span>getMIMGLZMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGLZMappingInfo.html">MIMGLZMappingInfo</a> * llvm::AMDGPU::getMIMGLZMappingInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>L</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03675">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a4d00fb8f6d351e866977b0209c47ac8f" name="a4d00fb8f6d351e866977b0209c47ac8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d00fb8f6d351e866977b0209c47ac8f">&#9670;&#160;</a></span>getMIMGMIPMappingInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGMIPMappingInfo.html">MIMGMIPMappingInfo</a> * llvm::AMDGPU::getMIMGMIPMappingInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MIP</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l03675">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>.</p>

</div>
</div>
<a id="a176f799037e98f7743008924c4b72266" name="a176f799037e98f7743008924c4b72266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176f799037e98f7743008924c4b72266">&#9670;&#160;</a></span>getMIMGOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMIMGOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BaseOpcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>MIMGEncoding</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VDataDwords</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VAddrDwords</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00114">114</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>.</p>

</div>
</div>
<a id="a688f3c46ebc34c00ea80c22c15a0b0c1" name="a688f3c46ebc34c00ea80c22c15a0b0c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a688f3c46ebc34c00ea80c22c15a0b0c1">&#9670;&#160;</a></span>getMTBUFBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMTBUFBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00165">165</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a23d9368d9915a85d5b54f9e0eda046dd" name="a23d9368d9915a85d5b54f9e0eda046dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d9368d9915a85d5b54f9e0eda046dd">&#9670;&#160;</a></span>getMTBUFElements()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMTBUFElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00175">175</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a4d33ed416833f75e97045b3ce8380132" name="a4d33ed416833f75e97045b3ce8380132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d33ed416833f75e97045b3ce8380132">&#9670;&#160;</a></span>getMTBUFHasSoffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMTBUFHasSoffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00190">190</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a181d2e596332f4062206a62830426b86" name="a181d2e596332f4062206a62830426b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181d2e596332f4062206a62830426b86">&#9670;&#160;</a></span>getMTBUFHasSrsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMTBUFHasSrsrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00185">185</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="aee6b630ac15f65f731a072177d51207c" name="aee6b630ac15f65f731a072177d51207c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee6b630ac15f65f731a072177d51207c">&#9670;&#160;</a></span>getMTBUFHasVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMTBUFHasVAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00180">180</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a9c26c5e0b091dffd780ac854e30a2d40" name="a9c26c5e0b091dffd780ac854e30a2d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c26c5e0b091dffd780ac854e30a2d40">&#9670;&#160;</a></span>getMTBUFOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMTBUFOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BaseOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Elements</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00170">170</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a5f0dcf0fee31f552637de794eef6696e" name="a5f0dcf0fee31f552637de794eef6696e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f0dcf0fee31f552637de794eef6696e">&#9670;&#160;</a></span>getMUBUFBaseOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFBaseOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00195">195</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="af8ef23452a5c4ddf85e45cc9884ea3f4" name="af8ef23452a5c4ddf85e45cc9884ea3f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8ef23452a5c4ddf85e45cc9884ea3f4">&#9670;&#160;</a></span>getMUBUFElements()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFElements </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00205">205</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="aa303bfa4cd838f547ba84ab62cd93c95" name="aa303bfa4cd838f547ba84ab62cd93c95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa303bfa4cd838f547ba84ab62cd93c95">&#9670;&#160;</a></span>getMUBUFHasSoffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMUBUFHasSoffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00220">220</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="afd9dbd4307d57a7043f5412176674de4" name="afd9dbd4307d57a7043f5412176674de4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9dbd4307d57a7043f5412176674de4">&#9670;&#160;</a></span>getMUBUFHasSrsrc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMUBUFHasSrsrc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00215">215</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a723087d5f4635793f28b71ee6cdafecd" name="a723087d5f4635793f28b71ee6cdafecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723087d5f4635793f28b71ee6cdafecd">&#9670;&#160;</a></span>getMUBUFHasVAddr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getMUBUFHasVAddr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00210">210</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a641126a568d13cf23339e3f87203e4df" name="a641126a568d13cf23339e3f87203e4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a641126a568d13cf23339e3f87203e4df">&#9670;&#160;</a></span>getMUBUFNoLdsInst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFNoLdsInst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55c87ec01cfedf7c509d68763d1e0ac3" name="a55c87ec01cfedf7c509d68763d1e0ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55c87ec01cfedf7c509d68763d1e0ac3">&#9670;&#160;</a></span>getMUBUFOpcode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getMUBUFOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>BaseOpc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Elements</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00200">200</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="a27efe1286cc31f5fc95355af30b0356c" name="a27efe1286cc31f5fc95355af30b0356c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27efe1286cc31f5fc95355af30b0356c">&#9670;&#160;</a></span>getNamedOperandIdx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int16_t llvm::AMDGPU::getNamedOperandIdx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>NamedIdx</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l10942">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00156">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03366">llvm::SIInstrInfo::buildShrunkInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01877">llvm::SIInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00463">llvm::AMDGPUDisassembler::convertDPP8Inst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00443">llvm::AMDGPUDisassembler::convertSDWAInst()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02867">llvm::SIInstrInfo::convertToThreeAddress()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01210">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01935">llvm::SIInstrInfo::findCommutedOpIndices()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02531">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00426">llvm::SIRegisterInfo::getFrameIndexInstrOffset()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00279">llvm::AMDGPUDisassembler::getInstruction()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06499">llvm::SIInstrInfo::getInstSizeInBytes()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00271">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00418">llvm::SIRegisterInfo::getMUBUFInstrOffset()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00927">llvm::SIInstrInfo::getNamedImmOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06372">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03272">llvm::SIInstrInfo::hasModifiers()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00078">insertNamedMCOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06779">llvm::SIInstrInfo::isBufferSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03231">llvm::SIInstrInfo::isImmOperandLegal()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00093">isSendMsgTraceDataOrGDS()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00269">isValidDPP8()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04851">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04350">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04462">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00113">nodesHaveSameOperandValue()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02517">removeModOperands()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03499">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="adaba9e2411db319b71f55d54ad0276c2" name="adaba9e2411db319b71f55d54ad0276c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaba9e2411db319b71f55d54ad0276c2">&#9670;&#160;</a></span>getOperandSize() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Desc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00636">636</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00600">getOperandSize()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::OpInfo</a>.</p>

</div>
</div>
<a id="adddee5b33e7c032620042dfdb9fa1634" name="adddee5b33e7c032620042dfdb9fa1634"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adddee5b33e7c032620042dfdb9fa1634">&#9670;&#160;</a></span>getOperandSize() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpInfo</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00600">600</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="SIDefines_8h_source.html#l00132">OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00130">OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00131">OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00129">OPERAND_REG_IMM_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00127">OPERAND_REG_IMM_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00128">OPERAND_REG_IMM_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00133">OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00134">OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00149">OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00150">OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00147">OPERAND_REG_INLINE_AC_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00148">OPERAND_REG_INLINE_AC_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00151">OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00152">OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00140">OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00141">OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00142">OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00137">OPERAND_REG_INLINE_C_INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00138">OPERAND_REG_INLINE_C_INT32</a>, <a class="el" href="SIDefines_8h_source.html#l00139">OPERAND_REG_INLINE_C_INT64</a>, <a class="el" href="SIDefines_8h_source.html#l00143">OPERAND_REG_INLINE_C_V2FP16</a>, and <a class="el" href="SIDefines_8h_source.html#l00144">OPERAND_REG_INLINE_C_V2INT16</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00636">getOperandSize()</a>.</p>

</div>
</div>
<a id="a66660cdfdd20a89a328844f1396a4269" name="a66660cdfdd20a89a328844f1396a4269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66660cdfdd20a89a328844f1396a4269">&#9670;&#160;</a></span>getRegBitWidth() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getRegBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of a register from the register class <code>RC</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01186">1186</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00047">llvm::MCRegisterClass::getID()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01121">getRegBitWidth()</a>.</p>

</div>
</div>
<a id="a4d8680fb761cf1d88232de86f8fcecba" name="a4d8680fb761cf1d88232de86f8fcecba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d8680fb761cf1d88232de86f8fcecba">&#9670;&#160;</a></span>getRegBitWidth() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getRegBitWidth </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RCID</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the size in bits of a register from the register class <code>RC</code>. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01121">1121</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02330">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01186">getRegBitWidth()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01190">getRegOperandSize()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l01721">llvm::SIRegisterInfo::getRegSplitParts()</a>.</p>

</div>
</div>
<a id="a0b6787b5a5707dd03d00d305247873fe" name="a0b6787b5a5707dd03d00d305247873fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b6787b5a5707dd03d00d305247873fe">&#9670;&#160;</a></span>getRegOperandSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getRegOperandSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Desc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get size of register operand. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01190">1190</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01121">getRegBitWidth()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::OpInfo</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00080">llvm::MCOperandInfo::RegClass</a>.</p>

</div>
</div>
<a id="a721c83954a20f8b52f471cbafe2458bb" name="a721c83954a20f8b52f471cbafe2458bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721c83954a20f8b52f471cbafe2458bb">&#9670;&#160;</a></span>getSDWAOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getSDWAOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a406d4769ffa44a11df136d3ccd08e873" name="a406d4769ffa44a11df136d3ccd08e873"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a406d4769ffa44a11df136d3ccd08e873">&#9670;&#160;</a></span>getSMEMIsBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::getSMEMIsBuffer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00225">225</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a80c40a8423e8e22561da6f6215db9952" name="a80c40a8423e8e22561da6f6215db9952"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c40a8423e8e22561da6f6215db9952">&#9670;&#160;</a></span>getSMRDEncodedLiteralOffset32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; llvm::AMDGPU::getSMRDEncodedLiteralOffset32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>ByteOffset</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The encoding that can be used for a 32-bit literal offset in an SMRD instruction. This is only useful on CI.s </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01376">1376</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01350">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00971">isCI()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01346">isDwordAligned()</a>, <a class="el" href="MathExtras_8h_source.html#l00412">llvm::isUInt&lt; 32 &gt;()</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="a80380f62f4cbf7ddccc3deaeb206f5e7" name="a80380f62f4cbf7ddccc3deaeb206f5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80380f62f4cbf7ddccc3deaeb206f5e7">&#9670;&#160;</a></span>getSMRDEncodedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt; llvm::AMDGPU::getSMRDEncodedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>ByteOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsBuffer</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>The encoding that will be used for <code>ByteOffset</code> in the SMRD offset field, or None if it won't fit. On GFX9 and GFX10 S_LOAD instructions have a signed offset, on other subtargets it is unsigned. S_BUFFER has an unsigned offset for all subtargets. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01359">1359</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01350">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01324">hasSMEMByteOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01328">hasSMRDSignedImmOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01346">isDwordAligned()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01332">isLegalSMRDEncodedUnsignedOffset()</a>, and <a class="el" href="None_8h_source.html#l00023">llvm::None</a>.</p>

</div>
</div>
<a id="a0b3f411f0032973ee08934a9d8611c8d" name="a0b3f411f0032973ee08934a9d8611c8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3f411f0032973ee08934a9d8611c8d">&#9670;&#160;</a></span>getSOPKOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getSOPKOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd28629781d92cc2a72eb6289e2db47c" name="afd28629781d92cc2a72eb6289e2db47c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd28629781d92cc2a72eb6289e2db47c">&#9670;&#160;</a></span>getSOPPWithRelaxation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getSOPPWithRelaxation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40d7434499e43e3d3f9c5d22bc7546f" name="af40d7434499e43e3d3f9c5d22bc7546f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40d7434499e43e3d3f9c5d22bc7546f">&#9670;&#160;</a></span>getVCMPXNoSDstOp()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getVCMPXNoSDstOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84f97b2884502eab6b0196da9e29e178" name="a84f97b2884502eab6b0196da9e29e178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84f97b2884502eab6b0196da9e29e178">&#9670;&#160;</a></span>getVmcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getVmcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>Vmcnt bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00624">624</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l01333">llvm::AMDGPUInstPrinter::printWaitFlag()</a>.</p>

</div>
</div>
<a id="a17fda9e2f2cb60c24bfdec02d7793b86" name="a17fda9e2f2cb60c24bfdec02d7793b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17fda9e2f2cb60c24bfdec02d7793b86">&#9670;&#160;</a></span>getVOPe32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getVOPe32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03264">llvm::SIInstrInfo::hasVALU32BitEncoding()</a>.</p>

</div>
</div>
<a id="ab0ccda834736fa549ceccbbb9d4aa340" name="ab0ccda834736fa549ceccbbb9d4aa340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ccda834736fa549ceccbbb9d4aa340">&#9670;&#160;</a></span>getVOPe64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> int llvm::AMDGPU::getVOPe64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint16__t.html">uint16_t</a></td>          <td class="paramname"><span class="paramname"><em>Opcode</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03742">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>.</p>

</div>
</div>
<a id="a602bf9c2a80b4f1561e755b693886e25" name="a602bf9c2a80b4f1561e755b693886e25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a602bf9c2a80b4f1561e755b693886e25">&#9670;&#160;</a></span>getWaitcntBitMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::getWaitcntBitMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Version</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> bit mask for given isa <code>Version</code>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00641">641</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00712">encodeWaitcnt()</a>.</p>

</div>
</div>
<a id="a9adcf3cabdbd72a34b34f13f2826314b" name="a9adcf3cabdbd72a34b34f13f2826314b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9adcf3cabdbd72a34b34f13f2826314b">&#9670;&#160;</a></span>hasG16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasG16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00959">959</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a98f3297011ab8da601c7cce576c3353f" name="a98f3297011ab8da601c7cce576c3353f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f3297011ab8da601c7cce576c3353f">&#9670;&#160;</a></span>hasGFX10_3Insts()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasGFX10_3Insts </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00995">995</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00310">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00439">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule()</a>.</p>

</div>
</div>
<a id="a62c58dd400c77cb89867c5bda62a140b" name="a62c58dd400c77cb89867c5bda62a140b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c58dd400c77cb89867c5bda62a140b">&#9670;&#160;</a></span>hasGFX10A16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasGFX10A16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00955">955</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a9896067acfdb72b73caeb1ede75c9479" name="a9896067acfdb72b73caeb1ede75c9479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9896067acfdb72b73caeb1ede75c9479">&#9670;&#160;</a></span>hasMIMG_R128()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasMIMG_R128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00951">951</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

</div>
</div>
<a id="a3856884676648fe8f7af93f6c5e60e1f" name="a3856884676648fe8f7af93f6c5e60e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3856884676648fe8f7af93f6c5e60e1f">&#9670;&#160;</a></span>hasPackedD16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasPackedD16 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00963">963</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00484">llvm::AMDGPUDisassembler::convertMIMGInst()</a>.</p>

</div>
</div>
<a id="a138245e67e795c1b5314eb9847d2c2ca" name="a138245e67e795c1b5314eb9847d2c2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138245e67e795c1b5314eb9847d2c2ca">&#9670;&#160;</a></span>hasSMEMByteOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasSMEMByteOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01324">1324</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00987">isGCN3Encoding()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00983">isGFX10()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01350">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01359">getSMRDEncodedOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01332">isLegalSMRDEncodedUnsignedOffset()</a>.</p>

</div>
</div>
<a id="a11084c8c4a93e41ff07a332c505f5b46" name="a11084c8c4a93e41ff07a332c505f5b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11084c8c4a93e41ff07a332c505f5b46">&#9670;&#160;</a></span>hasSMRDSignedImmOffset()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasSMRDSignedImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01328">1328</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00983">isGFX10()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00979">isGFX9()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01359">getSMRDEncodedOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01338">isLegalSMRDEncodedSignedOffset()</a>.</p>

</div>
</div>
<a id="a6ce57c75a70c3b721b00dede60435d7a" name="a6ce57c75a70c3b721b00dede60435d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ce57c75a70c3b721b00dede60435d7a">&#9670;&#160;</a></span>hasSRAMECC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasSRAMECC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00947">947</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00398">llvm::AMDGPUTargetELFStreamer::AMDGPUTargetELFStreamer()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00239">llvm::AMDGPU::IsaInfo::streamIsaVersion()</a>.</p>

</div>
</div>
<a id="a4db49adcedbc90eef2e5c105510f7811" name="a4db49adcedbc90eef2e5c105510f7811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db49adcedbc90eef2e5c105510f7811">&#9670;&#160;</a></span>hasXNACK()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::hasXNACK </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00943">943</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00398">llvm::AMDGPUTargetELFStreamer::AMDGPUTargetELFStreamer()</a>, <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00260">llvm::AMDGPUTargetAsmStreamer::EmitAmdhsaKernelDescriptor()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00218">llvm::AMDGPUAsmPrinter::emitFunctionBodyEnd()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00239">llvm::AMDGPU::IsaInfo::streamIsaVersion()</a>.</p>

</div>
</div>
<a id="a298e739dde06173007b96fbd230a4c42" name="a298e739dde06173007b96fbd230a4c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298e739dde06173007b96fbd230a4c42">&#9670;&#160;</a></span>initDefaultAMDKernelCodeT()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> llvm::AMDGPU::initDefaultAMDKernelCodeT </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AMDKernelCodeT_8h.html#a62f15c19bc812086ff4b2a6f1347fc82">amd_kernel_code_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Header</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>STI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00501">501</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDKernelCodeT_8h_source.html#l00131">AMD_CODE_PROPERTY_ENABLE_WAVEFRONT_SIZE32</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00531">amd_kernel_code_s::amd_kernel_code_version_major</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00532">amd_kernel_code_s::amd_kernel_code_version_minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00533">amd_kernel_code_s::amd_machine_kind</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00534">amd_kernel_code_s::amd_machine_version_major</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00535">amd_kernel_code_s::amd_machine_version_minor</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00536">amd_kernel_code_s::amd_machine_version_stepping</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00649">amd_kernel_code_s::call_convention</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00566">amd_kernel_code_s::code_properties</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00562">amd_kernel_code_s::compute_pgm_resource_registers</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00105">llvm::MCSubtargetInfo::getCPU()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>, <a class="el" href="TargetParser_8cpp_source.html#l00177">getIsaVersion()</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00639">amd_kernel_code_s::group_segment_alignment</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00638">amd_kernel_code_s::kernarg_segment_alignment</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00548">amd_kernel_code_s::kernel_code_entry_byte_offset</a>, <a class="el" href="AMDKernelCodeT_8h_source.html#l00640">amd_kernel_code_s::private_segment_alignment</a>, <a class="el" href="SIDefines_8h_source.html#l00603">S_00B848_MEM_ORDERED</a>, <a class="el" href="SIDefines_8h_source.html#l00600">S_00B848_WGP_MODE</a>, <a class="el" href="SubtargetFeature_8h_source.html#l00090">llvm::FeatureBitset::test()</a>, and <a class="el" href="AMDKernelCodeT_8h_source.html#l00647">amd_kernel_code_s::wavefront_size</a>.</p>

</div>
</div>
<a id="a5d7d70152f1d904df03f92ba26418387" name="a5d7d70152f1d904df03f92ba26418387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7d70152f1d904df03f92ba26418387">&#9670;&#160;</a></span>isArgPassedInSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isArgPassedInSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *</td>          <td class="paramname"><span class="paramname"><em>A</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01298">1298</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00202">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00218">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00226">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00199">llvm::CallingConv::AMDGPU_VS</a>, <a class="el" href="MD5_8cpp_source.html#l00056">F</a>, <a class="el" href="GlobalValue_8h_source.html#l00572">llvm::GlobalValue::getParent()</a>, and <a class="el" href="CallingConv_8h_source.html#l00147">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00031">llvm::AMDGPUInstrInfo::isUniformMMO()</a>.</p>

</div>
</div>
<a id="ade135e9169df98a7457505a0ea5b6179" name="ade135e9169df98a7457505a0ea5b6179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade135e9169df98a7457505a0ea5b6179">&#9670;&#160;</a></span>isCI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isCI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00971">971</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00739">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01376">getSMRDEncodedLiteralOffset32()</a>.</p>

</div>
</div>
<a id="a5688c3d8cf734f824f2637b7bc91e2cb" name="a5688c3d8cf734f824f2637b7bc91e2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5688c3d8cf734f824f2637b7bc91e2cb">&#9670;&#160;</a></span>isCompute()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isCompute </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>cc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00922">922</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00907">isShader()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00737">llvm::AMDGPU::SIModeRegisterDefaults::getDefaultForCallingConv()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00213">llvm::R600InstrInfo::usesTextureCache()</a>, and <a class="el" href="R600InstrInfo_8cpp_source.html#l00203">llvm::R600InstrInfo::usesVertexCache()</a>.</p>

</div>
</div>
<a id="a6429ba68eaedb58a49168faf19012fb2" name="a6429ba68eaedb58a49168faf19012fb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6429ba68eaedb58a49168faf19012fb2">&#9670;&#160;</a></span>isDwordAligned()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isDwordAligned </td>
          <td>(</td>
          <td class="paramtype">uint64_t</td>          <td class="paramname"><span class="paramname"><em>ByteOffset</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01346">1346</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01350">convertSMRDOffsetUnits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01376">getSMRDEncodedLiteralOffset32()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01359">getSMRDEncodedOffset()</a>.</p>

</div>
</div>
<a id="a3c65c76a817d60e322ff750366674a92" name="a3c65c76a817d60e322ff750366674a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c65c76a817d60e322ff750366674a92">&#9670;&#160;</a></span>isEntryFunctionCC()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isEntryFunctionCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00926">926</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00202">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00218">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, <a class="el" href="CallingConv_8h_source.html#l00226">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, <a class="el" href="CallingConv_8h_source.html#l00199">llvm::CallingConv::AMDGPU_VS</a>, and <a class="el" href="CallingConv_8h_source.html#l00147">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02359">llvm::SITargetLowering::CanLowerReturn()</a>, <a class="el" href="AMDGPUPerfHintAnalysis_8cpp_source.html#l00063">INITIALIZE_PASS()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00651">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02131">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02778">llvm::SITargetLowering::mayBeEmittedAsTailCall()</a>, and <a class="el" href="AMDGPUTargetMachine_8cpp_source.html#l00418">mustPreserveGV()</a>.</p>

</div>
</div>
<a id="af37a742496910c789120ff65389400c6" name="af37a742496910c789120ff65389400c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af37a742496910c789120ff65389400c6">&#9670;&#160;</a></span>isFoldableLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isFoldableLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasInv2Pi</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01285">1285</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MathExtras_8h_source.html#l00409">llvm::isUInt&lt; 16 &gt;()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

</div>
</div>
<a id="a00cd25f8d9ef48abfa9b651262d6c741" name="a00cd25f8d9ef48abfa9b651262d6c741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cd25f8d9ef48abfa9b651262d6c741">&#9670;&#160;</a></span>isGCN3Encoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGCN3Encoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00987">987</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01324">hasSMEMByteOffset()</a>.</p>

</div>
</div>
<a id="a27e5626ce22d0cd09916837dc88b7efe" name="a27e5626ce22d0cd09916837dc88b7efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e5626ce22d0cd09916837dc88b7efe">&#9670;&#160;</a></span>isGFX10()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGFX10 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00983">983</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00330">llvm::AMDGPUAsmPrinter::doFinalization()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00283">llvm::AMDGPU::IsaInfo::getEUsPerCU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01482">getGcnBufferFormatInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01492">getGcnBufferFormatInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00739">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00310">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00461">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01324">hasSMEMByteOffset()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01328">hasSMRDSignedImmOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00804">llvm::AMDGPU::SendMsg::isValidMsgId()</a>.</p>

</div>
</div>
<a id="a03038e2ec3d91a361fbbb066e575de9a" name="a03038e2ec3d91a361fbbb066e575de9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03038e2ec3d91a361fbbb066e575de9a">&#9670;&#160;</a></span>isGFX10_BEncoding()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGFX10_BEncoding </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00991">991</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00739">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00750">llvm::AMDGPU::Hwreg::isValidHwreg()</a>.</p>

</div>
</div>
<a id="a626413fe751b97e13812bb7b635e6dd5" name="a626413fe751b97e13812bb7b635e6dd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a626413fe751b97e13812bb7b635e6dd5">&#9670;&#160;</a></span>isGFX9()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGFX9 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00979">979</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00739">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01328">hasSMRDSignedImmOffset()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00804">llvm::AMDGPU::SendMsg::isValidMsgId()</a>.</p>

</div>
</div>
<a id="ab3c030cff32b7d9d50fb47d37a1fcef6" name="ab3c030cff32b7d9d50fb47d37a1fcef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c030cff32b7d9d50fb47d37a1fcef6">&#9670;&#160;</a></span>isGlobalSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGlobalSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *</td>          <td class="paramname"><span class="paramname"><em>GV</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00570">570</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Globals_8cpp_source.html#l00112">llvm::GlobalValue::getAddressSpace()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00298">AMDGPUAS::GLOBAL_ADDRESS</a>.</p>

</div>
</div>
<a id="a49897e4c6b2b01d68f4cc65cbb4e93e7" name="a49897e4c6b2b01d68f4cc65cbb4e93e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49897e4c6b2b01d68f4cc65cbb4e93e7">&#9670;&#160;</a></span>isGroupSegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isGroupSegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *</td>          <td class="paramname"><span class="paramname"><em>GV</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00566">566</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Globals_8cpp_source.html#l00112">llvm::GlobalValue::getAddressSpace()</a>, and <a class="el" href="AMDGPU_8h_source.html#l00302">AMDGPUAS::LOCAL_ADDRESS</a>.</p>

</div>
</div>
<a id="a901ba4ff66898215882da41143ddf69a" name="a901ba4ff66898215882da41143ddf69a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901ba4ff66898215882da41143ddf69a">&#9670;&#160;</a></span>isInlinableIntLiteral()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableIntLiteral </td>
          <td>(</td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Is this literal inlinable, and not one of the values intended for floating point values. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00643">643</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11268">llvm::SITargetLowering::checkAsmConstraintVal()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l11211">clearUnusedBits()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01274">isInlinableIntLiteralV216()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01240">isInlinableLiteral16()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01214">isInlinableLiteral32()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01197">isInlinableLiteral64()</a>, <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l01549">isInlineableLiteralOp16()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03124">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l01339">llvm::AMDGPUAsmPrinter::PrintAsmOperand()</a>.</p>

</div>
</div>
<a id="a1864fe2c262fc3ee74aad3ca3e7f70ea" name="a1864fe2c262fc3ee74aad3ca3e7f70ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1864fe2c262fc3ee74aad3ca3e7f70ea">&#9670;&#160;</a></span>isInlinableIntLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableIntLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01274">1274</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00643">isInlinableIntLiteral()</a>, <a class="el" href="MathExtras_8h_source.html#l00409">llvm::isUInt&lt; 16 &gt;()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03124">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="a04097b4ec5e8da48a2fb3c407900f938" name="a04097b4ec5e8da48a2fb3c407900f938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04097b4ec5e8da48a2fb3c407900f938">&#9670;&#160;</a></span>isInlinableLiteral16()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteral16 </td>
          <td>(</td>
          <td class="paramtype">int16_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasInv2Pi</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01240">1240</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00643">isInlinableIntLiteral()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11301">llvm::SITargetLowering::checkAsmConstraintValA()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01259">isInlinableLiteralV216()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03104">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03124">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="a79ce723bbdcb8a66b32fec6499ecd9f9" name="a79ce723bbdcb8a66b32fec6499ecd9f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ce723bbdcb8a66b32fec6499ecd9f9">&#9670;&#160;</a></span>isInlinableLiteral32()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteral32 </td>
          <td>(</td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasInv2Pi</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01214">1214</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00664">llvm::FloatToBits()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00643">isInlinableIntLiteral()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11301">llvm::SITargetLowering::checkAsmConstraintValA()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01210">llvm::SIRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03104">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03124">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="af4cb2c8159c390d78b6a547ac87179ae" name="af4cb2c8159c390d78b6a547ac87179ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cb2c8159c390d78b6a547ac87179ae">&#9670;&#160;</a></span>isInlinableLiteral64()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteral64 </td>
          <td>(</td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasInv2Pi</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this literal inlinable. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01197">1197</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00654">llvm::DoubleToBits()</a>, <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00643">isInlinableIntLiteral()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11301">llvm::SITargetLowering::checkAsmConstraintValA()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03104">llvm::SIInstrInfo::isInlineConstant()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03124">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="ae0aedd4d5c55b5e5e71effbb234624b0" name="ae0aedd4d5c55b5e5e71effbb234624b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0aedd4d5c55b5e5e71effbb234624b0">&#9670;&#160;</a></span>isInlinableLiteralV216()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isInlinableLiteralV216 </td>
          <td>(</td>
          <td class="paramtype">int32_t</td>          <td class="paramname"><span class="paramname"><em>Literal</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>HasInv2Pi</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01259">1259</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01240">isInlinableLiteral16()</a>, and <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">llvm::Literal</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03124">llvm::SIInstrInfo::isInlineConstant()</a>.</p>

</div>
</div>
<a id="a8ab2011ec30da8a5edbd54bf0e498363" name="a8ab2011ec30da8a5edbd54bf0e498363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab2011ec30da8a5edbd54bf0e498363">&#9670;&#160;</a></span>isIntrinsicSourceOfDivergence()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isIntrinsicSourceOfDivergence </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>IntrID</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if the intrinsic is divergent </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01478">1478</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l11487">llvm::SITargetLowering::isSDNodeSourceOfDivergence()</a>, and <a class="el" href="AMDGPUTargetTransformInfo_8cpp_source.html#l00780">llvm::GCNTTIImpl::isSourceOfDivergence()</a>.</p>

</div>
</div>
<a id="a3cc437d6699fb55c69e78b5d0cad641d" name="a3cc437d6699fb55c69e78b5d0cad641d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc437d6699fb55c69e78b5d0cad641d">&#9670;&#160;</a></span>isKernel()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isKernel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>CC</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8h_source.html#l00540">540</a> of file <a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00211">llvm::CallingConv::AMDGPU_KERNEL</a>, and <a class="el" href="CallingConv_8h_source.html#l00147">llvm::CallingConv::SPIR_KERNEL</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04149">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02131">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00343">llvm::AMDGPUCallLowering::lowerReturn()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l02376">llvm::SITargetLowering::LowerReturn()</a>.</p>

</div>
</div>
<a id="a31057daf8cf5e502174f7864e9ff099f" name="a31057daf8cf5e502174f7864e9ff099f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31057daf8cf5e502174f7864e9ff099f">&#9670;&#160;</a></span>isLegalSMRDEncodedSignedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isLegalSMRDEncodedSignedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>EncodedOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsBuffer</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01338">1338</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01328">hasSMRDSignedImmOffset()</a>.</p>

</div>
</div>
<a id="ac081b93b5462f316ed0b76ff017205a1" name="ac081b93b5462f316ed0b76ff017205a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac081b93b5462f316ed0b76ff017205a1">&#9670;&#160;</a></span>isLegalSMRDEncodedUnsignedOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>EncodedOffset</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01332">1332</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01324">hasSMEMByteOffset()</a>, and <a class="el" href="MathExtras_8h_source.html#l00406">llvm::isUInt&lt; 8 &gt;()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01359">getSMRDEncodedOffset()</a>.</p>

</div>
</div>
<a id="a7ff290402c84552fd9fd3caedb9b00e7" name="a7ff290402c84552fd9fd3caedb9b00e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff290402c84552fd9fd3caedb9b00e7">&#9670;&#160;</a></span>isLegalSMRDImmOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isLegalSMRDImmOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t</td>          <td class="paramname"><span class="paramname"><em>ByteOffset</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>true if this offset is small enough to fit in the SMRD offset field. <code>ByteOffset</code> should be the offset in bytes and not the encoded offset. </dd></dl>

</div>
</div>
<a id="ac16128acb48df11fb8f6cc86e10360c8" name="ac16128acb48df11fb8f6cc86e10360c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac16128acb48df11fb8f6cc86e10360c8">&#9670;&#160;</a></span>isLegalVOP3PShuffleMask()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isLegalVOP3PShuffleMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; int &gt;</td>          <td class="paramname"><span class="paramname"><em>Mask</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00047">47</a> of file <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html">AMDGPUGlobalISelUtils.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01963">llvm::AMDGPULegalizerInfo::legalizeShuffleVector()</a>.</p>

</div>
</div>
<a id="a5b6a1089ecf2f169db2202ce3340c17b" name="a5b6a1089ecf2f169db2202ce3340c17b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6a1089ecf2f169db2202ce3340c17b">&#9670;&#160;</a></span>isReadOnlySegment()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isReadOnlySegment </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *</td>          <td class="paramname"><span class="paramname"><em>GV</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00574">574</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPU_8h_source.html#l00301">AMDGPUAS::CONSTANT_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00305">AMDGPUAS::CONSTANT_ADDRESS_32BIT</a>, and <a class="el" href="Globals_8cpp_source.html#l00112">llvm::GlobalValue::getAddressSpace()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetObjectFile_8cpp_source.html#l00023">llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal()</a>.</p>

</div>
</div>
<a id="ab8c60862a609ee4c6f33be67afddd7f4" name="ab8c60862a609ee4c6f33be67afddd7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8c60862a609ee4c6f33be67afddd7f4">&#9670;&#160;</a></span>isRegIntersect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isRegIntersect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is there any intersection between registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01006">1006</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="a938abb1637130185772f6e9d2b851841" name="a938abb1637130185772f6e9d2b851841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a938abb1637130185772f6e9d2b851841">&#9670;&#160;</a></span>isSGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is Reg - scalar register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00999">999</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01148">TRI</a>.</p>

</div>
</div>
<a id="aa813940c0ad88b3c4419f65af3e89e5e" name="aa813940c0ad88b3c4419f65af3e89e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa813940c0ad88b3c4419f65af3e89e5e">&#9670;&#160;</a></span>isShader()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isShader </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a></td>          <td class="paramname"><span class="paramname"><em>cc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00907">907</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="CallingConv_8h_source.html#l00208">llvm::CallingConv::AMDGPU_CS</a>, <a class="el" href="CallingConv_8h_source.html#l00231">llvm::CallingConv::AMDGPU_ES</a>, <a class="el" href="CallingConv_8h_source.html#l00202">llvm::CallingConv::AMDGPU_GS</a>, <a class="el" href="CallingConv_8h_source.html#l00218">llvm::CallingConv::AMDGPU_HS</a>, <a class="el" href="CallingConv_8h_source.html#l00226">llvm::CallingConv::AMDGPU_LS</a>, <a class="el" href="CallingConv_8h_source.html#l00205">llvm::CallingConv::AMDGPU_PS</a>, and <a class="el" href="CallingConv_8h_source.html#l00199">llvm::CallingConv::AMDGPU_VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01425">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00922">isCompute()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00803">llvm::GCNSubtarget::isMesaGfxShader()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00137">llvm::AMDGPUSubtarget::isMesaKernel()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04851">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02789">llvm::SITargetLowering::LowerCall()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00651">llvm::AMDGPUCallLowering::lowerFormalArguments()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l01584">llvm::R600TargetLowering::LowerFormalArguments()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02131">llvm::SITargetLowering::LowerFormalArguments()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00343">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02376">llvm::SITargetLowering::LowerReturn()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l01999">reservePrivateMemoryRegs()</a>.</p>

</div>
</div>
<a id="a58f60f9ac04e27846a67a951d920837e" name="a58f60f9ac04e27846a67a951d920837e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58f60f9ac04e27846a67a951d920837e">&#9670;&#160;</a></span>isSI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00967">967</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00739">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>.</p>

</div>
</div>
<a id="aa773b952c1097dcbb09e99bd4cd3b802" name="aa773b952c1097dcbb09e99bd4cd3b802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa773b952c1097dcbb09e99bd4cd3b802">&#9670;&#160;</a></span>isSISrcFPOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSISrcFPOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Desc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Is this floating-point operand? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01088">1088</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00132">OPERAND_REG_IMM_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00130">OPERAND_REG_IMM_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00131">OPERAND_REG_IMM_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00133">OPERAND_REG_IMM_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00134">OPERAND_REG_IMM_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00149">OPERAND_REG_INLINE_AC_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00150">OPERAND_REG_INLINE_AC_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00151">OPERAND_REG_INLINE_AC_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00152">OPERAND_REG_INLINE_AC_V2INT16</a>, <a class="el" href="SIDefines_8h_source.html#l00140">OPERAND_REG_INLINE_C_FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00141">OPERAND_REG_INLINE_C_FP32</a>, <a class="el" href="SIDefines_8h_source.html#l00142">OPERAND_REG_INLINE_C_FP64</a>, <a class="el" href="SIDefines_8h_source.html#l00143">OPERAND_REG_INLINE_C_V2FP16</a>, <a class="el" href="SIDefines_8h_source.html#l00144">OPERAND_REG_INLINE_C_V2INT16</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00086">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::OpInfo</a>.</p>

</div>
</div>
<a id="a1f8110d15ce3aad630ec2e52906226da" name="a1f8110d15ce3aad630ec2e52906226da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8110d15ce3aad630ec2e52906226da">&#9670;&#160;</a></span>isSISrcInlinableOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSISrcInlinableOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Desc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Does this opearnd support only inlinable literals? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01112">1112</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00157">OPERAND_REG_INLINE_C_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00158">OPERAND_REG_INLINE_C_LAST</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00086">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::OpInfo</a>.</p>

</div>
</div>
<a id="a7fba5af4359eeeef753f1c286ea8d0d7" name="a7fba5af4359eeeef753f1c286ea8d0d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fba5af4359eeeef753f1c286ea8d0d7">&#9670;&#160;</a></span>isSISrcOperand()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isSISrcOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Desc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpNo</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Can this operand also contain immediate values? </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01081">1081</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::NumOperands</a>, <a class="el" href="SIDefines_8h_source.html#l00163">OPERAND_SRC_FIRST</a>, <a class="el" href="SIDefines_8h_source.html#l00164">OPERAND_SRC_LAST</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00086">llvm::MCOperandInfo::OperandType</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00198">llvm::MCInstrDesc::OpInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03231">llvm::SIInstrInfo::isImmOperandLegal()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04287">llvm::SIInstrInfo::isOperandLegal()</a>.</p>

</div>
</div>
<a id="ad198ccff657f64471c12cc36d9aa1969" name="ad198ccff657f64471c12cc36d9aa1969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad198ccff657f64471c12cc36d9aa1969">&#9670;&#160;</a></span>isVI()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::isVI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00975">975</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCSubtargetInfo_8h_source.html#l00107">llvm::MCSubtargetInfo::getFeatureBits()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00739">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg()</a>.</p>

</div>
</div>
<a id="a3c99933a65705300f28e0a148eef05e1" name="a3c99933a65705300f28e0a148eef05e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c99933a65705300f28e0a148eef05e1">&#9670;&#160;</a></span>lookupD16ImageDimIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a> * llvm::AMDGPU::lookupD16ImageDimIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Intr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af678c3209f593c182c0043fd0fce81fe" name="af678c3209f593c182c0043fd0fce81fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af678c3209f593c182c0043fd0fce81fe">&#9670;&#160;</a></span>lookupRsrcIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a> * llvm::AMDGPU::lookupRsrcIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Intr</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00996">llvm::SITargetLowering::getTgtMemIntrinsic()</a>.</p>

</div>
</div>
<a id="a2f3aae596e814997a248deb911f898d4" name="a2f3aae596e814997a248deb911f898d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3aae596e814997a248deb911f898d4">&#9670;&#160;</a></span>mc2PseudoReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#a39557b142c7bfcc54d3874aae7084907">LLVM_READNONE</a> <a class="el" href="classunsigned.html">unsigned</a> llvm::AMDGPU::mc2PseudoReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Convert hardware register <code>Reg</code> to a pseudo register. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01073">1073</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01013">MAP_REG2REG</a>.</p>

</div>
</div>
<a id="a98ac623b540c21285a2307f08fe7d237" name="a98ac623b540c21285a2307f08fe7d237"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ac623b540c21285a2307f08fe7d237">&#9670;&#160;</a></span>parseArchAMDGCN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">AMDGPU::GPUKind</a> llvm::AMDGPU::parseArchAMDGCN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00136">136</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00110">llvm::AMDGPUTargetStreamer::getElfMach()</a>, and <a class="el" href="TargetParser_8cpp_source.html#l00177">getIsaVersion()</a>.</p>

</div>
</div>
<a id="af396b64f51fe3f71f771dcf36a46dfbc" name="af396b64f51fe3f71f771dcf36a46dfbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af396b64f51fe3f71f771dcf36a46dfbc">&#9670;&#160;</a></span>parseArchR600()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="#a13e9112ff7e4f43ca57811e8315558c0">AMDGPU::GPUKind</a> llvm::AMDGPU::parseArchR600 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a></td>          <td class="paramname"><span class="paramname"><em>CPU</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="TargetParser_8cpp_source.html#l00145">145</a> of file <a class="el" href="TargetParser_8cpp_source.html">TargetParser.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetStreamer_8cpp_source.html#l00110">llvm::AMDGPUTargetStreamer::getElfMach()</a>.</p>

</div>
</div>
<a id="a21cbc76ff7fd60513dea122b45e00325" name="a21cbc76ff7fd60513dea122b45e00325"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21cbc76ff7fd60513dea122b45e00325">&#9670;&#160;</a></span>shouldEmitConstantsToTextSection()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::shouldEmitConstantsToTextSection </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if constants should be emitted to .text section for given target triple <code>TT</code>, false otherwise. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00580">580</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Triple_8h_source.html#l00193">llvm::Triple::AMDPAL</a>, and <a class="el" href="Triple_8h_source.html#l00068">llvm::Triple::r600</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUTargetObjectFile_8cpp_source.html#l00023">llvm::AMDGPUTargetObjectFile::SelectSectionForGlobal()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l04828">llvm::SITargetLowering::shouldEmitFixup()</a>.</p>

</div>
</div>
<a id="a1f966c32e03bc8e84e63d3a6ea140e49" name="a1f966c32e03bc8e84e63d3a6ea140e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f966c32e03bc8e84e63d3a6ea140e49">&#9670;&#160;</a></span>splitMUBUFOffset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::AMDGPU::splitMUBUFOffset </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a></td>          <td class="paramname"><span class="paramname"><em>Imm</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classuint32__t.html">uint32_t</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ImmOffset</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *</td>          <td class="paramname"><span class="paramname"><em>Subtarget</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1Align.html">Align</a></td>          <td class="paramname"><span class="paramname"><em>Alignment</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01392">1392</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00754">llvm::alignDown()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00476">llvm::GCNSubtarget::getGeneration()</a>, <a class="el" href="NVVMIntrRange_8cpp_source.html#l00068">High</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00058">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, and <a class="el" href="Alignment_8h_source.html#l00085">llvm::Align::value()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01304">setBufferOffsets()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a062b134de5c9143eab05c83faab131e9" name="a062b134de5c9143eab05c83faab131e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062b134de5c9143eab05c83faab131e9">&#9670;&#160;</a></span>RSRC_DATA_FORMAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_DATA_FORMAT = 0xf00000000000LL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01151">1151</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06381">llvm::SIInstrInfo::getDefaultRsrcDataFormat()</a>.</p>

</div>
</div>
<a id="a5a55a26fbacd40b385e54565fdebc4dd" name="a5a55a26fbacd40b385e54565fdebc4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a55a26fbacd40b385e54565fdebc4dd">&#9670;&#160;</a></span>RSRC_ELEMENT_SIZE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT = (32 + 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01152">1152</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06403">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="ae0376d4668bb0a8b7d4afa76f6ce3fee" name="ae0376d4668bb0a8b7d4afa76f6ce3fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0376d4668bb0a8b7d4afa76f6ce3fee">&#9670;&#160;</a></span>RSRC_INDEX_STRIDE_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT = (32 + 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01153">1153</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06403">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
<a id="a823f64d5695b8da6f9b418bd4dc55176" name="a823f64d5695b8da6f9b418bd4dc55176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a823f64d5695b8da6f9b418bd4dc55176">&#9670;&#160;</a></span>RSRC_TID_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint64_t llvm::AMDGPU::RSRC_TID_ENABLE = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT64_C</a>(1) &lt;&lt; (32 + 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8h_source.html#l01154">1154</a> of file <a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06403">llvm::SIInstrInfo::getScratchRsrcWords23()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:03:45 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
