{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 13:14:02 2014 " "Info: Processing started: Wed Jul 02 13:14:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file part5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part5-Behavior " "Info (12022): Found design unit 1: part5-Behavior" {  } { { "part5.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Info (12023): Found entity 1: part5" {  } { { "part5.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2bit_3to1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file mux_2bit_3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2bit_3to1-Behavior " "Info (12022): Found design unit 1: mux_2bit_3to1-Behavior" {  } { { "mux_2bit_3to1.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/mux_2bit_3to1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_2bit_3to1 " "Info (12023): Found entity 1: mux_2bit_3to1" {  } { { "mux_2bit_3to1.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/mux_2bit_3to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_7seg.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file char_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_7seg-Behavior " "Info (12022): Found design unit 1: char_7seg-Behavior" {  } { { "char_7seg.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/char_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 char_7seg " "Info (12023): Found entity 1: char_7seg" {  } { { "char_7seg.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/char_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info (12022): Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_decode0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info (12023): Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5top.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file part5top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part5top " "Info (12023): Found entity 1: part5top" {  } { { "part5top.bdf" "" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info (12022): Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info (12023): Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-arch " "Info (12022): Found design unit 1: clkdiv-arch" {  } { { "clkdiv.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/clkdiv.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info (12023): Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/clkdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5top " "Info (12127): Elaborating entity \"part5top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 lpm_decode0:inst11 " "Info (12128): Elaborating entity \"lpm_decode0\" for hierarchy \"lpm_decode0:inst11\"" {  } { { "part5top.bdf" "inst11" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5top.bdf" { { 240 488 616 336 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component " "Info (12128): Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "LPM_DECODE_component" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_decode0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component " "Info (12130): Elaborated megafunction instantiation \"lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_decode0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component " "Info (12133): Instantiated megafunction \"lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Info (12134): Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info (12134): Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info (12134): Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_decode0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_n6f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_n6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_n6f " "Info (12023): Found entity 1: decode_n6f" {  } { { "db/decode_n6f.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/db/decode_n6f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_n6f lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component\|decode_n6f:auto_generated " "Info (12128): Elaborating entity \"decode_n6f\" for hierarchy \"lpm_decode0:inst11\|lpm_decode:LPM_DECODE_component\|decode_n6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:inst4 " "Info (12128): Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:inst4\"" {  } { { "part5top.bdf" "inst4" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5top.bdf" { { 256 112 280 352 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q clkdiv.vhd(16) " "Warning (10492): VHDL Process Statement warning at clkdiv.vhd(16): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clkdiv.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/clkdiv.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "part5 part5:inst " "Info (12128): Elaborating entity \"part5\" for hierarchy \"part5:inst\"" {  } { { "part5top.bdf" "inst" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5top.bdf" { { 136 488 704 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2bit_3to1 part5:inst\|mux_2bit_3to1:M0 " "Info (12128): Elaborating entity \"mux_2bit_3to1\" for hierarchy \"part5:inst\|mux_2bit_3to1:M0\"" {  } { { "part5.vhd" "M0" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_7seg part5:inst\|char_7seg:H2 " "Info (12128): Elaborating entity \"char_7seg\" for hierarchy \"part5:inst\|char_7seg:H2\"" {  } { { "part5.vhd" "H2" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst17 " "Info (12128): Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst17\"" {  } { { "part5top.bdf" "inst17" { Schematic "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/part5top.bdf" { { 104 296 408 152 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component " "Info (12130): Elaborated megafunction instantiation \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component " "Info (12133): Instantiated megafunction \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 6 " "Info (12134): Parameter \"lpm_cvalue\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=MYVA " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=MYVA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Info (12134): Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_5h8.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_5h8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_5h8 " "Info (12023): Found entity 1: lpm_constant_5h8" {  } { { "db/lpm_constant_5h8.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/db/lpm_constant_5h8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_5h8 lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag " "Info (12128): Elaborating entity \"lpm_constant_5h8\" for hierarchy \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/11.1/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info (12128): Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_5h8.tdf" "mgl_prim1" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/db/lpm_constant_5h8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info (12130): Elaborated megafunction instantiation \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_5h8.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/db/lpm_constant_5h8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info (12133): Instantiated megafunction \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000110 " "Info (12134): Parameter \"CVALUE\" = \"000110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info (12134): Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info (12134): Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1297700417 " "Info (12134): Parameter \"NODE_NAME\" = \"1297700417\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info (12134): Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Info (12134): Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 6 " "Info (12134): Parameter \"WIDTH_WORD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info (12134): Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_5h8.tdf" "" { Text "C:/Users/rr/Documents/GitHub/fpga_experiments/small_board/LABS/digital_logic/vhdl/lab1/part5/M21EDAversion/db/lpm_constant_5h8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Info (12128): Elaborating entity \"sld_rom_sr\" for hierarchy \"lpm_constant0:inst17\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_5h8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/11.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Info (21057): Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info (21058): Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info (21059): Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "175 " "Info (21061): Implemented 175 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 13:14:06 2014 " "Info: Processing ended: Wed Jul 02 13:14:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
