# SPI Controller with APB3 bus

- SpinalHDL based SPI controller
- FIFO based SPI controller
- FIFO supports Gowin and Vivado tool IP
- 8bit and 32bit data access
- Verilog and VHDL code generation
- Verilog code verified in Vivado xsim
- Auto SW Header file generation with register and bit definition information
