<div id="pf59" class="pf w0 h0" data-page-no="59"><div class="pc pc59 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg59.png"/><div class="t m0 x83 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-41.<span class="_ _1a"> </span>Reference links to related information (continued)</div><div class="t m0 x37 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x4b h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws1c0">Clocking <span class="fc1 ws0">Clock Distribution</span></div><div class="t m0 x88 h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x33 h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws0">Signal Multiplexing<span class="_ _50"> </span>Port control<span class="_ _c4"> </span><span class="fc1">Signal Multiplexing</span></div><div class="t m0 x9 h1b y6ae ff1 fsc fc0 sc0 ls0 ws0">3.8.3.1<span class="_ _b"> </span>LPTMR Instantiation Information</div><div class="t m0 x9 hf y6af ff3 fs5 fc0 sc0 ls0 ws0">The low-power timer (LPTMR) allows operation during all power modes. The LPTMR</div><div class="t m0 x9 hf y6b0 ff3 fs5 fc0 sc0 ls0 ws0">can operate as a real-time interrupt or pulse accumulator. It includes a 15-bit prescaler</div><div class="t m0 x9 hf y6b1 ff3 fs5 fc0 sc0 ls0 ws0">(real-time interrupt mode) or glitch filter (pulse accumulator mode).</div><div class="t m0 x9 hf y6b2 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR can be clocked from the internal reference clock, the internal 1 kHz LPO,</div><div class="t m0 x9 hf y6b3 ff3 fs5 fc0 sc0 ls0 ws0">OSCERCLK, or an external 32.768 kHz crystal. In VLLS0 mode, the clocking option is</div><div class="t m0 x9 hf y6b4 ff3 fs5 fc0 sc0 ls0 ws0">limited to an external pin with the OSC configured for bypass (external clock) operation.</div><div class="t m0 x9 hf y6b5 ff3 fs5 fc0 sc0 ls0 ws0">An interrupt is generated (and the counter may reset) when the counter equals the value</div><div class="t m0 x9 hf y6b6 ff3 fs5 fc0 sc0 ls0 ws0">in the 16-bit compare register.</div><div class="t m0 x9 h1b y6b7 ff1 fsc fc0 sc0 ls0 ws0">3.8.3.2<span class="_ _b"> </span>LPTMR pulse counter input options</div><div class="t m0 x9 hf y6b8 ff3 fs5 fc0 sc0 ls0 ws0">The LPTMR_CSR[TPS] bitfield configures the input source used in pulse counter mode.</div><div class="t m0 x9 hf y6b9 ff3 fs5 fc0 sc0 ls0 ws0">The following table shows the chip-specific input assignments for this bitfield.</div><div class="t m0 x9a h6 y6ba ff1 fs3 fc0 sc0 ls0 ws0">LPTMR_CSR[TPS]<span class="_ _105"> </span>Pulse counter input number<span class="_ _55"> </span>Chip input</div><div class="t m0 x89 h7 y6bb ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _c9"> </span>0<span class="_ _cc"> </span>CMP0 output</div><div class="t m0 x89 h7 y6bc ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _c9"> </span>1<span class="_ _cc"> </span>LPTMR_ALT1 pin</div><div class="t m0 x89 h7 y6bd ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _c9"> </span>2<span class="_ _cc"> </span>LPTMR_ALT2 pin</div><div class="t m0 x89 h7 y6be ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _c9"> </span>3<span class="_ _cc"> </span>LPTMR_ALT3 pin</div><div class="t m0 x9 h1b y6bf ff1 fsc fc0 sc0 ls0 ws0">3.8.3.3<span class="_ _b"> </span>LPTMR prescaler/glitch filter clocking options</div><div class="t m0 x9 hf y6c0 ff3 fs5 fc0 sc0 ls0 ws0">The prescaler and glitch filter of the LPTMR module can be clocked from one of four</div><div class="t m0 x9 hf y6c1 ff3 fs5 fc0 sc0 ls0 ws0">sources determined by the LPTMR0_PSR[PCS] bitfield. The following table shows the</div><div class="t m0 x9 hf y6c2 ff3 fs5 fc0 sc0 ls0 ws0">chip-specific clock assignments for this bitfield.</div><div class="t m0 x79 h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _9"> </span>89</div><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:675.600000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:371.795000px;bottom:660.100000px;width:70.011000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:644.600000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf9f" data-dest-detail='[159,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:369.288000px;bottom:629.100000px;width:75.024000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
