/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* P */
.set P__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set P__0__MASK, 0x40
.set P__0__PC, CYREG_PRT12_PC6
.set P__0__PORT, 12
.set P__0__SHIFT, 6
.set P__AG, CYREG_PRT12_AG
.set P__BIE, CYREG_PRT12_BIE
.set P__BIT_MASK, CYREG_PRT12_BIT_MASK
.set P__BYP, CYREG_PRT12_BYP
.set P__DM0, CYREG_PRT12_DM0
.set P__DM1, CYREG_PRT12_DM1
.set P__DM2, CYREG_PRT12_DM2
.set P__DR, CYREG_PRT12_DR
.set P__INP_DIS, CYREG_PRT12_INP_DIS
.set P__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set P__MASK, 0x40
.set P__PORT, 12
.set P__PRT, CYREG_PRT12_PRT
.set P__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set P__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set P__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set P__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set P__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set P__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set P__PS, CYREG_PRT12_PS
.set P__SHIFT, 6
.set P__SIO_CFG, CYREG_PRT12_SIO_CFG
.set P__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set P__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set P__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set P__SLW, CYREG_PRT12_SLW

/* S */
.set S__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set S__0__MASK, 0x01
.set S__0__PC, CYREG_PRT3_PC0
.set S__0__PORT, 3
.set S__0__SHIFT, 0
.set S__AG, CYREG_PRT3_AG
.set S__AMUX, CYREG_PRT3_AMUX
.set S__BIE, CYREG_PRT3_BIE
.set S__BIT_MASK, CYREG_PRT3_BIT_MASK
.set S__BYP, CYREG_PRT3_BYP
.set S__CTL, CYREG_PRT3_CTL
.set S__DM0, CYREG_PRT3_DM0
.set S__DM1, CYREG_PRT3_DM1
.set S__DM2, CYREG_PRT3_DM2
.set S__DR, CYREG_PRT3_DR
.set S__INP_DIS, CYREG_PRT3_INP_DIS
.set S__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set S__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set S__LCD_EN, CYREG_PRT3_LCD_EN
.set S__MASK, 0x01
.set S__PORT, 3
.set S__PRT, CYREG_PRT3_PRT
.set S__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set S__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set S__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set S__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set S__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set S__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set S__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set S__PS, CYREG_PRT3_PS
.set S__SHIFT, 0
.set S__SLW, CYREG_PRT3_SLW

/* V1 */
.set V1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set V1__0__MASK, 0x02
.set V1__0__PC, CYREG_PRT3_PC1
.set V1__0__PORT, 3
.set V1__0__SHIFT, 1
.set V1__AG, CYREG_PRT3_AG
.set V1__AMUX, CYREG_PRT3_AMUX
.set V1__BIE, CYREG_PRT3_BIE
.set V1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set V1__BYP, CYREG_PRT3_BYP
.set V1__CTL, CYREG_PRT3_CTL
.set V1__DM0, CYREG_PRT3_DM0
.set V1__DM1, CYREG_PRT3_DM1
.set V1__DM2, CYREG_PRT3_DM2
.set V1__DR, CYREG_PRT3_DR
.set V1__INP_DIS, CYREG_PRT3_INP_DIS
.set V1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set V1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set V1__LCD_EN, CYREG_PRT3_LCD_EN
.set V1__MASK, 0x02
.set V1__PORT, 3
.set V1__PRT, CYREG_PRT3_PRT
.set V1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set V1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set V1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set V1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set V1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set V1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set V1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set V1__PS, CYREG_PRT3_PS
.set V1__SHIFT, 1
.set V1__SLW, CYREG_PRT3_SLW

/* V2 */
.set V2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set V2__0__MASK, 0x04
.set V2__0__PC, CYREG_PRT3_PC2
.set V2__0__PORT, 3
.set V2__0__SHIFT, 2
.set V2__AG, CYREG_PRT3_AG
.set V2__AMUX, CYREG_PRT3_AMUX
.set V2__BIE, CYREG_PRT3_BIE
.set V2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set V2__BYP, CYREG_PRT3_BYP
.set V2__CTL, CYREG_PRT3_CTL
.set V2__DM0, CYREG_PRT3_DM0
.set V2__DM1, CYREG_PRT3_DM1
.set V2__DM2, CYREG_PRT3_DM2
.set V2__DR, CYREG_PRT3_DR
.set V2__INP_DIS, CYREG_PRT3_INP_DIS
.set V2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set V2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set V2__LCD_EN, CYREG_PRT3_LCD_EN
.set V2__MASK, 0x04
.set V2__PORT, 3
.set V2__PRT, CYREG_PRT3_PRT
.set V2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set V2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set V2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set V2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set V2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set V2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set V2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set V2__PS, CYREG_PRT3_PS
.set V2__SHIFT, 2
.set V2__SLW, CYREG_PRT3_SLW

/* t1 */
.set t1__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set t1__0__MASK, 0x80
.set t1__0__PC, CYREG_PRT2_PC7
.set t1__0__PORT, 2
.set t1__0__SHIFT, 7
.set t1__AG, CYREG_PRT2_AG
.set t1__AMUX, CYREG_PRT2_AMUX
.set t1__BIE, CYREG_PRT2_BIE
.set t1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set t1__BYP, CYREG_PRT2_BYP
.set t1__CTL, CYREG_PRT2_CTL
.set t1__DM0, CYREG_PRT2_DM0
.set t1__DM1, CYREG_PRT2_DM1
.set t1__DM2, CYREG_PRT2_DM2
.set t1__DR, CYREG_PRT2_DR
.set t1__INP_DIS, CYREG_PRT2_INP_DIS
.set t1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set t1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set t1__LCD_EN, CYREG_PRT2_LCD_EN
.set t1__MASK, 0x80
.set t1__PORT, 2
.set t1__PRT, CYREG_PRT2_PRT
.set t1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set t1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set t1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set t1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set t1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set t1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set t1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set t1__PS, CYREG_PRT2_PS
.set t1__SHIFT, 7
.set t1__SLW, CYREG_PRT2_SLW

/* t2 */
.set t2__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set t2__0__MASK, 0x80
.set t2__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set t2__0__PORT, 15
.set t2__0__SHIFT, 7
.set t2__AG, CYREG_PRT15_AG
.set t2__AMUX, CYREG_PRT15_AMUX
.set t2__BIE, CYREG_PRT15_BIE
.set t2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set t2__BYP, CYREG_PRT15_BYP
.set t2__CTL, CYREG_PRT15_CTL
.set t2__DM0, CYREG_PRT15_DM0
.set t2__DM1, CYREG_PRT15_DM1
.set t2__DM2, CYREG_PRT15_DM2
.set t2__DR, CYREG_PRT15_DR
.set t2__INP_DIS, CYREG_PRT15_INP_DIS
.set t2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set t2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set t2__LCD_EN, CYREG_PRT15_LCD_EN
.set t2__MASK, 0x80
.set t2__PORT, 15
.set t2__PRT, CYREG_PRT15_PRT
.set t2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set t2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set t2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set t2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set t2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set t2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set t2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set t2__PS, CYREG_PRT15_PS
.set t2__SHIFT, 7
.set t2__SLW, CYREG_PRT15_SLW

/* t3 */
.set t3__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set t3__0__MASK, 0x04
.set t3__0__PC, CYREG_PRT2_PC2
.set t3__0__PORT, 2
.set t3__0__SHIFT, 2
.set t3__AG, CYREG_PRT2_AG
.set t3__AMUX, CYREG_PRT2_AMUX
.set t3__BIE, CYREG_PRT2_BIE
.set t3__BIT_MASK, CYREG_PRT2_BIT_MASK
.set t3__BYP, CYREG_PRT2_BYP
.set t3__CTL, CYREG_PRT2_CTL
.set t3__DM0, CYREG_PRT2_DM0
.set t3__DM1, CYREG_PRT2_DM1
.set t3__DM2, CYREG_PRT2_DM2
.set t3__DR, CYREG_PRT2_DR
.set t3__INP_DIS, CYREG_PRT2_INP_DIS
.set t3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set t3__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set t3__LCD_EN, CYREG_PRT2_LCD_EN
.set t3__MASK, 0x04
.set t3__PORT, 2
.set t3__PRT, CYREG_PRT2_PRT
.set t3__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set t3__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set t3__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set t3__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set t3__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set t3__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set t3__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set t3__PS, CYREG_PRT2_PS
.set t3__SHIFT, 2
.set t3__SLW, CYREG_PRT2_SLW

/* t4 */
.set t4__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set t4__0__MASK, 0x80
.set t4__0__PC, CYREG_PRT1_PC7
.set t4__0__PORT, 1
.set t4__0__SHIFT, 7
.set t4__AG, CYREG_PRT1_AG
.set t4__AMUX, CYREG_PRT1_AMUX
.set t4__BIE, CYREG_PRT1_BIE
.set t4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set t4__BYP, CYREG_PRT1_BYP
.set t4__CTL, CYREG_PRT1_CTL
.set t4__DM0, CYREG_PRT1_DM0
.set t4__DM1, CYREG_PRT1_DM1
.set t4__DM2, CYREG_PRT1_DM2
.set t4__DR, CYREG_PRT1_DR
.set t4__INP_DIS, CYREG_PRT1_INP_DIS
.set t4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set t4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set t4__LCD_EN, CYREG_PRT1_LCD_EN
.set t4__MASK, 0x80
.set t4__PORT, 1
.set t4__PRT, CYREG_PRT1_PRT
.set t4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set t4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set t4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set t4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set t4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set t4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set t4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set t4__PS, CYREG_PRT1_PS
.set t4__SHIFT, 7
.set t4__SLW, CYREG_PRT1_SLW

/* Clk2 */
.set Clk2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clk2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clk2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clk2__CFG2_SRC_SEL_MASK, 0x07
.set Clk2__INDEX, 0x00
.set Clk2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk2__PM_ACT_MSK, 0x01
.set Clk2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk2__PM_STBY_MSK, 0x01

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Rx_1__0__MASK, 0x04
.set Rx_1__0__PC, CYREG_PRT1_PC2
.set Rx_1__0__PORT, 1
.set Rx_1__0__SHIFT, 2
.set Rx_1__AG, CYREG_PRT1_AG
.set Rx_1__AMUX, CYREG_PRT1_AMUX
.set Rx_1__BIE, CYREG_PRT1_BIE
.set Rx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_1__BYP, CYREG_PRT1_BYP
.set Rx_1__CTL, CYREG_PRT1_CTL
.set Rx_1__DM0, CYREG_PRT1_DM0
.set Rx_1__DM1, CYREG_PRT1_DM1
.set Rx_1__DM2, CYREG_PRT1_DM2
.set Rx_1__DR, CYREG_PRT1_DR
.set Rx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_1__MASK, 0x04
.set Rx_1__PORT, 1
.set Rx_1__PRT, CYREG_PRT1_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_1__PS, CYREG_PRT1_PS
.set Rx_1__SHIFT, 2
.set Rx_1__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Tx_1__0__MASK, 0x20
.set Tx_1__0__PC, CYREG_PRT2_PC5
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 5
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x20
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 5
.set Tx_1__SLW, CYREG_PRT2_SLW

/* LED_D */
.set LED_D__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set LED_D__0__MASK, 0x08
.set LED_D__0__PC, CYREG_PRT2_PC3
.set LED_D__0__PORT, 2
.set LED_D__0__SHIFT, 3
.set LED_D__AG, CYREG_PRT2_AG
.set LED_D__AMUX, CYREG_PRT2_AMUX
.set LED_D__BIE, CYREG_PRT2_BIE
.set LED_D__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_D__BYP, CYREG_PRT2_BYP
.set LED_D__CTL, CYREG_PRT2_CTL
.set LED_D__DM0, CYREG_PRT2_DM0
.set LED_D__DM1, CYREG_PRT2_DM1
.set LED_D__DM2, CYREG_PRT2_DM2
.set LED_D__DR, CYREG_PRT2_DR
.set LED_D__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_D__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_D__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_D__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_D__MASK, 0x08
.set LED_D__PORT, 2
.set LED_D__PRT, CYREG_PRT2_PRT
.set LED_D__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_D__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_D__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_D__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_D__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_D__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_D__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_D__PS, CYREG_PRT2_PS
.set LED_D__SHIFT, 3
.set LED_D__SLW, CYREG_PRT2_SLW

/* LED_F */
.set LED_F__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set LED_F__0__MASK, 0x10
.set LED_F__0__PC, CYREG_PRT1_PC4
.set LED_F__0__PORT, 1
.set LED_F__0__SHIFT, 4
.set LED_F__AG, CYREG_PRT1_AG
.set LED_F__AMUX, CYREG_PRT1_AMUX
.set LED_F__BIE, CYREG_PRT1_BIE
.set LED_F__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_F__BYP, CYREG_PRT1_BYP
.set LED_F__CTL, CYREG_PRT1_CTL
.set LED_F__DM0, CYREG_PRT1_DM0
.set LED_F__DM1, CYREG_PRT1_DM1
.set LED_F__DM2, CYREG_PRT1_DM2
.set LED_F__DR, CYREG_PRT1_DR
.set LED_F__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_F__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_F__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_F__MASK, 0x10
.set LED_F__PORT, 1
.set LED_F__PRT, CYREG_PRT1_PRT
.set LED_F__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_F__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_F__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_F__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_F__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_F__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_F__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_F__PS, CYREG_PRT1_PS
.set LED_F__SHIFT, 4
.set LED_F__SLW, CYREG_PRT1_SLW

/* irq_P */
.set irq_P__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set irq_P__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set irq_P__INTC_MASK, 0x04
.set irq_P__INTC_NUMBER, 2
.set irq_P__INTC_PRIOR_NUM, 7
.set irq_P__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set irq_P__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set irq_P__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Echo_1 */
.set Echo_1__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Echo_1__0__MASK, 0x20
.set Echo_1__0__PC, CYREG_IO_PC_PRT15_PC5
.set Echo_1__0__PORT, 15
.set Echo_1__0__SHIFT, 5
.set Echo_1__AG, CYREG_PRT15_AG
.set Echo_1__AMUX, CYREG_PRT15_AMUX
.set Echo_1__BIE, CYREG_PRT15_BIE
.set Echo_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Echo_1__BYP, CYREG_PRT15_BYP
.set Echo_1__CTL, CYREG_PRT15_CTL
.set Echo_1__DM0, CYREG_PRT15_DM0
.set Echo_1__DM1, CYREG_PRT15_DM1
.set Echo_1__DM2, CYREG_PRT15_DM2
.set Echo_1__DR, CYREG_PRT15_DR
.set Echo_1__INP_DIS, CYREG_PRT15_INP_DIS
.set Echo_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Echo_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Echo_1__LCD_EN, CYREG_PRT15_LCD_EN
.set Echo_1__MASK, 0x20
.set Echo_1__PORT, 15
.set Echo_1__PRT, CYREG_PRT15_PRT
.set Echo_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Echo_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Echo_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Echo_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Echo_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Echo_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Echo_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Echo_1__PS, CYREG_PRT15_PS
.set Echo_1__SHIFT, 5
.set Echo_1__SLW, CYREG_PRT15_SLW

/* Echo_2 */
.set Echo_2__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Echo_2__0__MASK, 0x10
.set Echo_2__0__PC, CYREG_PRT2_PC4
.set Echo_2__0__PORT, 2
.set Echo_2__0__SHIFT, 4
.set Echo_2__AG, CYREG_PRT2_AG
.set Echo_2__AMUX, CYREG_PRT2_AMUX
.set Echo_2__BIE, CYREG_PRT2_BIE
.set Echo_2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Echo_2__BYP, CYREG_PRT2_BYP
.set Echo_2__CTL, CYREG_PRT2_CTL
.set Echo_2__DM0, CYREG_PRT2_DM0
.set Echo_2__DM1, CYREG_PRT2_DM1
.set Echo_2__DM2, CYREG_PRT2_DM2
.set Echo_2__DR, CYREG_PRT2_DR
.set Echo_2__INP_DIS, CYREG_PRT2_INP_DIS
.set Echo_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Echo_2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Echo_2__LCD_EN, CYREG_PRT2_LCD_EN
.set Echo_2__MASK, 0x10
.set Echo_2__PORT, 2
.set Echo_2__PRT, CYREG_PRT2_PRT
.set Echo_2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Echo_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Echo_2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Echo_2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Echo_2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Echo_2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Echo_2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Echo_2__PS, CYREG_PRT2_PS
.set Echo_2__SHIFT, 4
.set Echo_2__SLW, CYREG_PRT2_SLW

/* Echo_3 */
.set Echo_3__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Echo_3__0__MASK, 0x40
.set Echo_3__0__PC, CYREG_PRT1_PC6
.set Echo_3__0__PORT, 1
.set Echo_3__0__SHIFT, 6
.set Echo_3__AG, CYREG_PRT1_AG
.set Echo_3__AMUX, CYREG_PRT1_AMUX
.set Echo_3__BIE, CYREG_PRT1_BIE
.set Echo_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Echo_3__BYP, CYREG_PRT1_BYP
.set Echo_3__CTL, CYREG_PRT1_CTL
.set Echo_3__DM0, CYREG_PRT1_DM0
.set Echo_3__DM1, CYREG_PRT1_DM1
.set Echo_3__DM2, CYREG_PRT1_DM2
.set Echo_3__DR, CYREG_PRT1_DR
.set Echo_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Echo_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Echo_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Echo_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Echo_3__MASK, 0x40
.set Echo_3__PORT, 1
.set Echo_3__PRT, CYREG_PRT1_PRT
.set Echo_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Echo_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Echo_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Echo_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Echo_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Echo_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Echo_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Echo_3__PS, CYREG_PRT1_PS
.set Echo_3__SHIFT, 6
.set Echo_3__SLW, CYREG_PRT1_SLW

/* Echo_4 */
.set Echo_4__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Echo_4__0__MASK, 0x20
.set Echo_4__0__PC, CYREG_PRT1_PC5
.set Echo_4__0__PORT, 1
.set Echo_4__0__SHIFT, 5
.set Echo_4__AG, CYREG_PRT1_AG
.set Echo_4__AMUX, CYREG_PRT1_AMUX
.set Echo_4__BIE, CYREG_PRT1_BIE
.set Echo_4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Echo_4__BYP, CYREG_PRT1_BYP
.set Echo_4__CTL, CYREG_PRT1_CTL
.set Echo_4__DM0, CYREG_PRT1_DM0
.set Echo_4__DM1, CYREG_PRT1_DM1
.set Echo_4__DM2, CYREG_PRT1_DM2
.set Echo_4__DR, CYREG_PRT1_DR
.set Echo_4__INP_DIS, CYREG_PRT1_INP_DIS
.set Echo_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Echo_4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Echo_4__LCD_EN, CYREG_PRT1_LCD_EN
.set Echo_4__MASK, 0x20
.set Echo_4__PORT, 1
.set Echo_4__PRT, CYREG_PRT1_PRT
.set Echo_4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Echo_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Echo_4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Echo_4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Echo_4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Echo_4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Echo_4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Echo_4__PS, CYREG_PRT1_PS
.set Echo_4__SHIFT, 5
.set Echo_4__SLW, CYREG_PRT1_SLW

/* Segmento */
.set Segmento__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Segmento__0__MASK, 0x01
.set Segmento__0__PC, CYREG_PRT0_PC0
.set Segmento__0__PORT, 0
.set Segmento__0__SHIFT, 0
.set Segmento__1__INTTYPE, CYREG_PICU0_INTTYPE1
.set Segmento__1__MASK, 0x02
.set Segmento__1__PC, CYREG_PRT0_PC1
.set Segmento__1__PORT, 0
.set Segmento__1__SHIFT, 1
.set Segmento__2__INTTYPE, CYREG_PICU0_INTTYPE2
.set Segmento__2__MASK, 0x04
.set Segmento__2__PC, CYREG_PRT0_PC2
.set Segmento__2__PORT, 0
.set Segmento__2__SHIFT, 2
.set Segmento__3__INTTYPE, CYREG_PICU0_INTTYPE3
.set Segmento__3__MASK, 0x08
.set Segmento__3__PC, CYREG_PRT0_PC3
.set Segmento__3__PORT, 0
.set Segmento__3__SHIFT, 3
.set Segmento__4__INTTYPE, CYREG_PICU0_INTTYPE4
.set Segmento__4__MASK, 0x10
.set Segmento__4__PC, CYREG_PRT0_PC4
.set Segmento__4__PORT, 0
.set Segmento__4__SHIFT, 4
.set Segmento__5__INTTYPE, CYREG_PICU0_INTTYPE5
.set Segmento__5__MASK, 0x20
.set Segmento__5__PC, CYREG_PRT0_PC5
.set Segmento__5__PORT, 0
.set Segmento__5__SHIFT, 5
.set Segmento__6__INTTYPE, CYREG_PICU0_INTTYPE6
.set Segmento__6__MASK, 0x40
.set Segmento__6__PC, CYREG_PRT0_PC6
.set Segmento__6__PORT, 0
.set Segmento__6__SHIFT, 6
.set Segmento__7__INTTYPE, CYREG_PICU0_INTTYPE7
.set Segmento__7__MASK, 0x80
.set Segmento__7__PC, CYREG_PRT0_PC7
.set Segmento__7__PORT, 0
.set Segmento__7__SHIFT, 7
.set Segmento__AG, CYREG_PRT0_AG
.set Segmento__AMUX, CYREG_PRT0_AMUX
.set Segmento__BIE, CYREG_PRT0_BIE
.set Segmento__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Segmento__BYP, CYREG_PRT0_BYP
.set Segmento__CTL, CYREG_PRT0_CTL
.set Segmento__DM0, CYREG_PRT0_DM0
.set Segmento__DM1, CYREG_PRT0_DM1
.set Segmento__DM2, CYREG_PRT0_DM2
.set Segmento__DR, CYREG_PRT0_DR
.set Segmento__INP_DIS, CYREG_PRT0_INP_DIS
.set Segmento__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Segmento__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Segmento__LCD_EN, CYREG_PRT0_LCD_EN
.set Segmento__MASK, 0xFF
.set Segmento__PORT, 0
.set Segmento__PRT, CYREG_PRT0_PRT
.set Segmento__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Segmento__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Segmento__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Segmento__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Segmento__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Segmento__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Segmento__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Segmento__PS, CYREG_PRT0_PS
.set Segmento__SHIFT, 0
.set Segmento__SLW, CYREG_PRT0_SLW

/* Clk_100Hz */
.set Clk_100Hz__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clk_100Hz__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clk_100Hz__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clk_100Hz__CFG2_SRC_SEL_MASK, 0x07
.set Clk_100Hz__INDEX, 0x03
.set Clk_100Hz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_100Hz__PM_ACT_MSK, 0x08
.set Clk_100Hz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_100Hz__PM_STBY_MSK, 0x08

/* Clk_200Hz */
.set Clk_200Hz__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clk_200Hz__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clk_200Hz__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clk_200Hz__CFG2_SRC_SEL_MASK, 0x07
.set Clk_200Hz__INDEX, 0x02
.set Clk_200Hz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clk_200Hz__PM_ACT_MSK, 0x04
.set Clk_200Hz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clk_200Hz__PM_STBY_MSK, 0x04

/* Trigger_out */
.set Trigger_out_Sync_ctrl_reg__0__MASK, 0x01
.set Trigger_out_Sync_ctrl_reg__0__POS, 0
.set Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Trigger_out_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Trigger_out_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set Trigger_out_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set Trigger_out_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Trigger_out_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set Trigger_out_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set Trigger_out_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Trigger_out_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set Trigger_out_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Trigger_out_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set Trigger_out_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set Trigger_out_Sync_ctrl_reg__MASK, 0x01
.set Trigger_out_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Trigger_out_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set Trigger_out_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK

/* UART_Atmega */
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set UART_Atmega_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set UART_Atmega_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_Atmega_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_Atmega_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_Atmega_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_Atmega_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_Atmega_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_Atmega_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_Atmega_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_Atmega_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_Atmega_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_Atmega_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_Atmega_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_Atmega_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UART_Atmega_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set UART_Atmega_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Atmega_BUART_sRX_RxSts__3__POS, 3
.set UART_Atmega_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Atmega_BUART_sRX_RxSts__4__POS, 4
.set UART_Atmega_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Atmega_BUART_sRX_RxSts__5__POS, 5
.set UART_Atmega_BUART_sRX_RxSts__MASK, 0x38
.set UART_Atmega_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set UART_Atmega_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_Atmega_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UART_Atmega_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UART_Atmega_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set UART_Atmega_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set UART_Atmega_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_Atmega_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_Atmega_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_Atmega_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_Atmega_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_Atmega_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_Atmega_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_Atmega_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_Atmega_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_Atmega_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_Atmega_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_Atmega_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_Atmega_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_Atmega_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Atmega_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set UART_Atmega_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Atmega_BUART_sTX_TxSts__0__POS, 0
.set UART_Atmega_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Atmega_BUART_sTX_TxSts__1__POS, 1
.set UART_Atmega_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_Atmega_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UART_Atmega_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Atmega_BUART_sTX_TxSts__2__POS, 2
.set UART_Atmega_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Atmega_BUART_sTX_TxSts__3__POS, 3
.set UART_Atmega_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Atmega_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set UART_Atmega_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_Atmega_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set UART_Atmega_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_Atmega_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_Atmega_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_Atmega_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Atmega_IntClock__INDEX, 0x01
.set UART_Atmega_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Atmega_IntClock__PM_ACT_MSK, 0x02
.set UART_Atmega_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Atmega_IntClock__PM_STBY_MSK, 0x02

/* UART_RX_ISR */
.set UART_RX_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RX_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RX_ISR__INTC_MASK, 0x01
.set UART_RX_ISR__INTC_NUMBER, 0
.set UART_RX_ISR__INTC_PRIOR_NUM, 7
.set UART_RX_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RX_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RX_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_Lectura */
.set Timer_Lectura_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_Lectura_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_Lectura_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_Lectura_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_Lectura_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_Lectura_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_Lectura_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_Lectura_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_Lectura_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_Lectura_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_Lectura_TimerHW__PM_ACT_MSK, 0x01
.set Timer_Lectura_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_Lectura_TimerHW__PM_STBY_MSK, 0x01
.set Timer_Lectura_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_Lectura_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_Lectura_TimerHW__SR0, CYREG_TMR0_SR0

/* Timer_Selector */
.set Timer_Selector_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_Selector_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_Selector_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_Selector_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_Selector_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_Selector_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_Selector_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_Selector_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_Selector_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_Selector_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_Selector_TimerHW__PM_ACT_MSK, 0x02
.set Timer_Selector_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_Selector_TimerHW__PM_STBY_MSK, 0x02
.set Timer_Selector_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_Selector_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_Selector_TimerHW__SR0, CYREG_TMR1_SR0

/* Contador_Estado */
.set Contador_Estado_sts_sts_reg__0__MASK, 0x01
.set Contador_Estado_sts_sts_reg__0__POS, 0
.set Contador_Estado_sts_sts_reg__1__MASK, 0x02
.set Contador_Estado_sts_sts_reg__1__POS, 1
.set Contador_Estado_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Contador_Estado_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Contador_Estado_sts_sts_reg__MASK, 0x03
.set Contador_Estado_sts_sts_reg__MASK_REG, CYREG_B0_UDB08_MSK
.set Contador_Estado_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Contador_Estado_sts_sts_reg__STATUS_REG, CYREG_B0_UDB08_ST

/* irq_Activacion_triger */
.set irq_Activacion_triger__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set irq_Activacion_triger__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set irq_Activacion_triger__INTC_MASK, 0x40000
.set irq_Activacion_triger__INTC_NUMBER, 18
.set irq_Activacion_triger__INTC_PRIOR_NUM, 7
.set irq_Activacion_triger__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set irq_Activacion_triger__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set irq_Activacion_triger__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* irq_Activacion_Lectura */
.set irq_Activacion_Lectura__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set irq_Activacion_Lectura__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set irq_Activacion_Lectura__INTC_MASK, 0x02
.set irq_Activacion_Lectura__INTC_NUMBER, 1
.set irq_Activacion_Lectura__INTC_PRIOR_NUM, 7
.set irq_Activacion_Lectura__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set irq_Activacion_Lectura__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set irq_Activacion_Lectura__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000007
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
