
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.176906                       # Number of seconds simulated
sim_ticks                                176906364500                       # Number of ticks simulated
final_tick                               176906364500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  29791                       # Simulator instruction rate (inst/s)
host_op_rate                                    47645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18760367                       # Simulator tick rate (ticks/s)
host_mem_usage                                4862648                       # Number of bytes of host memory used
host_seconds                                  9429.79                       # Real time elapsed on the host
sim_insts                                   280922496                       # Number of instructions simulated
sim_ops                                     449283389                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          161280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16201856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16363136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       161280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        161280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8586944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8586944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           253154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        134171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             911669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           91584359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92496028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        911669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           911669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        48539486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48539486                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        48539486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            911669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          91584359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            141035514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      255674                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134171                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255674                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134171                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16352640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8584000                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16363136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8586944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    164                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9626                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  176906244000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255674                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134171                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  207528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       112414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.806964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.909141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.363086                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63821     56.77%     56.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18573     16.52%     73.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9820      8.74%     82.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4044      3.60%     85.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3231      2.87%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2128      1.89%     90.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1774      1.58%     91.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1883      1.68%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7140      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       112414                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.157869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.016171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    362.661160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8124     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.503630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.479426                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.916636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6133     75.46%     75.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      2.21%     77.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1542     18.97%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              260      3.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8127                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6137301000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10928113500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1277550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24019.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42769.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        92.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        48.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     48.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      13.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   178851                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98358                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     453786.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                387066540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                205711770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               806820000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              318790620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6982925040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3825112680                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            245685600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     24313902330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7898643360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      22979777700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            67964855940                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.185476                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         167876901750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    302844500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2958612000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  93987856500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20568925750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5767953500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  53320172250                       # Time in different power states
system.mem_ctrls_1.actEnergy                415655100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                220899360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1017521400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              381341880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7667019360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4389212610                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            269541120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26660396250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8492194080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      21113365620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            70628421450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            399.241834                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         166576923000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    308067750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3248574000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  85995269500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  22115098750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6772697500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  58466657000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               121056875                       # Number of BP lookups
system.cpu.branchPred.condPredicted         121056875                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8254634                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             88052143                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7154435                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              90767                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        88052143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           65660847                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         22391296                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2241219                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    75583944                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27237820                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        199644                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        495220                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    65248752                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           701                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        353812730                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           68360704                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      697389919                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   121056875                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           72815282                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     276993858                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                16519916                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  632                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2998                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          201                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  65248209                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2223951                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          353618363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.178148                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.524060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                172464762     48.77%     48.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12156854      3.44%     52.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 12381702      3.50%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7560808      2.14%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  8645488      2.44%     60.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 11580176      3.27%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 21849106      6.18%     69.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 15164220      4.29%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 91815247     25.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            353618363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.342150                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.971071                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 53054948                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             147532944                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117614403                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27156110                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8259958                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1033137140                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8259958                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 66577932                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                84684861                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4147                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 128435552                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              65655913                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              988440458                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                393122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               37202781                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9906490                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13098644                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              334                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1377207165                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2371966361                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1439714261                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5239207                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             639719904                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                737487261                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            178                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 116174093                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             92930540                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            37106530                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          14521442                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         12627497                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  912513744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 779                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 759478956                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           5431342                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       463231133                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    622560509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            660                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     353618363                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.147736                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.321420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140970664     39.87%     39.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            39254928     11.10%     50.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            38905417     11.00%     61.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            31727018      8.97%     70.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            31726111      8.97%     79.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            28910193      8.18%     88.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            24154141      6.83%     94.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            12907243      3.65%     98.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             5062648      1.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       353618363                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 8764733     97.76%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4628      0.05%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 127661      1.42%     99.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1800      0.02%     99.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             54202      0.60%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12661      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11940161      1.57%      1.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             628730820     82.78%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18830      0.00%     84.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                281520      0.04%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1470844      0.19%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             87596851     11.53%     96.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28407606      3.74%     99.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          713278      0.09%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         319014      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              759478956                       # Type of FU issued
system.cpu.iq.rate                           2.146556                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8965685                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011805                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1880414311                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1372148852                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    718855617                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6558991                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3603358                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3049065                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              753200111                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3304369                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 764910298                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         11545803                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3371982                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     46006683                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       100525                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7984                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     19237420                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1337                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         59544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8259958                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                65506534                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              13181583                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           912514523                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            327415                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              92930540                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             37106530                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                327                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 265751                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              12583034                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7984                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4021607                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      6227690                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             10249297                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             728593259                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              75556504                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21117117                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    102786488                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 70357875                       # Number of branches executed
system.cpu.iew.exec_stores                   27229984                       # Number of stores executed
system.cpu.iew.exec_rate                     2.059262                       # Inst execution rate
system.cpu.iew.wb_sent                      725066984                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     721904682                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 558159989                       # num instructions producing a value
system.cpu.iew.wb_consumers                 891151506                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.040358                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626336                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       463241912                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8255105                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               4852                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1149301                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    290407219                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.547081                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.143684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    120839655     41.61%     41.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     75919374     26.14%     67.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     32612450     11.23%     78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     22624752      7.79%     86.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10365770      3.57%     90.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6460986      2.22%     92.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1752217      0.60%     93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2672573      0.92%     94.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     17159442      5.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    290407219                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            280922496                       # Number of instructions committed
system.cpu.commit.committedOps              449283389                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       64792967                       # Number of memory references committed
system.cpu.commit.loads                      46923857                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   46149148                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3021630                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 442458715                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778665                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4651898      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        378118653     84.16%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18367      0.00%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.06%     85.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1438076      0.32%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        46382254     10.32%     95.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17556718      3.91%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       541603      0.12%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       312392      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         449283389                       # Class of committed instruction
system.cpu.commit.bw_lim_events              17159442                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1185773078                       # The number of ROB reads
system.cpu.rob.rob_writes                  1888719272                       # The number of ROB writes
system.cpu.timesIdled                            1740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          194367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   280922496                       # Number of Instructions Simulated
system.cpu.committedOps                     449283389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.259467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.259467                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.793986                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.793986                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                952157117                       # number of integer regfile reads
system.cpu.int_regfile_writes               614365163                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5032951                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2755157                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 358341987                       # number of cc regfile reads
system.cpu.cc_regfile_writes                361833836                       # number of cc regfile writes
system.cpu.misc_regfile_reads               258105663                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1631372                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.457274                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81844870                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1631372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.169348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.457274                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          318                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         171966532                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        171966532                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     64613817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        64613817                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17451198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17451198                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      82065015                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         82065015                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     82065015                       # number of overall hits
system.cpu.dcache.overall_hits::total        82065015                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2676875                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2676875                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       425178                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       425178                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3102053                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3102053                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3102053                       # number of overall misses
system.cpu.dcache.overall_misses::total       3102053                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  86982445000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86982445000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14705354909                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14705354909                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 101687799909                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101687799909                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 101687799909                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101687799909                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     67290692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     67290692                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17876376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17876376                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     85167068                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     85167068                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     85167068                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     85167068                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.039781                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039781                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023784                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023784                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.036423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.036423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036423                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32494.025683                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32494.025683                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34586.349503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34586.349503                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32780.806746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32780.806746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32780.806746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32780.806746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       526260                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       112431                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7494                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1154                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.224179                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    97.427210                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1338322                       # number of writebacks
system.cpu.dcache.writebacks::total           1338322                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1469638                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1469638                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           19                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1469657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1469657                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1469657                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1469657                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1207237                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1207237                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       425159                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       425159                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1632396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1632396                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1632396                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1632396                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26519389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26519389500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14278836409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14278836409                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40798225909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40798225909                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40798225909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40798225909                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017941                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023783                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.019167                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019167                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.019167                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019167                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21967.011863                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21967.011863                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33584.697511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33584.697511                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24992.848493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24992.848493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24992.848493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24992.848493                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3568                       # number of replacements
system.cpu.icache.tags.tagsinuse           504.601291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            51224687                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3568                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14356.694787                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   504.601291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.985549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.985549                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          279                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         130500489                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        130500489                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     65243243                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        65243243                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      65243243                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         65243243                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     65243243                       # number of overall hits
system.cpu.icache.overall_hits::total        65243243                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4962                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4962                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4962                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4962                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4962                       # number of overall misses
system.cpu.icache.overall_misses::total          4962                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    320215498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    320215498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    320215498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    320215498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    320215498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    320215498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     65248205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     65248205                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     65248205                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     65248205                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     65248205                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     65248205                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000076                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000076                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64533.554615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64533.554615                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64533.554615                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64533.554615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64533.554615                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64533.554615                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1807                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.140000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3568                       # number of writebacks
system.cpu.icache.writebacks::total              3568                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          882                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          882                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          882                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4080                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4080                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4080                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4080                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4080                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4080                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    265783998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    265783998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    265783998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    265783998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    265783998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    265783998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 65143.136765                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65143.136765                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 65143.136765                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65143.136765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 65143.136765                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65143.136765                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    224158                       # number of replacements
system.l2.tags.tagsinuse                 24970.579041                       # Cycle average of tags in use
system.l2.tags.total_refs                     1751816                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    224158                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.815095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       77.916693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        753.377955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      24139.284394                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.022991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.736672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.762042                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          705                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31682                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26428214                       # Number of tag accesses
system.l2.tags.data_accesses                 26428214                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1338322                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1338322                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3563                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3563                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             318092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318092                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1558                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1558                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1061150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1061150                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1558                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1379242                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1380800                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1558                       # number of overall hits
system.l2.overall_hits::cpu.data              1379242                       # number of overall hits
system.l2.overall_hits::total                 1380800                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           107067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107067                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2522                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       146087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146087                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2522                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              253154                       # number of demand (read+write) misses
system.l2.demand_misses::total                 255676                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2522                       # number of overall misses
system.l2.overall_misses::cpu.data             253154                       # number of overall misses
system.l2.overall_misses::total                255676                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10246759500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10246759500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    243150000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    243150000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13513388000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13513388000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     243150000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   23760147500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24003297500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    243150000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  23760147500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24003297500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1338322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1338322                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3563                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3563                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         425159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            425159                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1207237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1207237                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4080                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1632396                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1636476                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4080                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1632396                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1636476                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251828                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.618137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.618137                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.121009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.121009                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.618137                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.155081                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156236                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.618137                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.155081                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156236                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95704.180560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95704.180560                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 96411.578113                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96411.578113                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 92502.330803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92502.330803                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 96411.578113                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 93856.496441                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93881.699886                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 96411.578113                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 93856.496441                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93881.699886                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               134171                       # number of writebacks
system.l2.writebacks::total                    134171                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107067                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107067                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2521                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       146087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146087                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         253154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            255675                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        253154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           255675                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9176089500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9176089500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    217919500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    217919500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12052518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12052518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    217919500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21228607500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21446527000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    217919500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21228607500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21446527000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251828                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.617892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.617892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.121009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.121009                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.617892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.155081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.617892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.155081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156235                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85704.180560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85704.180560                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 86441.689806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86441.689806                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 82502.330803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82502.330803                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 86441.689806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 83856.496441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83881.986897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 86441.689806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 83856.496441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83881.986897                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        478382                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       222708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             148607                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       134171                       # Transaction distribution
system.membus.trans_dist::CleanEvict            88537                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107067                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107067                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        148607                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       734056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       734056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 734056                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24950080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24950080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24950080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            255674                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  255674    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              255674                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1074555500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1364650500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3271416                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1634940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1451                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1451                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 176906364500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1211316                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1472493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3568                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          383037                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           425159                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          425159                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4080                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1207237                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        11727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4896164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4907891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       489408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190125952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190615360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224158                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8586944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1860634                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027963                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1859178     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1456      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1860634                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2977598000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6119498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2448597992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
