[INF:CM0023] Creating log file ../../build/tests/GenerateModule/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.v".

[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.v".

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<262> s<261> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<small_test> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<149> c<1> s<33> l<1>
n<> u<6> t<Signing_Signed> p<17> s<16> l<3>
n<3> u<7> t<IntConst> p<8> l<3>
n<> u<8> t<Primary_literal> p<9> c<7> l<3>
n<> u<9> t<Constant_primary> p<10> c<8> l<3>
n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3>
n<0> u<11> t<IntConst> p<12> l<3>
n<> u<12> t<Primary_literal> p<13> c<11> l<3>
n<> u<13> t<Constant_primary> p<14> c<12> l<3>
n<> u<14> t<Constant_expression> p<15> c<13> l<3>
n<> u<15> t<Constant_range> p<16> c<10> l<3>
n<> u<16> t<Packed_dimension> p<17> c<15> l<3>
n<> u<17> t<Data_type_or_implicit> p<27> c<6> s<26> l<3>
n<SIZE> u<18> t<StringConst> p<25> s<24> l<3>
n<5> u<19> t<IntConst> p<20> l<3>
n<> u<20> t<Primary_literal> p<21> c<19> l<3>
n<> u<21> t<Constant_primary> p<22> c<20> l<3>
n<> u<22> t<Constant_expression> p<23> c<21> l<3>
n<> u<23> t<Constant_mintypmax_expression> p<24> c<22> l<3>
n<> u<24> t<Constant_param_expression> p<25> c<23> l<3>
n<> u<25> t<Param_assignment> p<26> c<18> l<3>
n<> u<26> t<List_of_param_assignments> p<27> c<25> l<3>
n<> u<27> t<Parameter_declaration> p<28> c<17> l<3>
n<> u<28> t<Package_or_generate_item_declaration> p<29> c<27> l<3>
n<> u<29> t<Module_or_generate_item_declaration> p<30> c<28> l<3>
n<> u<30> t<Module_common_item> p<31> c<29> l<3>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<3>
n<> u<32> t<Non_port_module_item> p<33> c<31> l<3>
n<> u<33> t<Module_item> p<149> c<32> s<42> l<3>
n<i> u<34> t<StringConst> p<36> s<35> l<5>
n<m> u<35> t<StringConst> p<36> l<5>
n<> u<36> t<Identifier_list> p<37> c<34> l<5>
n<> u<37> t<Genvar_declaration> p<38> c<36> l<5>
n<> u<38> t<Module_or_generate_item_declaration> p<39> c<37> l<5>
n<> u<39> t<Module_common_item> p<40> c<38> l<5>
n<> u<40> t<Module_or_generate_item> p<41> c<39> l<5>
n<> u<41> t<Non_port_module_item> p<42> c<40> l<5>
n<> u<42> t<Module_item> p<149> c<41> s<148> l<5>
n<i> u<43> t<StringConst> p<48> s<47> l<7>
n<0> u<44> t<IntConst> p<45> l<7>
n<> u<45> t<Primary_literal> p<46> c<44> l<7>
n<> u<46> t<Constant_primary> p<47> c<45> l<7>
n<> u<47> t<Constant_expression> p<48> c<46> l<7>
n<> u<48> t<Genvar_decl_assignment> p<143> c<43> s<58> l<7>
n<i> u<49> t<StringConst> p<50> l<7>
n<> u<50> t<Primary_literal> p<51> c<49> l<7>
n<> u<51> t<Constant_primary> p<52> c<50> l<7>
n<> u<52> t<Constant_expression> p<58> c<51> s<53> l<7>
n<> u<53> t<BinOp_Less> p<58> s<57> l<7>
n<SIZE> u<54> t<StringConst> p<55> l<7>
n<> u<55> t<Primary_literal> p<56> c<54> l<7>
n<> u<56> t<Constant_primary> p<57> c<55> l<7>
n<> u<57> t<Constant_expression> p<58> c<56> l<7>
n<> u<58> t<Constant_expression> p<143> c<52> s<71> l<7>
n<i> u<59> t<StringConst> p<71> s<60> l<7>
n<> u<60> t<AssignOp_Assign> p<71> s<70> l<7>
n<i> u<61> t<StringConst> p<62> l<7>
n<> u<62> t<Primary_literal> p<63> c<61> l<7>
n<> u<63> t<Constant_primary> p<64> c<62> l<7>
n<> u<64> t<Constant_expression> p<70> c<63> s<65> l<7>
n<> u<65> t<BinOp_Plus> p<70> s<69> l<7>
n<1> u<66> t<IntConst> p<67> l<7>
n<> u<67> t<Primary_literal> p<68> c<66> l<7>
n<> u<68> t<Constant_primary> p<69> c<67> l<7>
n<> u<69> t<Constant_expression> p<70> c<68> l<7>
n<> u<70> t<Constant_expression> p<71> c<64> l<7>
n<> u<71> t<Genvar_assignment> p<143> c<59> s<142> l<7>
n<B1> u<72> t<StringConst> p<142> s<81> l<7>
n<M1> u<73> t<StringConst> p<79> s<78> l<9>
n<N1> u<74> t<StringConst> p<75> l<9>
n<> u<75> t<Name_of_instance> p<78> c<74> s<77> l<9>
n<> u<76> t<Ordered_port_connection> p<77> l<9>
n<> u<77> t<List_of_port_connections> p<78> c<76> l<9>
n<> u<78> t<Hierarchical_instance> p<79> c<75> l<9>
n<> u<79> t<Module_instantiation> p<80> c<73> l<9>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<9>
n<> u<81> t<Generate_module_item> p<142> c<80> s<140> l<9>
n<i> u<82> t<StringConst> p<83> l<11>
n<> u<83> t<Primary_literal> p<84> c<82> l<11>
n<> u<84> t<Constant_primary> p<85> c<83> l<11>
n<> u<85> t<Constant_expression> p<91> c<84> s<86> l<11>
n<> u<86> t<BinOp_GreatEqual> p<91> s<90> l<11>
n<1> u<87> t<IntConst> p<88> l<11>
n<> u<88> t<Primary_literal> p<89> c<87> l<11>
n<> u<89> t<Constant_primary> p<90> c<88> l<11>
n<> u<90> t<Constant_expression> p<91> c<89> l<11>
n<> u<91> t<Constant_expression> p<139> c<85> s<138> l<11>
n<B4> u<92> t<StringConst> p<137> s<135> l<11>
n<m> u<93> t<StringConst> p<98> s<97> l<12>
n<i> u<94> t<StringConst> p<95> l<12>
n<> u<95> t<Primary_literal> p<96> c<94> l<12>
n<> u<96> t<Constant_primary> p<97> c<95> l<12>
n<> u<97> t<Constant_expression> p<98> c<96> l<12>
n<> u<98> t<Genvar_decl_assignment> p<134> c<93> s<108> l<12>
n<m> u<99> t<StringConst> p<100> l<12>
n<> u<100> t<Primary_literal> p<101> c<99> l<12>
n<> u<101> t<Constant_primary> p<102> c<100> l<12>
n<> u<102> t<Constant_expression> p<108> c<101> s<103> l<12>
n<> u<103> t<BinOp_Less> p<108> s<107> l<12>
n<SIZE> u<104> t<StringConst> p<105> l<12>
n<> u<105> t<Primary_literal> p<106> c<104> l<12>
n<> u<106> t<Constant_primary> p<107> c<105> l<12>
n<> u<107> t<Constant_expression> p<108> c<106> l<12>
n<> u<108> t<Constant_expression> p<134> c<102> s<121> l<12>
n<m> u<109> t<StringConst> p<121> s<110> l<12>
n<> u<110> t<AssignOp_Assign> p<121> s<120> l<12>
n<m> u<111> t<StringConst> p<112> l<12>
n<> u<112> t<Primary_literal> p<113> c<111> l<12>
n<> u<113> t<Constant_primary> p<114> c<112> l<12>
n<> u<114> t<Constant_expression> p<120> c<113> s<115> l<12>
n<> u<115> t<BinOp_Plus> p<120> s<119> l<12>
n<1> u<116> t<IntConst> p<117> l<12>
n<> u<117> t<Primary_literal> p<118> c<116> l<12>
n<> u<118> t<Constant_primary> p<119> c<117> l<12>
n<> u<119> t<Constant_expression> p<120> c<118> l<12>
n<> u<120> t<Constant_expression> p<121> c<114> l<12>
n<> u<121> t<Genvar_assignment> p<134> c<109> s<133> l<12>
n<B5> u<122> t<StringConst> p<133> s<131> l<12>
n<M4> u<123> t<StringConst> p<129> s<128> l<13>
n<N4> u<124> t<StringConst> p<125> l<13>
n<> u<125> t<Name_of_instance> p<128> c<124> s<127> l<13>
n<> u<126> t<Ordered_port_connection> p<127> l<13>
n<> u<127> t<List_of_port_connections> p<128> c<126> l<13>
n<> u<128> t<Hierarchical_instance> p<129> c<125> l<13>
n<> u<129> t<Module_instantiation> p<130> c<123> l<13>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<13>
n<> u<131> t<Generate_module_item> p<133> c<130> s<132> l<13>
n<> u<132> t<End> p<133> l<14>
n<> u<133> t<Generate_module_named_block> p<134> c<122> l<12>
n<> u<134> t<Generate_module_loop_statement> p<135> c<98> l<12>
n<> u<135> t<Generate_module_item> p<137> c<134> s<136> l<12>
n<> u<136> t<End> p<137> l<15>
n<> u<137> t<Generate_module_block> p<138> c<92> l<11>
n<> u<138> t<Generate_module_item> p<139> c<137> l<11>
n<> u<139> t<Generate_module_conditional_statement> p<140> c<91> l<11>
n<> u<140> t<Generate_module_item> p<142> c<139> s<141> l<11>
n<> u<141> t<End> p<142> l<16>
n<> u<142> t<Generate_module_named_block> p<143> c<72> l<7>
n<> u<143> t<Generate_module_loop_statement> p<144> c<48> l<7>
n<> u<144> t<Generate_module_item> p<146> c<143> s<145> l<7>
n<> u<145> t<Endgenerate> p<146> l<17>
n<> u<146> t<Generated_module_instantiation> p<147> c<144> l<6>
n<> u<147> t<Non_port_module_item> p<148> c<146> l<6>
n<> u<148> t<Module_item> p<149> c<147> l<6>
n<> u<149> t<Module_declaration> p<150> c<5> l<1>
n<> u<150> t<Description> p<261> c<149> s<260> l<1>
n<> u<151> t<Module_keyword> p<186> s<152> l<21>
n<top> u<152> t<StringConst> p<186> s<185> l<21>
n<> u<153> t<PortDir_Inp> p<166> s<165> l<21>
n<2> u<154> t<IntConst> p<155> l<21>
n<> u<155> t<Primary_literal> p<156> c<154> l<21>
n<> u<156> t<Constant_primary> p<157> c<155> l<21>
n<> u<157> t<Constant_expression> p<162> c<156> s<161> l<21>
n<0> u<158> t<IntConst> p<159> l<21>
n<> u<159> t<Primary_literal> p<160> c<158> l<21>
n<> u<160> t<Constant_primary> p<161> c<159> l<21>
n<> u<161> t<Constant_expression> p<162> c<160> l<21>
n<> u<162> t<Constant_range> p<163> c<157> l<21>
n<> u<163> t<Packed_dimension> p<164> c<162> l<21>
n<> u<164> t<Data_type_or_implicit> p<165> c<163> l<21>
n<> u<165> t<Net_port_type> p<166> c<164> l<21>
n<> u<166> t<Net_port_header> p<168> c<153> s<167> l<21>
n<a> u<167> t<StringConst> p<168> l<21>
n<> u<168> t<Ansi_port_declaration> p<185> c<166> s<184> l<21>
n<> u<169> t<PortDir_Out> p<182> s<181> l<21>
n<2> u<170> t<IntConst> p<171> l<21>
n<> u<171> t<Primary_literal> p<172> c<170> l<21>
n<> u<172> t<Constant_primary> p<173> c<171> l<21>
n<> u<173> t<Constant_expression> p<178> c<172> s<177> l<21>
n<0> u<174> t<IntConst> p<175> l<21>
n<> u<175> t<Primary_literal> p<176> c<174> l<21>
n<> u<176> t<Constant_primary> p<177> c<175> l<21>
n<> u<177> t<Constant_expression> p<178> c<176> l<21>
n<> u<178> t<Constant_range> p<179> c<173> l<21>
n<> u<179> t<Packed_dimension> p<180> c<178> l<21>
n<> u<180> t<Data_type_or_implicit> p<181> c<179> l<21>
n<> u<181> t<Net_port_type> p<182> c<180> l<21>
n<> u<182> t<Net_port_header> p<184> c<169> s<183> l<21>
n<b> u<183> t<StringConst> p<184> l<21>
n<> u<184> t<Ansi_port_declaration> p<185> c<182> l<21>
n<> u<185> t<List_of_port_declarations> p<186> c<168> l<21>
n<> u<186> t<Module_ansi_header> p<259> c<151> s<202> l<21>
n<> u<187> t<Data_type_or_implicit> p<197> s<196> l<22>
n<toto> u<188> t<StringConst> p<195> s<194> l<22>
n<> u<189> t<Number_1Tickb1> p<190> l<22>
n<> u<190> t<Primary_literal> p<191> c<189> l<22>
n<> u<191> t<Constant_primary> p<192> c<190> l<22>
n<> u<192> t<Constant_expression> p<193> c<191> l<22>
n<> u<193> t<Constant_mintypmax_expression> p<194> c<192> l<22>
n<> u<194> t<Constant_param_expression> p<195> c<193> l<22>
n<> u<195> t<Param_assignment> p<196> c<188> l<22>
n<> u<196> t<List_of_param_assignments> p<197> c<195> l<22>
n<> u<197> t<Parameter_declaration> p<198> c<187> l<22>
n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<22>
n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<22>
n<> u<200> t<Module_common_item> p<201> c<199> l<22>
n<> u<201> t<Module_or_generate_item> p<202> c<200> l<22>
n<> u<202> t<Non_port_module_item> p<259> c<201> s<258> l<22>
n<i> u<203> t<StringConst> p<208> s<207> l<23>
n<0> u<204> t<IntConst> p<205> l<23>
n<> u<205> t<Primary_literal> p<206> c<204> l<23>
n<> u<206> t<Constant_primary> p<207> c<205> l<23>
n<> u<207> t<Constant_expression> p<208> c<206> l<23>
n<> u<208> t<Genvar_initialization> p<255> c<203> s<218> l<23>
n<i> u<209> t<StringConst> p<210> l<23>
n<> u<210> t<Primary_literal> p<211> c<209> l<23>
n<> u<211> t<Constant_primary> p<212> c<210> l<23>
n<> u<212> t<Constant_expression> p<218> c<211> s<213> l<23>
n<> u<213> t<BinOp_Less> p<218> s<217> l<23>
n<3> u<214> t<IntConst> p<215> l<23>
n<> u<215> t<Primary_literal> p<216> c<214> l<23>
n<> u<216> t<Constant_primary> p<217> c<215> l<23>
n<> u<217> t<Constant_expression> p<218> c<216> l<23>
n<> u<218> t<Constant_expression> p<255> c<212> s<221> l<23>
n<i> u<219> t<StringConst> p<221> s<220> l<23>
n<> u<220> t<IncDec_PlusPlus> p<221> l<23>
n<> u<221> t<Genvar_iteration> p<255> c<219> s<254> l<23>
n<b> u<222> t<StringConst> p<223> l<24>
n<> u<223> t<Ps_or_hierarchical_identifier> p<230> c<222> s<229> l<24>
n<i> u<224> t<StringConst> p<225> l<24>
n<> u<225> t<Primary_literal> p<226> c<224> l<24>
n<> u<226> t<Constant_primary> p<227> c<225> l<24>
n<> u<227> t<Constant_expression> p<228> c<226> l<24>
n<> u<228> t<Constant_bit_select> p<229> c<227> l<24>
n<> u<229> t<Constant_select> p<230> c<228> l<24>
n<> u<230> t<Net_lvalue> p<247> c<223> s<246> l<24>
n<a> u<231> t<StringConst> p<244> s<243> l<24>
n<2> u<232> t<IntConst> p<233> l<24>
n<> u<233> t<Primary_literal> p<234> c<232> l<24>
n<> u<234> t<Primary> p<235> c<233> l<24>
n<> u<235> t<Expression> p<241> c<234> s<236> l<24>
n<> u<236> t<BinOp_Minus> p<241> s<240> l<24>
n<i> u<237> t<StringConst> p<238> l<24>
n<> u<238> t<Primary_literal> p<239> c<237> l<24>
n<> u<239> t<Primary> p<240> c<238> l<24>
n<> u<240> t<Expression> p<241> c<239> l<24>
n<> u<241> t<Expression> p<242> c<235> l<24>
n<> u<242> t<Bit_select> p<243> c<241> l<24>
n<> u<243> t<Select> p<244> c<242> l<24>
n<> u<244> t<Complex_func_call> p<245> c<231> l<24>
n<> u<245> t<Primary> p<246> c<244> l<24>
n<> u<246> t<Expression> p<247> c<245> l<24>
n<> u<247> t<Net_assignment> p<248> c<230> l<24>
n<> u<248> t<List_of_net_assignments> p<249> c<247> l<24>
n<> u<249> t<Continuous_assign> p<250> c<248> l<24>
n<> u<250> t<Module_common_item> p<251> c<249> l<24>
n<> u<251> t<Module_or_generate_item> p<252> c<250> l<24>
n<> u<252> t<Generate_item> p<254> c<251> s<253> l<24>
n<> u<253> t<End> p<254> l<25>
n<> u<254> t<Generate_block> p<255> c<252> l<23>
n<> u<255> t<Loop_generate_construct> p<256> c<208> l<23>
n<> u<256> t<Module_common_item> p<257> c<255> l<23>
n<> u<257> t<Module_or_generate_item> p<258> c<256> l<23>
n<> u<258> t<Non_port_module_item> p<259> c<257> l<23>
n<> u<259> t<Module_declaration> p<260> c<186> l<21>
n<> u<260> t<Description> p<261> c<259> l<21>
n<> u<261> t<Source_text> p<262> c<150> l<1>
n<> u<262> t<Top_level_rule> l<1>
[WRN:PA0205] top.v:1: No timescale set for "small_test".

[WRN:PA0205] top.v:21: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] top.v:1: Compile module "work@small_test".

[INF:CP0303] top.v:21: Compile module "work@top".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] top.v:21: Implicit port type (wire) for "b".

[INF:EL0526] Design Elaboration...

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[0]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[1]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[1].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[1]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[2]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[3]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[1].B4.B5[4]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[2]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[2].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[2].B4.B5[2]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[2].B4.B5[3]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[2].B4.B5[4]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[3]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[3].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[3].B4.B5[3]".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[3].B4.B5[4]".

[INF:CP0335] top.v:7: Compile generate block "work@small_test.B1[4]".

[INF:CP0335] top.v:11: Compile generate block "work@small_test.B1[4].B4".

[INF:CP0335] top.v:12: Compile generate block "work@small_test.B1[4].B4.B5[4]".

[INF:CP0335] top.v:23: Compile generate block "work@top.genblk1[0]".

[INF:CP0335] top.v:23: Compile generate block "work@top.genblk1[1]".

[INF:CP0335] top.v:23: Compile generate block "work@top.genblk1[2]".

Instance tree:
[TOP] work@small_test work@small_test
[TOP] work@top work@top
[SCO] work@small_test.B1[0] work@small_test.B1[0]
[SCO] work@small_test.B1[1] work@small_test.B1[1]
[SCO] work@small_test.B1[2] work@small_test.B1[2]
[SCO] work@small_test.B1[3] work@small_test.B1[3]
[SCO] work@small_test.B1[4] work@small_test.B1[4]
[SCO] work@top.genblk1[0] work@top.genblk1[0]
[SCO] work@top.genblk1[1] work@top.genblk1[1]
[SCO] work@top.genblk1[2] work@top.genblk1[2]
[MOD] work@small_test.B1[0]::M1 [U] work@small_test.B1[0].N1
[MOD] work@small_test.B1[1]::M1 [U] work@small_test.B1[1].N1
[SCO] work@small_test.B1[1].B4 work@small_test.B1[1].B4
[MOD] work@small_test.B1[2]::M1 [U] work@small_test.B1[2].N1
[SCO] work@small_test.B1[2].B4 work@small_test.B1[2].B4
[MOD] work@small_test.B1[3]::M1 [U] work@small_test.B1[3].N1
[SCO] work@small_test.B1[3].B4 work@small_test.B1[3].B4
[MOD] work@small_test.B1[4]::M1 [U] work@small_test.B1[4].N1
[SCO] work@small_test.B1[4].B4 work@small_test.B1[4].B4
[SCO] work@small_test.B1[1].B4.B5[1] work@small_test.B1[1].B4.B5[1]
[SCO] work@small_test.B1[1].B4.B5[2] work@small_test.B1[1].B4.B5[2]
[SCO] work@small_test.B1[1].B4.B5[3] work@small_test.B1[1].B4.B5[3]
[SCO] work@small_test.B1[1].B4.B5[4] work@small_test.B1[1].B4.B5[4]
[SCO] work@small_test.B1[2].B4.B5[2] work@small_test.B1[2].B4.B5[2]
[SCO] work@small_test.B1[2].B4.B5[3] work@small_test.B1[2].B4.B5[3]
[SCO] work@small_test.B1[2].B4.B5[4] work@small_test.B1[2].B4.B5[4]
[SCO] work@small_test.B1[3].B4.B5[3] work@small_test.B1[3].B4.B5[3]
[SCO] work@small_test.B1[3].B4.B5[4] work@small_test.B1[3].B4.B5[4]
[SCO] work@small_test.B1[4].B4.B5[4] work@small_test.B1[4].B4.B5[4]
[MOD] work@small_test.B1[1].B4.B5[1]::M4 [U] work@small_test.B1[1].B4.B5[1].N4
[MOD] work@small_test.B1[1].B4.B5[2]::M4 [U] work@small_test.B1[1].B4.B5[2].N4
[MOD] work@small_test.B1[1].B4.B5[3]::M4 [U] work@small_test.B1[1].B4.B5[3].N4
[MOD] work@small_test.B1[1].B4.B5[4]::M4 [U] work@small_test.B1[1].B4.B5[4].N4
[MOD] work@small_test.B1[2].B4.B5[2]::M4 [U] work@small_test.B1[2].B4.B5[2].N4
[MOD] work@small_test.B1[2].B4.B5[3]::M4 [U] work@small_test.B1[2].B4.B5[3].N4
[MOD] work@small_test.B1[2].B4.B5[4]::M4 [U] work@small_test.B1[2].B4.B5[4].N4
[MOD] work@small_test.B1[3].B4.B5[3]::M4 [U] work@small_test.B1[3].B4.B5[3].N4
[MOD] work@small_test.B1[3].B4.B5[4]::M4 [U] work@small_test.B1[3].B4.B5[4].N4
[MOD] work@small_test.B1[4].B4.B5[4]::M4 [U] work@small_test.B1[4].B4.B5[4].N4

[NTE:EL0503] top.v:1: Top level module "work@small_test".

[NTE:EL0503] top.v:21: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[0]::M1".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[1]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[1]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[2]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[3]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[1].B4.B5[4]::M4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[2]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[2].B4.B5[2]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[2].B4.B5[3]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[2].B4.B5[4]::M4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[3]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[3].B4.B5[3]::M4".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[3].B4.B5[4]::M4".

[WRN:EL0500] top.v:9: Cannot find a module definition for "work@small_test.B1[4]::M1".

[WRN:EL0500] top.v:13: Cannot find a module definition for "work@small_test.B1[4].B4.B5[4]::M4".

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 5.

[NTE:EL0510] Nb instances: 17.

[NTE:EL0511] Nb leaf instances: 15.

[WRN:EL0512] Nb undefined modules: 15.

[WRN:EL0513] Nb undefined instances: 15.

[NTE:EL0523] top.v:1: Instance "work@small_test".

[NTE:EL0523] top.v:21: Instance "work@top".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[0]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[1]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[2]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[3]".

[NTE:EL0522] top.v:7: Scope "work@small_test.B1[4]".

[NTE:EL0522] top.v:23: Scope "work@top.genblk1[0]".

[NTE:EL0522] top.v:23: Scope "work@top.genblk1[1]".

[NTE:EL0522] top.v:23: Scope "work@top.genblk1[2]".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[0].N1".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[1].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[1].B4".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[2].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[2].B4".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[3].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[3].B4".

[NTE:EL0523] top.v:9: Instance "work@small_test.B1[4].N1".

[NTE:EL0522] top.v:11: Scope "work@small_test.B1[4].B4".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[1]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[2]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[3]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[1].B4.B5[4]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[2].B4.B5[2]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[2].B4.B5[3]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[2].B4.B5[4]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[3].B4.B5[3]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[3].B4.B5[4]".

[NTE:EL0522] top.v:12: Scope "work@small_test.B1[4].B4.B5[4]".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[1].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[2].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[3].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[1].B4.B5[4].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[2].B4.B5[2].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[2].B4.B5[3].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[2].B4.B5[4].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[3].B4.B5[3].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[3].B4.B5[4].N4".

[NTE:EL0523] top.v:13: Instance "work@small_test.B1[4].B4.B5[4].N4".

====== UHDM =======
design: (work@small_test), id:98
|vpiName:work@small_test
|uhdmallPackages:
\_package: builtin, id:99, parent:work@small_test
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:100
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:101
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:102
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:103
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), id:104, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:4, parent:work@small_test
  |vpiName:work@mailbox
|uhdmallClasses:
\_class_defn: (work@process), id:105, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:33, parent:work@small_test
  |vpiName:work@process
|uhdmallClasses:
\_class_defn: (work@semaphore), id:106, file:/home/alain/Surelog/build/bin/sv/builtin.sv, line:58, parent:work@small_test
  |vpiName:work@semaphore
|uhdmallModules:
\_module: work@small_test, id:107, file:top.v, line:1, parent:work@small_test
  |vpiDefName:work@small_test
  |vpiFullName:work@small_test
  |vpiParamAssign:
  \_param_assign: , id:4, line:3
    |vpiRhs:
    \_constant: , id:5, line:3
      |vpiConstType:7
      |vpiSize:32
      |INT:5
    |vpiLhs:
    \_parameter: (SIZE), id:3, line:3
      |vpiName:SIZE
  |vpiParameter:
  \_parameter: (SIZE), id:3, line:3
|uhdmallModules:
\_module: work@top, id:108, file:top.v, line:21, parent:work@small_test
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiPort:
  \_port: (a), id:109, line:21
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:112
      |vpiActual:
      \_logic_net: (a), id:111, line:21
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), id:110, line:21
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:114
      |vpiActual:
      \_logic_net: (b), id:113, line:21
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiNet:
  \_logic_net: (a), id:111, line:21
  |vpiNet:
  \_logic_net: (b), id:113, line:21
  |vpiParamAssign:
  \_param_assign: , id:7, line:22
    |vpiRhs:
    \_constant: , id:8, line:22
      |vpiConstType:3
      |vpiSize:1
      |BIN:1
    |vpiLhs:
    \_parameter: (toto), id:6, line:22
      |vpiName:toto
  |vpiParameter:
  \_parameter: (toto), id:6, line:22
|uhdmtopModules:
\_module: work@small_test (work@small_test), id:115, file:top.v, line:1
  |vpiDefName:work@small_test
  |vpiName:work@small_test
  |vpiGenScopeArray:
  \_gen_scope_array: (B1[0]), id:117, line:7, parent:work@small_test
    |vpiName:B1[0]
    |vpiFullName:work@small_test.B1[0]
    |vpiGenScope:
    \_gen_scope: , id:118, parent:B1[0]
      |vpiFullName:work@small_test.B1[0]
      |vpiModule:
      \_module: work@small_test.B1[0]::M1 (N1), id:120, file:top.v, line:9
        |vpiDefName:work@small_test.B1[0]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[0].N1
      |vpiParameter:
      \_parameter: (i), id:119, line:7
        |vpiName:i
        |INT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (B1[1]), id:121, line:7, parent:work@small_test
    |vpiName:B1[1]
    |vpiFullName:work@small_test.B1[1]
    |vpiGenScope:
    \_gen_scope: , id:122, parent:B1[1]
      |vpiFullName:work@small_test.B1[1]
      |vpiModule:
      \_module: work@small_test.B1[1]::M1 (N1), id:124, file:top.v, line:9
        |vpiDefName:work@small_test.B1[1]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[1].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (B4), id:125, line:11
        |vpiName:B4
        |vpiFullName:work@small_test.B1[1].B4
        |vpiGenScope:
        \_gen_scope: , id:126, parent:B4
          |vpiFullName:work@small_test.B1[1].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[1]), id:127, line:12
            |vpiName:B5[1]
            |vpiFullName:work@small_test.B1[1].B4.B5[1]
            |vpiGenScope:
            \_gen_scope: , id:128, parent:B5[1]
              |vpiFullName:work@small_test.B1[1].B4.B5[1]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[1]::M4 (N4), id:130, file:top.v, line:13
                |vpiDefName:work@small_test.B1[1].B4.B5[1]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[1].N4
              |vpiParameter:
              \_parameter: (m), id:129, line:12
                |vpiName:m
                |INT:1
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[2]), id:131, line:12
            |vpiName:B5[2]
            |vpiFullName:work@small_test.B1[1].B4.B5[2]
            |vpiGenScope:
            \_gen_scope: , id:132, parent:B5[2]
              |vpiFullName:work@small_test.B1[1].B4.B5[2]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[2]::M4 (N4), id:134, file:top.v, line:13
                |vpiDefName:work@small_test.B1[1].B4.B5[2]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[2].N4
              |vpiParameter:
              \_parameter: (m), id:133, line:12
                |vpiName:m
                |INT:2
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[3]), id:135, line:12
            |vpiName:B5[3]
            |vpiFullName:work@small_test.B1[1].B4.B5[3]
            |vpiGenScope:
            \_gen_scope: , id:136, parent:B5[3]
              |vpiFullName:work@small_test.B1[1].B4.B5[3]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[3]::M4 (N4), id:138, file:top.v, line:13
                |vpiDefName:work@small_test.B1[1].B4.B5[3]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[3].N4
              |vpiParameter:
              \_parameter: (m), id:137, line:12
                |vpiName:m
                |INT:3
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[4]), id:139, line:12
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[1].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: , id:140, parent:B5[4]
              |vpiFullName:work@small_test.B1[1].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[1].B4.B5[4]::M4 (N4), id:142, file:top.v, line:13
                |vpiDefName:work@small_test.B1[1].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[1].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (m), id:141, line:12
                |vpiName:m
                |INT:4
      |vpiParameter:
      \_parameter: (i), id:123, line:7
        |vpiName:i
        |INT:1
  |vpiGenScopeArray:
  \_gen_scope_array: (B1[2]), id:143, line:7, parent:work@small_test
    |vpiName:B1[2]
    |vpiFullName:work@small_test.B1[2]
    |vpiGenScope:
    \_gen_scope: , id:144, parent:B1[2]
      |vpiFullName:work@small_test.B1[2]
      |vpiModule:
      \_module: work@small_test.B1[2]::M1 (N1), id:146, file:top.v, line:9
        |vpiDefName:work@small_test.B1[2]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[2].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (B4), id:147, line:11
        |vpiName:B4
        |vpiFullName:work@small_test.B1[2].B4
        |vpiGenScope:
        \_gen_scope: , id:148, parent:B4
          |vpiFullName:work@small_test.B1[2].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[2]), id:149, line:12
            |vpiName:B5[2]
            |vpiFullName:work@small_test.B1[2].B4.B5[2]
            |vpiGenScope:
            \_gen_scope: , id:150, parent:B5[2]
              |vpiFullName:work@small_test.B1[2].B4.B5[2]
              |vpiModule:
              \_module: work@small_test.B1[2].B4.B5[2]::M4 (N4), id:152, file:top.v, line:13
                |vpiDefName:work@small_test.B1[2].B4.B5[2]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[2].B4.B5[2].N4
              |vpiParameter:
              \_parameter: (m), id:151, line:12
                |vpiName:m
                |INT:2
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[3]), id:153, line:12
            |vpiName:B5[3]
            |vpiFullName:work@small_test.B1[2].B4.B5[3]
            |vpiGenScope:
            \_gen_scope: , id:154, parent:B5[3]
              |vpiFullName:work@small_test.B1[2].B4.B5[3]
              |vpiModule:
              \_module: work@small_test.B1[2].B4.B5[3]::M4 (N4), id:156, file:top.v, line:13
                |vpiDefName:work@small_test.B1[2].B4.B5[3]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[2].B4.B5[3].N4
              |vpiParameter:
              \_parameter: (m), id:155, line:12
                |vpiName:m
                |INT:3
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[4]), id:157, line:12
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[2].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: , id:158, parent:B5[4]
              |vpiFullName:work@small_test.B1[2].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[2].B4.B5[4]::M4 (N4), id:160, file:top.v, line:13
                |vpiDefName:work@small_test.B1[2].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[2].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (m), id:159, line:12
                |vpiName:m
                |INT:4
      |vpiParameter:
      \_parameter: (i), id:145, line:7
        |vpiName:i
        |INT:2
  |vpiGenScopeArray:
  \_gen_scope_array: (B1[3]), id:161, line:7, parent:work@small_test
    |vpiName:B1[3]
    |vpiFullName:work@small_test.B1[3]
    |vpiGenScope:
    \_gen_scope: , id:162, parent:B1[3]
      |vpiFullName:work@small_test.B1[3]
      |vpiModule:
      \_module: work@small_test.B1[3]::M1 (N1), id:164, file:top.v, line:9
        |vpiDefName:work@small_test.B1[3]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[3].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (B4), id:165, line:11
        |vpiName:B4
        |vpiFullName:work@small_test.B1[3].B4
        |vpiGenScope:
        \_gen_scope: , id:166, parent:B4
          |vpiFullName:work@small_test.B1[3].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[3]), id:167, line:12
            |vpiName:B5[3]
            |vpiFullName:work@small_test.B1[3].B4.B5[3]
            |vpiGenScope:
            \_gen_scope: , id:168, parent:B5[3]
              |vpiFullName:work@small_test.B1[3].B4.B5[3]
              |vpiModule:
              \_module: work@small_test.B1[3].B4.B5[3]::M4 (N4), id:170, file:top.v, line:13
                |vpiDefName:work@small_test.B1[3].B4.B5[3]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[3].B4.B5[3].N4
              |vpiParameter:
              \_parameter: (m), id:169, line:12
                |vpiName:m
                |INT:3
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[4]), id:171, line:12
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[3].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: , id:172, parent:B5[4]
              |vpiFullName:work@small_test.B1[3].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[3].B4.B5[4]::M4 (N4), id:174, file:top.v, line:13
                |vpiDefName:work@small_test.B1[3].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[3].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (m), id:173, line:12
                |vpiName:m
                |INT:4
      |vpiParameter:
      \_parameter: (i), id:163, line:7
        |vpiName:i
        |INT:3
  |vpiGenScopeArray:
  \_gen_scope_array: (B1[4]), id:175, line:7, parent:work@small_test
    |vpiName:B1[4]
    |vpiFullName:work@small_test.B1[4]
    |vpiGenScope:
    \_gen_scope: , id:176, parent:B1[4]
      |vpiFullName:work@small_test.B1[4]
      |vpiModule:
      \_module: work@small_test.B1[4]::M1 (N1), id:178, file:top.v, line:9
        |vpiDefName:work@small_test.B1[4]::M1
        |vpiName:N1
        |vpiFullName:work@small_test.B1[4].N1
      |vpiGenScopeArray:
      \_gen_scope_array: (B4), id:179, line:11
        |vpiName:B4
        |vpiFullName:work@small_test.B1[4].B4
        |vpiGenScope:
        \_gen_scope: , id:180, parent:B4
          |vpiFullName:work@small_test.B1[4].B4
          |vpiGenScopeArray:
          \_gen_scope_array: (B5[4]), id:181, line:12
            |vpiName:B5[4]
            |vpiFullName:work@small_test.B1[4].B4.B5[4]
            |vpiGenScope:
            \_gen_scope: , id:182, parent:B5[4]
              |vpiFullName:work@small_test.B1[4].B4.B5[4]
              |vpiModule:
              \_module: work@small_test.B1[4].B4.B5[4]::M4 (N4), id:184, file:top.v, line:13
                |vpiDefName:work@small_test.B1[4].B4.B5[4]::M4
                |vpiName:N4
                |vpiFullName:work@small_test.B1[4].B4.B5[4].N4
              |vpiParameter:
              \_parameter: (m), id:183, line:12
                |vpiName:m
                |INT:4
      |vpiParameter:
      \_parameter: (i), id:177, line:7
        |vpiName:i
        |INT:4
  |vpiParameter:
  \_parameter: (SIZE), id:116, line:3
    |vpiName:SIZE
    |INT:5
|uhdmtopModules:
\_module: work@top (work@top), id:185, file:top.v, line:21
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiPort:
  \_port: (a), id:88, line:21, parent:work@top
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:89
      |vpiActual:
      \_logic_net: (a), id:86, line:21, parent:work@top
        |vpiName:a
        |vpiFullName:work@top.a
  |vpiPort:
  \_port: (b), id:90, line:21, parent:work@top
    |vpiName:b
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:91
      |vpiActual:
      \_logic_net: (b), id:87, line:21, parent:work@top
        |vpiName:b
        |vpiFullName:work@top.b
  |vpiGenScopeArray:
  \_gen_scope_array: (genblk1[0]), id:187, line:23, parent:work@top
    |vpiName:genblk1[0]
    |vpiFullName:work@top.genblk1[0]
    |vpiGenScope:
    \_gen_scope: , id:188, parent:genblk1[0]
      |vpiFullName:work@top.genblk1[0]
      |vpiContAssign:
      \_cont_assign: , id:25, line:24
        |vpiRhs:
        \_bit_select: (a), id:21, line:24
          |vpiName:a
          |vpiFullName:work@top.genblk1[0].a
          |vpiIndex:
          \_operation: , id:23, line:24
            |vpiOpType:11
            |vpiOperand:
            \_constant: , id:22, line:24
              |vpiConstType:7
              |vpiSize:32
              |INT:2
            |vpiOperand:
            \_ref_obj: (i), id:24, line:24
              |vpiName:i
        |vpiLhs:
        \_bit_select: (b), id:15, line:24
          |vpiName:b
          |vpiFullName:work@top.genblk1[0].b
          |vpiIndex:
          \_ref_obj: (i), id:16, line:24
            |vpiName:i
      |vpiParameter:
      \_parameter: (i), id:189, line:23
        |vpiName:i
        |INT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (genblk1[1]), id:190, line:23, parent:work@top
    |vpiName:genblk1[1]
    |vpiFullName:work@top.genblk1[1]
    |vpiGenScope:
    \_gen_scope: , id:191, parent:genblk1[1]
      |vpiFullName:work@top.genblk1[1]
      |vpiContAssign:
      \_cont_assign: , id:36, line:24
        |vpiRhs:
        \_bit_select: (a), id:32, line:24
          |vpiName:a
          |vpiFullName:work@top.genblk1[1].a
          |vpiIndex:
          \_operation: , id:34, line:24
            |vpiOpType:11
            |vpiOperand:
            \_constant: , id:33, line:24
              |vpiConstType:7
              |vpiSize:32
              |INT:2
            |vpiOperand:
            \_ref_obj: (i), id:35, line:24
              |vpiName:i
        |vpiLhs:
        \_bit_select: (b), id:26, line:24
          |vpiName:b
          |vpiFullName:work@top.genblk1[1].b
          |vpiIndex:
          \_ref_obj: (i), id:27, line:24
            |vpiName:i
      |vpiParameter:
      \_parameter: (i), id:192, line:23
        |vpiName:i
        |INT:1
  |vpiGenScopeArray:
  \_gen_scope_array: (genblk1[2]), id:193, line:23, parent:work@top
    |vpiName:genblk1[2]
    |vpiFullName:work@top.genblk1[2]
    |vpiGenScope:
    \_gen_scope: , id:194, parent:genblk1[2]
      |vpiFullName:work@top.genblk1[2]
      |vpiContAssign:
      \_cont_assign: , id:47, line:24
        |vpiRhs:
        \_bit_select: (a), id:43, line:24
          |vpiName:a
          |vpiFullName:work@top.genblk1[2].a
          |vpiIndex:
          \_operation: , id:45, line:24
            |vpiOpType:11
            |vpiOperand:
            \_constant: , id:44, line:24
              |vpiConstType:7
              |vpiSize:32
              |INT:2
            |vpiOperand:
            \_ref_obj: (i), id:46, line:24
              |vpiName:i
        |vpiLhs:
        \_bit_select: (b), id:37, line:24
          |vpiName:b
          |vpiFullName:work@top.genblk1[2].b
          |vpiIndex:
          \_ref_obj: (i), id:38, line:24
            |vpiName:i
      |vpiParameter:
      \_parameter: (i), id:195, line:23
        |vpiName:i
        |INT:2
  |vpiNet:
  \_logic_net: (a), id:86, line:21, parent:work@top
  |vpiNet:
  \_logic_net: (b), id:87, line:21, parent:work@top
  |vpiParameter:
  \_parameter: (toto), id:186, line:22
    |vpiName:toto
    |SCAL:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 19
[   NOTE] : 47

