{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552351115289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552351115304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 20:38:35 2019 " "Processing started: Mon Mar 11 20:38:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552351115304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351115304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off board -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off board -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351115304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552351117429 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552351117429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135101 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/sub.vhd 3 1 " "Found 3 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub-UNSIGNED_INPUTS " "Found design unit 1: sub-UNSIGNED_INPUTS" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/sub.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/sub.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135148 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sub-SIGNED_INPUTS " "Found design unit 2: sub-SIGNED_INPUTS" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/sub.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/sub.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135148 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub " "Found entity 1: sub" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/sub.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-ASYNC_RST " "Found design unit 1: reg-ASYNC_RST" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/reg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135195 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/reg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-DEF " "Found design unit 1: mux_2x1-DEF" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/mux_2x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/mux_2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135258 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/mux_2x1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/mux_2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/gcd.vhd 5 1 " "Found 5 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/gcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gcd-FSMD " "Found design unit 1: gcd-FSMD" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gcd-FSM_D1 " "Found design unit 2: gcd-FSM_D1" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gcd-FSM_D2 " "Found design unit 3: gcd-FSM_D2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gcd-FSMD2 " "Found design unit 4: gcd-FSMD2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 146 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135304 ""} { "Info" "ISGN_ENTITY_NAME" "1 gcd " "Found entity 1: gcd" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-BHV " "Found design unit 1: decoder7seg-BHV" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/decoder7seg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135351 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/decoder7seg.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/decoder7seg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/datapath2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/datapath2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath2-DEF " "Found design unit 1: datapath2-DEF" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135398 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath2 " "Found entity 1: datapath2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/datapath1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/datapath1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath1-DEF " "Found design unit 1: datapath1-DEF" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135461 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath1 " "Found entity 1: datapath1" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/ctrl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/ctrl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl2-FSM_2P " "Found design unit 1: ctrl2-FSM_2P" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135508 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl2 " "Found entity 1: ctrl2" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/ctrl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/ctrl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl1-FSM_2P " "Found design unit 1: ctrl1-FSM_2P" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl1 " "Found entity 1: ctrl1" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl1.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vmware-host/shared folders/github/digital-design/lab-5/comp.vhd 3 1 " "Found 3 design units, including 1 entities, in source file //vmware-host/shared folders/github/digital-design/lab-5/comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-UNSIGNED_INPUTS " "Found design unit 1: comp-UNSIGNED_INPUTS" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/comp.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/comp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135617 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comp-SIGNED_INPUTS " "Found design unit 2: comp-SIGNED_INPUTS" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/comp.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/comp.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135617 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/comp.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/comp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552351135617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351135617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552351136101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "gcd gcd:U_GCD A:fsm_d2 " "Elaborating entity \"gcd\" using architecture \"A:fsm_d2\" for hierarchy \"gcd:U_GCD\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "U_GCD" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 gcd:U_GCD\|datapath2:U_DATAPATH " "Elaborating entity \"datapath2\" for hierarchy \"gcd:U_GCD\|datapath2:U_DATAPATH\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "U_DATAPATH" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_MUX_X " "Elaborating entity \"mux_2x1\" for hierarchy \"gcd:U_GCD\|datapath2:U_DATAPATH\|mux_2x1:U_MUX_X\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" "U_MUX_X" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_TMP_X_REG " "Elaborating entity \"reg\" for hierarchy \"gcd:U_GCD\|datapath2:U_DATAPATH\|reg:U_TMP_X_REG\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" "U_TMP_X_REG" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sub gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB A:unsigned_inputs " "Elaborating entity \"sub\" using architecture \"A:unsigned_inputs\" for hierarchy \"gcd:U_GCD\|datapath2:U_DATAPATH\|sub:U_SUB\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" "U_SUB" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "comp gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP A:unsigned_inputs " "Elaborating entity \"comp\" using architecture \"A:unsigned_inputs\" for hierarchy \"gcd:U_GCD\|datapath2:U_DATAPATH\|comp:U_COMP\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" "U_COMP" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/datapath2.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl2 gcd:U_GCD\|ctrl2:U_CTRL " "Elaborating entity \"ctrl2\" for hierarchy \"gcd:U_GCD\|ctrl2:U_CTRL\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" "U_CTRL" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/gcd.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136649 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_sel ctrl2.vhd(34) " "VHDL Process Statement warning at ctrl2.vhd(34): inferring latch(es) for signal or variable \"sub_sel\", which holds its previous value in one or more paths through the process" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1552351136664 "|top_level|gcd:U_GCD|ctrl2:U_CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_sel ctrl2.vhd(34) " "Inferred latch for \"sub_sel\" at ctrl2.vhd(34)" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351136664 "|top_level|gcd:U_GCD|ctrl2:U_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "U_LED5" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351136789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "gcd:U_GCD\|ctrl2:U_CTRL\|sub_sel " "Latch gcd:U_GCD\|ctrl2:U_CTRL\|sub_sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gcd:U_GCD\|ctrl2:U_CTRL\|state.LOOP_BODY_B " "Ports D and ENA on the latch are fed by the same signal gcd:U_GCD\|ctrl2:U_CTRL\|state.LOOP_BODY_B" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552351137852 ""}  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/ctrl2.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552351137852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] GND " "Pin \"led0\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] VCC " "Pin \"led0\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] GND " "Pin \"led3\[0\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] VCC " "Pin \"led3\[6\]\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" "" { Text "//vmware-host/Shared Folders/GitHub/digital-design/Lab-5/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552351137867 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552351137867 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552351137930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552351139320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552351139320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552351139539 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552351139539 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552351139539 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552351139539 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552351139601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 20:38:59 2019 " "Processing ended: Mon Mar 11 20:38:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552351139601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552351139601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552351139601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552351139601 ""}
