// Seed: 2094373208
`define pp_0 0
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  assign id_0 = id_0 << 1'h0;
  logic id_3;
  assign id_1[1] = 1'h0;
endmodule
