

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Sat Oct 29 23:33:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      1|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|     46|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_done           |   9|          2|    1|          2|
    |node_cnt_c_blk_n  |   9|          2|    1|          2|
    |p_read1_c_blk_n   |   9|          2|    1|          2|
    |p_read_c_blk_n    |   9|          2|    1|          2|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  45|         10|    5|         10|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|p_read                     |   in|   32|     ap_none|        p_read|        scalar|
|p_read_c_din               |  out|   32|     ap_fifo|      p_read_c|       pointer|
|p_read_c_num_data_valid    |   in|    3|     ap_fifo|      p_read_c|       pointer|
|p_read_c_fifo_cap          |   in|    3|     ap_fifo|      p_read_c|       pointer|
|p_read_c_full_n            |   in|    1|     ap_fifo|      p_read_c|       pointer|
|p_read_c_write             |  out|    1|     ap_fifo|      p_read_c|       pointer|
|p_read1                    |   in|   32|     ap_none|       p_read1|        scalar|
|p_read1_c_din              |  out|   32|     ap_fifo|     p_read1_c|       pointer|
|p_read1_c_num_data_valid   |   in|    3|     ap_fifo|     p_read1_c|       pointer|
|p_read1_c_fifo_cap         |   in|    3|     ap_fifo|     p_read1_c|       pointer|
|p_read1_c_full_n           |   in|    1|     ap_fifo|     p_read1_c|       pointer|
|p_read1_c_write            |  out|    1|     ap_fifo|     p_read1_c|       pointer|
|node_cnt                   |   in|   32|     ap_none|      node_cnt|        scalar|
|node_cnt_c_din             |  out|   32|     ap_fifo|    node_cnt_c|       pointer|
|node_cnt_c_num_data_valid  |   in|    3|     ap_fifo|    node_cnt_c|       pointer|
|node_cnt_c_fifo_cap        |   in|    3|     ap_fifo|    node_cnt_c|       pointer|
|node_cnt_c_full_n          |   in|    1|     ap_fifo|    node_cnt_c|       pointer|
|node_cnt_c_write           |  out|    1|     ap_fifo|    node_cnt_c|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

