Warning (10268): Verilog HDL information at fifo_module_update.v(45): always construct contains both blocking and non-blocking assignments File: C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v Line: 45
