Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_lena_dupliq_behav xil_defaultlib.tb_lena_dupliq xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.D_FlipFlop [d_flipflop_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_1
Compiling architecture compt_decompt_archi of entity xil_defaultlib.compt_decompt [compt_decompt_default]
Compiling architecture behavioral of entity xil_defaultlib.Clock_Counter [\Clock_Counter(cycle_count=1)\]
Compiling architecture behavioral of entity xil_defaultlib.Clock_Counter [\Clock_Counter(cycle_count=2)\]
Compiling architecture behavioral of entity xil_defaultlib.Filter_3x3 [filter_3x3_default]
Compiling architecture behavioral of entity xil_defaultlib.Gaussian_filter [gaussian_filter_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_block [memory_block_default]
Compiling architecture arch_tb_lena_dupliq of entity xil_defaultlib.tb_lena_dupliq
Built simulation snapshot tb_lena_dupliq_behav
