#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jul  5 16:37:20 2022
# Process ID: 1876876
# Current directory: /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1
# Command line: vivado -log edt_zcu106_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source edt_zcu106_wrapper.tcl
# Log file: /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/edt_zcu106_wrapper.vds
# Journal file: /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/vivado.jou
# Running On: fpga-dev, OS: Linux, CPU Frequency: 3292.265 MHz, CPU Physical cores: 16, Host memory: 67543 MB
#-----------------------------------------------------------
source edt_zcu106_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/global/software/vitis/Vivado/2021.2/data/ip'.
Command: synth_design -top edt_zcu106_wrapper -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1876940
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2971.012 ; gain = 150.766 ; free physical = 34210 ; free virtual = 54068
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'edt_zcu106_wrapper' [/home/jkl-rpu/design_example_1/design_example_1.srcs/sources_1/imports/edt_zcu106_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jkl-rpu/design_example_1/design_example_1.srcs/sources_1/imports/edt_zcu106_wrapper.v:16]
INFO: [Synth 8-6157] synthesizing module 'edt_zcu106' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:13]
INFO: [Synth 8-638] synthesizing module 'edt_zcu106_axi_gpio_0_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/synth/edt_zcu106_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/synth/edt_zcu106_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLIN1_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'edt_zcu106_axi_gpio_0_0' (8#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/synth/edt_zcu106_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'edt_zcu106_axi_gpio_0_1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/synth/edt_zcu106_axi_gpio_0_1.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/synth/edt_zcu106_axi_gpio_0_1.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-226] default block is never used [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (8#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (8#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (8#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/a5bb/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'edt_zcu106_axi_gpio_0_1' (9#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/synth/edt_zcu106_axi_gpio_0_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'edt_zcu106_axi_timer_0_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_timer_0_0/synth/edt_zcu106_axi_timer_0_0.vhd:90]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_COUNT_WIDTH bound to: 32 - type: integer 
	Parameter C_ONE_TIMER_ONLY bound to: 1 - type: integer 
	Parameter C_TRIG0_ASSERT bound to: 1'b1 
	Parameter C_TRIG1_ASSERT bound to: 1'b1 
	Parameter C_GEN0_ASSERT bound to: 1'b1 
	Parameter C_GEN1_ASSERT bound to: 1'b1 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'axi_timer' declared at '/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:2088' bound to instance 'U0' of component 'axi_timer' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_timer_0_0/synth/edt_zcu106_axi_timer_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_timer' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-638] synthesizing module 'tc_core' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-6157] synthesizing module 'MUXCY' [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY' (10#1) [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-3491] module 'MUXCY' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:66463' bound to instance 'MUXCY_I' of component 'MUXCY' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (11#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:365]
INFO: [Synth 8-638] synthesizing module 'count_module' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Synth 8-113] binding component instance 'LOAD_REG_I' to cell 'FDRE' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1474]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'counter_f' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (12#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (13#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1438]
INFO: [Synth 8-638] synthesizing module 'timer_control' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (13#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (14#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:1704]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (15#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_timer' (16#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/6c6b/hdl/axi_timer_v2_0_vh_rfs.vhd:2143]
INFO: [Synth 8-256] done synthesizing module 'edt_zcu106_axi_timer_0_0' (17#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_timer_0_0/synth/edt_zcu106_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-7071] port 'generateout0' of module 'edt_zcu106_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:158]
WARNING: [Synth 8-7071] port 'generateout1' of module 'edt_zcu106_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:158]
WARNING: [Synth 8-7071] port 'pwm0' of module 'edt_zcu106_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:158]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'edt_zcu106_axi_timer_0_0' has 26 connections declared, but only 23 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:158]
INFO: [Synth 8-6157] synthesizing module 'edt_zcu106_ps8_0_axi_periph_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:332]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_4PMNBW' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_4PMNBW' (18#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1000]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_WMS2XM' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1132]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_WMS2XM' (19#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1132]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1OJM3GW' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1264]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1OJM3GW' (20#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1264]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_VU5465' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1396]
INFO: [Synth 8-6157] synthesizing module 'edt_zcu106_auto_pc_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_auto_pc_0/synth/edt_zcu106_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_aw_channel' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_cmd_translator' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_incr_cmd' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_incr_cmd' (21#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wrap_cmd' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wrap_cmd' (22#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_cmd_translator' (23#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm' (24#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_aw_channel' (25#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_b_channel' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo' (26#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0' (26#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_b_channel' (27#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_ar_channel' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm' (28#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_ar_channel' (29#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_r_channel' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1' (29#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2' (29#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_r_channel' (30#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (31#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (32#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (33#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (33#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (33#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (33#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'SI_REG' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized6' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized6' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' (34#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'MI_REG' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s' (35#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' (36#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'edt_zcu106_auto_pc_0' (37#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_auto_pc_0/synth/edt_zcu106_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_VU5465' (38#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:1396]
INFO: [Synth 8-6157] synthesizing module 'edt_zcu106_xbar_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_xbar_0/synth/edt_zcu106_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (39#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (40#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (40#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (40#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (41#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (42#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' (43#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (44#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' (44#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (45#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (45#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (45#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized7' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized7' (45#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (45#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' (46#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (47#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'edt_zcu106_xbar_0' (48#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_xbar_0/synth/edt_zcu106_xbar_0.v:59]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'edt_zcu106_xbar_0' is unconnected for instance 'xbar' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:959]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'edt_zcu106_xbar_0' is unconnected for instance 'xbar' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:959]
WARNING: [Synth 8-7023] instance 'xbar' of module 'edt_zcu106_xbar_0' has 40 connections declared, but only 38 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:959]
INFO: [Synth 8-6155] done synthesizing module 'edt_zcu106_ps8_0_axi_periph_0' (49#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:332]
INFO: [Synth 8-638] synthesizing module 'edt_zcu106_rst_ps8_0_99M_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/synth/edt_zcu106_rst_ps8_0_99M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/synth/edt_zcu106_rst_ps8_0_99M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (50#1) [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (50#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (51#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (52#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (53#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (54#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'edt_zcu106_rst_ps8_0_99M_0' (55#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/synth/edt_zcu106_rst_ps8_0_99M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'edt_zcu106_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:281]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'edt_zcu106_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:281]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'edt_zcu106_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:281]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'edt_zcu106_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:281]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'edt_zcu106_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:281]
INFO: [Synth 8-6157] synthesizing module 'edt_zcu106_zynq_ultra_ps_e_0_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:338]
INFO: [Synth 8-6157] synthesizing module 'BUFG_PS' [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1307]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_PS' (56#1) [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1307]
INFO: [Synth 8-6157] synthesizing module 'PS8' [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:91151]
INFO: [Synth 8-6155] done synthesizing module 'PS8' (57#1) [/global/software/vitis/Vivado/2021.2/scripts/rt/data/unisim_comp.v:91151]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:3892]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:391]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1411]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1412]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1413]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e does not have driver. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:1414]
INFO: [Synth 8-6155] done synthesizing module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' (58#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_3_6.v:338]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' is unconnected for instance 'inst' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:236]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:236]
INFO: [Synth 8-6155] done synthesizing module 'edt_zcu106_zynq_ultra_ps_e_0_0' (59#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/synth/edt_zcu106_zynq_ultra_ps_e_0_0.v:59]
WARNING: [Synth 8-7071] port 'maxigp2_awuser' of module 'edt_zcu106_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:288]
WARNING: [Synth 8-7071] port 'maxigp2_aruser' of module 'edt_zcu106_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:288]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'edt_zcu106_zynq_ultra_ps_e_0_0' has 43 connections declared, but only 41 given [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:288]
INFO: [Synth 8-6155] done synthesizing module 'edt_zcu106' (60#1) [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/synth/edt_zcu106.v:13]
WARNING: [Synth 8-7071] port 'led_8bits_tri_o' of module 'edt_zcu106' is unconnected for instance 'edt_zcu106_i' [/home/jkl-rpu/design_example_1/design_example_1.srcs/sources_1/imports/edt_zcu106_wrapper.v:16]
WARNING: [Synth 8-7071] port 'push_buttons_5bits_tri_i' of module 'edt_zcu106' is unconnected for instance 'edt_zcu106_i' [/home/jkl-rpu/design_example_1/design_example_1.srcs/sources_1/imports/edt_zcu106_wrapper.v:16]
WARNING: [Synth 8-7023] instance 'edt_zcu106_i' of module 'edt_zcu106' has 2 connections declared, but only 0 given [/home/jkl-rpu/design_example_1/design_example_1.srcs/sources_1/imports/edt_zcu106_wrapper.v:16]
INFO: [Synth 8-6155] done synthesizing module 'edt_zcu106_wrapper' (61#1) [/home/jkl-rpu/design_example_1/design_example_1.srcs/sources_1/imports/edt_zcu106_wrapper.v:12]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_3_6_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3159.918 ; gain = 339.672 ; free physical = 35162 ; free virtual = 55022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3177.730 ; gain = 357.484 ; free physical = 35166 ; free virtual = 55026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3177.730 ; gain = 357.484 ; free physical = 35166 ; free virtual = 55026
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3183.668 ; gain = 0.000 ; free physical = 35161 ; free virtual = 55020
INFO: [Netlist 29-17] Analyzing 199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/edt_zcu106_zynq_ultra_ps_e_0_0.xdc] for cell 'edt_zcu106_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/edt_zcu106_zynq_ultra_ps_e_0_0.xdc] for cell 'edt_zcu106_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_timer_0_0/edt_zcu106_axi_timer_0_0.xdc] for cell 'edt_zcu106_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_timer_0_0/edt_zcu106_axi_timer_0_0.xdc] for cell 'edt_zcu106_i/axi_timer_0/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc] for cell 'edt_zcu106_i/axi_gpio_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0_board.xdc] for cell 'edt_zcu106_i/axi_gpio_0/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0.xdc] for cell 'edt_zcu106_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_0/edt_zcu106_axi_gpio_0_0.xdc] for cell 'edt_zcu106_i/axi_gpio_0/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc] for cell 'edt_zcu106_i/axi_gpio_1/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:11]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PIN', because the property does not exist for objects of type 'pin'. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1_board.xdc] for cell 'edt_zcu106_i/axi_gpio_1/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1.xdc] for cell 'edt_zcu106_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_axi_gpio_0_1/edt_zcu106_axi_gpio_0_1.xdc] for cell 'edt_zcu106_i/axi_gpio_1/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/edt_zcu106_rst_ps8_0_99M_0_board.xdc] for cell 'edt_zcu106_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/edt_zcu106_rst_ps8_0_99M_0_board.xdc] for cell 'edt_zcu106_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/edt_zcu106_rst_ps8_0_99M_0.xdc] for cell 'edt_zcu106_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_rst_ps8_0_99M_0/edt_zcu106_rst_ps8_0_99M_0.xdc] for cell 'edt_zcu106_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/edt_zcu106_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/edt_zcu106_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.449 ; gain = 0.000 ; free physical = 35056 ; free virtual = 54916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 135 instances were transformed.
  FDR => FDRE: 108 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instance 
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3319.449 ; gain = 0.000 ; free physical = 35056 ; free virtual = 54916
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.449 ; gain = 499.203 ; free physical = 35164 ; free virtual = 55025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.449 ; gain = 499.203 ; free physical = 35164 ; free virtual = 55025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for edt_zcu106_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  /home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ip/edt_zcu106_zynq_ultra_ps_e_0_0/edt_zcu106_zynq_ultra_ps_e_0_0.xdc, line 25).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/zynq_ultra_ps_e_0/inst. (constraint file  /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/axi_timer_0/U0. (constraint file  /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/axi_gpio_0/U0. (constraint file  /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/axi_gpio_1/U0. (constraint file  /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/rst_ps8_0_99M/U0. (constraint file  /home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/axi_timer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for edt_zcu106_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3319.449 ; gain = 499.203 ; free physical = 35164 ; free virtual = 55025
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3319.449 ; gain = 499.203 ; free physical = 35157 ; free virtual = 55019
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               85 Bit    Registers := 4     
	               72 Bit    Registers := 1     
	               51 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               12 Bit    Registers := 6     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 116   
+---Muxes : 
	   2 Input   85 Bit        Muxes := 4     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 8     
	   2 Input   36 Bit        Muxes := 2     
	   3 Input   33 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 9     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 7     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 34    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 26    
	   3 Input    2 Bit        Muxes := 3     
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 110   
	   4 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '85' to '77' bits. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/jkl-rpu/design_example_1/design_example_1.gen/sources_1/bd/edt_zcu106/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3319.449 ; gain = 499.203 ; free physical = 35130 ; free virtual = 54999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 4719.105 ; gain = 1898.859 ; free physical = 33495 ; free virtual = 53365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4772.137 ; gain = 1951.891 ; free physical = 33462 ; free virtual = 53331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33460 ; free virtual = 53329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[6]_inferred:in0[4] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 17     | 17         | 0      | 17      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     1|
|2     |CARRY8  |     5|
|3     |LUT1    |   286|
|4     |LUT2    |   107|
|5     |LUT3    |   377|
|6     |LUT4    |   177|
|7     |LUT5    |   164|
|8     |LUT6    |   200|
|9     |MUXCY   |    64|
|10    |MUXF7   |    11|
|11    |PS8     |     1|
|12    |SRL16   |     1|
|13    |SRL16E  |    26|
|14    |SRLC32E |    51|
|15    |FDR     |    40|
|16    |FDRE    |  1109|
|17    |FDSE    |    27|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.160 ; gain = 1961.914 ; free physical = 33459 ; free virtual = 53328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1000 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 4782.160 ; gain = 1820.195 ; free physical = 33499 ; free virtual = 53369
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4782.168 ; gain = 1961.914 ; free physical = 33499 ; free virtual = 53369
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4782.168 ; gain = 0.000 ; free physical = 33587 ; free virtual = 53457
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4853.832 ; gain = 0.000 ; free physical = 33510 ; free virtual = 53380
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 73 instances were transformed.
  (CARRY4) => CARRY8: 32 instances
  FDR => FDRE: 40 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: ef50da1b
INFO: [Common 17-83] Releasing license: Synthesis
470 Infos, 324 Warnings, 13 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 4853.832 ; gain = 2265.586 ; free physical = 34771 ; free virtual = 54640
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/jkl-rpu/design_example_1/design_example_1.runs/synth_1/edt_zcu106_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file edt_zcu106_wrapper_utilization_synth.rpt -pb edt_zcu106_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul  5 16:38:24 2022...
