Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 10.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p011.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2011.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v10.12-s181_1 (32bit) 07/28/2011 22:56 (Linux 2.6)
@(#)CDS: NanoRoute v10.12-s010 NR110720-1815/10_10_USR2-UB (database version 2.30, 124.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v10.12-s013_1 (32bit) 07/27/2011 04:13:10 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 10.12-s001 (32bit) 07/28/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 10.12-s010_1 (32bit) Jul 18 2011 23:05:29 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v10.12-s007
--- Starting "Encounter v10.12-s181_1" on Wed Dec 17 18:31:13 2014 (mem=45.9M) ---
--- Running on co1313-03.ece.iastate.edu (x86_64 w/Linux 2.6.32-504.1.3.el6.x86_64) ---
This version was compiled on Thu Jul 28 22:56:00 PDT 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> win
*** Memory pool thread-safe mode activated.
Finished RTL import.
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
**WARNING: **WARN: (ENCRTLC-3029):	Running post-synthesis placement without specifying either floorplan or def file.

<CMD> compileDesign
Prepare to launch compileDesign.
      synEffort = medium
      mapEffort = high
      incrEffort = high
      opCond = 
      wlmName = 
      wlmLibrary = 
      wlmMode = 
      rcVar = 
      rcAttr = 
      preloadInclude = 
      postloadInclude = 
      prewriteInclude = 
      endInclude = 
      report = all
      outDir = ./r2g_output
      setupOnly = 0
      removeTempFiles = 0

Launching rc -f ./r2g_input/r2g.tcl -logfile /dev/null ...

                       Cadence Encounter(R) RTL Compiler
               Version v10.10-s209_1 (32-bit), built Feb  3 2011


Copyright notice: Copyright 1997-2010 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

Patent notices: Protected by U.S. Patents: 5892687; 6470486; 6772398; 6772399; 
6807651; 6832357; 7007247 


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

       object  attribute
       ------  ---------
       design  dp_perform_rewriting_operations
       design  lp_optimize_dynamic_power_first
       design  multipass_mux_optimization
       design  name_mapping_record_name_changes
       design  name_mapping_version
       design  output_name_mapping_file
       design  timing_driven_muxopto
     instance  black_box
     instance  dft_inherited_dont_scan
      libcell  black_box
          net  logic0_driven
          net  logic1_driven
         root  degenerate_complex_seqs
         root  delayed_pragma_commands_interpreter
         root  dp_area_mode
         root  dp_perform_csa_operations
         root  dp_perform_rewriting_operations
         root  dp_perform_sharing_operations
         root  dp_perform_speculation_operations
         root  exact_match_seqs_async_controls
         root  hdl_array_generator
         root  hdl_flatten_array
         root  hdl_old_reg_naming
         root  hdl_record_generator
         root  hdl_reg_naming_style_scalar
         root  hdl_reg_naming_style_vector
         root  hdl_trim_target_index
         root  hdl_vector_naming_style
         root  lbr_async_clr_pre_seqs_interchangable
         root  ple_parameter_source_priority
         root  pqos_virtual_buffer
         root  retime_preserve_state_points
         root  wlec_env_var
         root  wlec_flat_r2n
         root  wlec_no_exit
         root  wlec_old_lp_ec_flow
         root  wlec_save_ssion
         root  wlec_sim_lib
         root  wlec_sim_plus_lib
         root  wlec_skip_iso_check_hier_compare
         root  wlec_skip_lvl_check_hier_compare
         root  wlec_verbose
    subdesign  allow_csa_subdesign
    subdesign  allow_sharing_subdesign
    subdesign  allow_speculation_subdesign
    subdesign  dp_perform_rewriting_operations
    subdesign  multipass_mux_optimization
    subdesign  timing_driven_muxopto

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './r2g_input/r2g.tcl' (Wed Dec 17 18:33:41 -0600 2014)...
Start at: 12/17/2014 18:33:41
Sourcing '/usr/local/cadence/edi/tools.lnx86/lib/etc/load_etc.tcl' (Wed Dec 17 18:33:41 -0600 2014)...
Sourcing '/usr/local/cadence/edi/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Wed Dec 17 18:33:41 -0600 2014)...
Warning : Potential variable name conflict. [TUI-666]
        : A variable that controls the tool's behavior was set. The 'iopt_stats' variable has the same name as an internal variable.
        : Some Tcl variables are used internally to enable features that are not officially supported. If this variable was set as a part of a script that was not intended to change the tool's behavior (perhaps as a temporary variable to store a command result), choose another variable name. Otherwise, this variable name could produce unintended results. If you are setting this variable to change the tool's behavior, this warning can be ignored.
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'hdl_max_loop_limit' = 1024
  Setting attribute of root '/': 'hdl_reg_naming_style' = %s_reg%s
  Setting attribute of root '/': 'gen_module_prefix' = G2C_DP_
  Setting attribute of root '/': 'optimize_constant_0_flops' = false
  Setting attribute of root '/': 'optimize_constant_1_flops' = false
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c
  Setting attribute of root '/': 'synthesis_off_command' = translate_off
  Setting attribute of root '/': 'synthesis_on_command' = translate_on
  Setting attribute of root '/': 'input_case_cover_pragma' = full_case
  Setting attribute of root '/': 'input_case_decode_pragma' = parallel_case
  Setting attribute of root '/': 'input_synchro_reset_pragma' = sync_set_reset
  Setting attribute of root '/': 'input_synchro_reset_blk_pragma' = sync_set_reset_local
  Setting attribute of root '/': 'input_asynchro_reset_pragma' = async_set_reset
  Setting attribute of root '/': 'input_asynchro_reset_blk_pragma' = async_set_reset_local
  Setting attribute of root '/': 'script_begin' = dc_script_begin
  Setting attribute of root '/': 'script_end' = dc_script_end
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of root '/': 'shrink_factor' = 1.0
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
            Reading file '/home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/run_dir/../../encounter/libdir/lib/tcbn65gpluswc.lib'
    Loading library ../../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:65:20: Construct 'define_cell_area' is not supported.
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:67:20: Construct 'library_features' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:70:17: Construct 'input_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:106:18: Construct 'output_voltage' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:428:29: Construct 'slew_lower_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:429:29: Construct 'slew_upper_threshold_pct_rise' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:435:29: Construct 'slew_lower_threshold_pct_fall' is not supported.
Info    : An unsupported construct was detected in this library. [LBR-40]
        : ../../encounter/libdir/lib/tcbn65gpluswc.lib:436:29: Construct 'slew_upper_threshold_pct_fall' is not supported.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD1', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 56834, column 29.
        : Currently, state tables are only supported for scan cells for the clocked LSSD scan style and for clock-gating cells whose Liberty attribute 'clock_gating_integrated_cell' is set to 'generic'.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD2', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57098, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD3', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57362, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD4', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57626, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD6', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 57890, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD8', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58154, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD12', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58418, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD16', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58682, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD20', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 58948, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLHQD24', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59214, column 29.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD1', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59478, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD2', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 59742, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD3', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60006, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD4', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60270, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD6', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60534, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD8', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 60798, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD12', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61062, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD16', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61326, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD20', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61592, column 28.
Info    : Found 'statetable' group in cell. [LBR-83]
        : The 'statetable' group in cell 'CKLNQD24', in file '../../encounter/libdir/lib/tcbn65gpluswc.lib', at line 61858, column 28.
        Cell 'ANTENNA' has no outputs.
        Cell 'ANTENNA' has no outputs.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'BHD/Z' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD20'.
        : To use the cell in clock gating, Set cell attribute 'dont_use' false in the library.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLHQD24'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD20'.
Warning : Unusable clock gating integrated cell. [LBR-101]
        : Clock gating integrated cell name: 'CKLNQD24'.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP4' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP8' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP16' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP32' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'DCAP64' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP2' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP3' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP4' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'GDCAP10' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP16' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP32' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
        Cell 'OD18DCAP64' has no outputs.
  Setting attribute of root '/': 'library' = ../../encounter/libdir/lib/tcbn65gpluswc.lib
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'X2' in libcell 'BENCD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M0' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'M1' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'X2' and 'PP' in libcell 'BMLD4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'CKMUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'CKXOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIX' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'CMPE42D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN0' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN1' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI0' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI1' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'FCSICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'FICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'FIICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'GMUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'GMUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'GXNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'GXOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA1D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CS' and 'S' in libcell 'HCOSCOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CIN' and 'S' in libcell 'HICIND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'HICOND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'ZN' in libcell 'MUX2ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX3ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'Z' in libcell 'MUX4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S0' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S1' and 'ZN' in libcell 'MUX4ND4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'ZN' in libcell 'XNR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR2D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR3D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D0'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A1' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A2' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A3' and 'Z' in libcell 'XOR4D4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A4' and 'Z' in libcell 'XOR4D4'.
  Library has 432 usable logic and 280 usable sequential lib-cells.

  According to lef_library, there are total 8 routing layers [ V(4) / H(4) ]

  Setting attribute of root '/': 'lef_library' = /home/anhho7/Desktop/EE465/ProjectRTL/rc/syn/run_dir/../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef

EC INFO: Total cpu-time and memory after SETUP: 5 sec., 77.58 MBytes.

            Reading Verilog file './design_mapped.v'

EC INFO: Total cpu-time and memory after LOAD: 5 sec., 92.06 MBytes.

  Elaborating top-level block 'GCC' from file './design_mapped.v'.
    Elaborating block 'Comparator_222' from file './design_mapped.v'.
    Elaborating block 'Comparator_224' from file './design_mapped.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'i' is not used in module 'Comparator_224' in file './design_mapped.v' on line 191.
        : The value of the input port is not used within the design.
Info    : Unused module input port. [CDFG-500]
        : Input port 'j' is not used in module 'Comparator_224' in file './design_mapped.v' on line 191.
    Elaborating block 'Comparator_223' from file './design_mapped.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'i' is not used in module 'Comparator_223' in file './design_mapped.v' on line 370.
Info    : Unused module input port. [CDFG-500]
        : Input port 'j' is not used in module 'Comparator_223' in file './design_mapped.v' on line 370.
    Elaborating block 'Comparator_221' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD_1' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD_2' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD_3' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD_4' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD_5' from file './design_mapped.v'.
    Elaborating block 'RC_CG_MOD_6' from file './design_mapped.v'.
    Elaborating block 'Comparator' from file './design_mapped.v'.
Info    : Unused module input port. [CDFG-500]
        : Input port 'i' is not used in module 'Comparator' in file './design_mapped.v' on line 794.
Info    : Unused module input port. [CDFG-500]
        : Input port 'j' is not used in module 'Comparator' in file './design_mapped.v' on line 794.
    Elaborating block 'csa_tree_distance0_add1034_group_327' from file './design_mapped.v'.
    Elaborating block 'csa_tree_distance1_add1033_group_329' from file './design_mapped.v'.
    Elaborating block 'csa_tree_distance2_add1032_group_331' from file './design_mapped.v'.
    Elaborating block 'csa_tree_distance3_add1031_group_333' from file './design_mapped.v'.
    Elaborating block 'csa_tree_distance4_add1030_group_335' from file './design_mapped.v'.
    Elaborating block 'csa_tree_distance5_add1029_group_337' from file './design_mapped.v'.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'READY' in module 'GCC' in file './design_mapped.v' on line 2735, column 15.
        : Use the 'hdl_undriven_output_port_value' attribute to control treatment of undriven output port during elaboration.
  Done elaborating 'GCC'.
  Setting attribute of root '/': 'remove_assigns' = true

EC INFO: Total cpu-time and memory after ELAB: 8 sec., 123.17 MBytes.

Warning : In PLE mode. This attribute will be ignored. [LBR-93]
        : Cannot set the 'wireload_mode' attribute.
        : If you want, set attribute 'interconnect_mode' to 'wireload' first.
Statistics for commands executed by read_sdc:
 "create_clock"            - successful      1 , failed      0 (runtime  1.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful     20 , failed      0 (runtime  0.00)
 "get_lib_cells"           - successful     85 , failed      0 (runtime  0.00)
 "get_pins"                - successful      7 , failed      0 (runtime  0.00)
 "get_ports"               - successful     21 , failed      0 (runtime  0.00)
 "group_path"              - successful      1 , failed      0 (runtime  0.00)
 "set_clock_gating_check"  - successful      1 , failed      0 (runtime  0.00)
 "set_dont_use"            - successful     85 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful     20 , failed      0 (runtime  0.00)
 "set_units"               - successful      2 , failed      0 (runtime  0.00)
 "set_wire_load_mode"      - successful      1 , failed      0 (runtime  0.00)
 "set_wire_load_selection_group" - successful      1 , failed      0 (runtime  0.00)
Total runtime 0

EC INFO: Total cpu-time and memory after CONSTRAINT: 9 sec., 123.17 MBytes.


EC INFO: Total numbers of exceptions: 6


EC INFO: Total cpu-time and memory after POST-SDC: 9 sec., 123.17 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.

EC INFO: Reporting Initial QoR below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 17 2014  06:33:50 pm
  Module:                 GCC
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
CLK   3200.0 


        Cost          Critical           Violating 
       Group         Path Slack   TNS      Paths   
---------------------------------------------------
default                No paths       0            
CLK                    No paths       0            
cg_enable_group_CLK    No paths       0            
I2C                      2717.0       0          0 
C2O                    No paths       0            
C2C                      -612.5   -9258         16 
I2O                    No paths       0            
---------------------------------------------------
Total                             -9258         16 

Instance Count
--------------
Leaf Instance Count            13577 
Sequential Instance Count        154 
Combinational Instance Count   13423 
Hierarchical Instance Count       18 

Area & Power
------------
Total Area                         47121.285
Cell Area                          32466.240
Leakage Power                      299907.880 nW
Dynamic Power                      1359911.874 nW
Total Power                        1659819.753 nW
Number of Clock Gating Logic       7


Max Fanout                         68 (n_3995)
Min Fanout                         0 (UNCONNECTED6)
Average Fanout                     2.1
Terms to net ratio                 3.1
Terms to instance ratio            3.1
Runtime                            12 seconds
Hostname                           co1313-03.ece.iastate.edu

EC INFO: Reporting Initial Summary below...

============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 17 2014  06:33:51 pm
  Module:                 GCC
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM 
  Interconnect mode:      ple
  Area mode:              physical library
============================================================

	Timing
	------

 Slack    Endpoint   Cost Group 
-------------------------------------
 -612ps Ycc_reg[7]/D C2C        


	Area
	----

Instance  Cells  Cell Area  Net Area  
--------------------------------------
GCC       13577      32466     14655  

	Design Rule Check
	-----------------

Max_transition design rule (violation total = 2101)
Worst violator:
Pin             Slew (ps)           Max     Violation
-----------------------------------------------------
g6548/ZN              757           709            48

Max_capacitance design rule (violation total = 1.0)
Worst violator:
Pin             Load (ff)           Max     Violation
-----------------------------------------------------
g6548/ZN             42.7          42.1           0.6


Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

    Unmapping 'GCC' ...
  Done unmapping 'GCC'
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2GEN: 13 sec., 123.68 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

      Removing temporary intermediate hierarchies under GCC
Mapping GCC to gates.
      Mapping 'GCC'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) GCC...
          Done structuring (delay-based) GCC
          Structuring (delay-based) logic partition in GCC...
            Starting partial collapsing (xors only) cb_seq
            Finished partial collapsing.
            Starting partial collapsing  cb_seq
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in GCC
        Mapping logic partition in GCC...
          Structuring (delay-based) cb_part_9...
            Starting partial collapsing (xors only) cb_part_9
            Finished partial collapsing.
            Starting partial collapsing  cb_part_9
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) cb_part_9
        Mapping component cb_part_9...
          Structuring (delay-based) csa_tree_distance1_add1033_group_329...
            Starting partial collapsing (xors only) csa_tree_distance1_add1033_group_329
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_distance1_add1033_group_329
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_distance1_add1033_group_329
        Mapping component csa_tree_distance1_add1033_group_329...
          Structuring (delay-based) csa_tree_distance3_add1031_group_333...
            Starting partial collapsing (xors only) csa_tree_distance3_add1031_group_333
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_distance3_add1031_group_333
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_distance3_add1031_group_333
        Mapping component csa_tree_distance3_add1031_group_333...
          Structuring (delay-based) csa_tree_distance4_add1030_group_335...
            Starting partial collapsing (xors only) csa_tree_distance4_add1030_group_335
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_distance4_add1030_group_335
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_distance4_add1030_group_335
        Mapping component csa_tree_distance4_add1030_group_335...
          Structuring (delay-based) csa_tree_distance2_add1032_group_331...
            Starting partial collapsing (xors only) csa_tree_distance2_add1032_group_331
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_distance2_add1032_group_331
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_distance2_add1032_group_331
        Mapping component csa_tree_distance2_add1032_group_331...
          Structuring (delay-based) csa_tree_distance5_add1029_group_337...
            Starting partial collapsing (xors only) csa_tree_distance5_add1029_group_337
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_distance5_add1029_group_337
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_distance5_add1029_group_337
        Mapping component csa_tree_distance5_add1029_group_337...
          Structuring (delay-based) csa_tree_distance0_add1034_group_327...
            Starting partial collapsing (xors only) csa_tree_distance0_add1034_group_327
            Finished partial collapsing.
            Starting partial collapsing  csa_tree_distance0_add1034_group_327
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) csa_tree_distance0_add1034_group_327
        Mapping component csa_tree_distance0_add1034_group_327...
          Structuring (delay-based) Comparator_224...
            Starting partial collapsing  Comparator_224
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) Comparator_224
        Mapping component Comparator_224...
          Structuring (delay-based) Comparator...
            Starting partial collapsing  Comparator
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) Comparator
        Mapping component Comparator...
          Structuring (delay-based) Comparator_223...
            Starting partial collapsing  Comparator_223
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) Comparator_223
        Mapping component Comparator_223...
          Structuring (delay-based) logic partition in GCC...
            Starting partial collapsing  cb_part_2
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in GCC
        Mapping logic partition in GCC...
          Structuring (delay-based) logic partition in GCC...
            Starting partial collapsing  cb_part_6
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in GCC
        Mapping logic partition in GCC...
          Structuring (delay-based) logic partition in GCC...
            Starting partial collapsing  cb_part_8
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in GCC
        Mapping logic partition in GCC...
          Structuring (delay-based) Comparator_222...
            Starting partial collapsing  Comparator_222
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) Comparator_222
        Mapping component Comparator_222...
          Structuring (delay-based) logic partition in GCC...
            Starting partial collapsing  cb_part
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in GCC
        Mapping logic partition in GCC...
          Structuring (delay-based) Comparator_221...
            Starting partial collapsing  Comparator_221
            Finished partial collapsing.
            Performing redundancy-removal...
            Performing redundancy-removal...
          Done structuring (delay-based) Comparator_221
        Mapping component Comparator_221...
          Structuring (delay-based) logic partition in GCC...
            Starting partial collapsing  cb_part_4
            Finished partial collapsing.
            Performing redundancy-removal...
          Done structuring (delay-based) logic partition in GCC
        Mapping logic partition in GCC...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:   -76 ps
Target path end-point (Pin: Ycc_reg[7]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
      Pin                   Type          Fanout  Load Arrival   
                                                  (fF)   (ps)    
-----------------------------------------------------------------
(clock CLK)       <<<  launch                                0 R 
cb_parti76651
  w_reg[4][2]/clk                                                
  w_reg[4][2]/q   (u)  unmapped_d_flop        22 110.0           
  g107701/in_1                                                   
  g107701/z       (u)  unmapped_nand2          4  20.0           
  g512216/in_1                                                   
  g512216/z       (u)  unmapped_or2            1   5.0           
  g512217/in_1                                                   
  g512217/z       (u)  unmapped_nand2          2  10.0           
  g512907/in_1                                                   
  g512907/z       (u)  unmapped_complex2       1   5.0           
  g511644/in_1                                                   
  g511644/z       (u)  unmapped_nand2          4  20.0           
  g511346/in_1                                                   
  g511346/z       (u)  unmapped_complex2       1   5.0           
  g511347/in_1                                                   
  g511347/z       (u)  unmapped_nand2          2  10.0           
  g513054/in_0                                                   
  g513054/z       (u)  unmapped_complex2       1   5.0           
  g511098/in_1                                                   
  g511098/z       (u)  unmapped_nand2          2  10.0           
  g513124/in_1                                                   
  g513124/z       (u)  unmapped_complex2       3  15.0           
  g510424/in_0                                                   
  g510424/z       (u)  unmapped_nand2          1   5.0           
  g510197/in_0                                                   
  g510197/z       (u)  unmapped_nand2          3  15.0           
  g509980/in_1                                                   
  g509980/z       (u)  unmapped_or2            1   5.0           
  g509646/in_1                                                   
  g509646/z       (u)  unmapped_nand2          4  20.0           
  g509556/in_0                                                   
  g509556/z       (u)  unmapped_complex2       1   5.0           
  g509557/in_1                                                   
  g509557/z       (u)  unmapped_nand2          2  10.0           
  g509472/in_1                                                   
  g509472/z       (u)  unmapped_or2            1   5.0           
  g509473/in_1                                                   
  g509473/z       (u)  unmapped_nand2          4  20.0           
  g111333/in_1                                                   
  g111333/z       (u)  unmapped_nand2          1   5.0           
  g509314/in_0                                                   
  g509314/z       (u)  unmapped_nand2          1   5.0           
  g509254/in_0                                                   
  g509254/z       (u)  unmapped_nand2          3  15.0           
  g509212/in_1                                                   
  g509212/z       (u)  unmapped_nand2          1   5.0           
  g509155/in_0                                                   
  g509155/z       (u)  unmapped_nand2          3  15.0           
  g513351/in_0                                                   
  g513351/z       (u)  unmapped_complex2       1   5.0           
  g509081/in_1                                                   
  g509081/z       (u)  unmapped_nand2          4  20.0           
  g509051/in_1                                                   
  g509051/z       (u)  unmapped_nand2          2  10.0           
  g509019/in_0                                                   
  g509019/z       (u)  unmapped_complex2       1   5.0           
  g513377/in_0                                                   
  g513377/z       (u)  unmapped_complex2       1   5.0           
  g111812/in_1                                                   
  g111812/z       (u)  unmapped_nand2          2  10.0           
  g508875/in_0                                                   
  g508875/z       (u)  unmapped_or2            1   5.0           
  g508876/in_1                                                   
  g508876/z       (u)  unmapped_nand2         10  50.0           
  g105958/in_0                                                   
  g105958/z       (u)  unmapped_or2            2  10.0           
  g89515/in_1                                                    
  g89515/z        (u)  unmapped_or2            2  10.0           
  g508730/in_1                                                   
  g508730/z       (u)  unmapped_nand2          1   5.0           
  g508700/in_1                                                   
  g508700/z       (u)  unmapped_nand2          4  20.0           
  g513475/in_0                                                   
  g513475/z       (u)  unmapped_complex2       2  10.0           
  g508656/in_1                                                   
  g508656/z       (u)  unmapped_nand2          1   5.0           
  g513486/in_1                                                   
  g513486/z       (u)  unmapped_complex2       1   5.0           
  g513492/in_1                                                   
  g513492/z       (u)  unmapped_complex2       1   5.0           
  g508572/in_1                                                   
  g508572/z       (u)  unmapped_nand2          1   5.0           
  g513502/in_0                                                   
  g513502/z       (u)  unmapped_complex2       5  25.0           
  g508525/in_0                                                   
  g508525/z       (u)  unmapped_or2            1   5.0           
  g508504/in_0                                                   
  g508504/z       (u)  unmapped_nand2          1   5.0           
  g508468/in_1                                                   
  g508468/z       (u)  unmapped_or2            6  30.0           
  g508433/in_1                                                   
  g508433/z       (u)  unmapped_nand2          3  15.0           
  g513528/in_0                                                   
  g513528/z       (u)  unmapped_complex2       1   5.0           
  g508384/in_1                                                   
  g508384/z       (u)  unmapped_nand2          1   5.0           
  g508356/in_0                                                   
  g508356/z       (u)  unmapped_nand2          1   5.0           
  g513556/in_0                                                   
  g513556/z       (u)  unmapped_complex2       4  20.0           
  g105985/in_0                                                   
  g105985/z       (u)  unmapped_nand2          6  30.0           
  g508257/in_1                                                   
  g508257/z       (u)  unmapped_nand2          1   5.0           
  g508227/in_1                                                   
  g508227/z       (u)  unmapped_nand2          9  45.0           
  g513606/in_0                                                   
  g513606/z       (u)  unmapped_complex2       1   5.0           
  g508077/in_1                                                   
  g508077/z       (u)  unmapped_nand2          3  15.0           
  g513643/in_0                                                   
  g513643/z       (u)  unmapped_complex2       1   5.0           
  g507866/in_0                                                   
  g507866/z       (u)  unmapped_nand2          4  20.0           
  g507794/in_0                                                   
  g507794/z       (u)  unmapped_complex2       1   5.0           
  g507780/in_0                                                   
  g507780/z       (u)  unmapped_complex2       9  45.0           
  g513713/in_0                                                   
  g513713/z       (u)  unmapped_complex2       1   5.0           
  g507627/in_1                                                   
  g507627/z       (u)  unmapped_complex2       1   5.0           
  g513749/in_0                                                   
  g513749/z       (u)  unmapped_complex2       1   5.0           
  g507512/in_0                                                   
  g507512/z       (u)  unmapped_nand2          1   5.0           
  g507482/in_0                                                   
  g507482/z       (u)  unmapped_nand2         10  50.0           
  g507397/in_0                                                   
  g507397/z       (u)  unmapped_nand2          1   5.0           
  g507353/in_0                                                   
  g507353/z       (u)  unmapped_nand2          3  15.0           
  g507228/in_1                                                   
  g507228/z       (u)  unmapped_nand2          1   5.0           
  g507153/in_0                                                   
  g507153/z       (u)  unmapped_nand2          5  25.0           
  g507028/in_0                                                   
  g507028/z       (u)  unmapped_complex2       1   5.0           
  g506944/in_0                                                   
  g506944/z       (u)  unmapped_complex2       7  35.0           
  g106053/in_0                                                   
  g106053/z       (u)  unmapped_nand2          7  35.0           
  g111574/in_0                                                   
  g111574/z       (u)  unmapped_nand2          2  10.0           
  g506681/in_0                                                   
  g506681/z       (u)  unmapped_nand2          1   5.0           
  g506665/in_1                                                   
  g506665/z       (u)  unmapped_nand2         10  50.0           
  g506589/in_1                                                   
  g506589/z       (u)  unmapped_nand2          1   5.0           
  g506562/in_1                                                   
  g506562/z       (u)  unmapped_nand2          3  15.0           
  g506510/in_1                                                   
  g506510/z       (u)  unmapped_nand2          1   5.0           
  g506401/in_1                                                   
  g506401/z       (u)  unmapped_nand2          4  20.0           
  g506292/in_0                                                   
  g506292/z       (u)  unmapped_complex2       1   5.0           
  g506159/in_1                                                   
  g506159/z       (u)  unmapped_complex2       8  40.0           
  g106051/in_0                                                   
  g106051/z       (u)  unmapped_nand2         10  50.0           
  g514124/in_0                                                   
  g514124/z       (u)  unmapped_complex2       1   5.0           
  g505946/in_1                                                   
  g505946/z       (u)  unmapped_nand2          1   5.0           
  g514161/in_1                                                   
  g514161/z       (u)  unmapped_complex2      11  55.0           
  g505884/in_1                                                   
  g505884/z       (u)  unmapped_nand2          1   5.0           
  g505825/in_1                                                   
  g505825/z       (u)  unmapped_nand2          3  15.0           
  g505777/in_1                                                   
  g505777/z       (u)  unmapped_or2            2  10.0           
  g514227/in_1                                                   
  g514227/z       (u)  unmapped_complex2       4  20.0           
  g505627/in_1                                                   
  g505627/z       (u)  unmapped_complex2       1   5.0           
  g505543/in_1                                                   
  g505543/z       (u)  unmapped_nand2          2  10.0           
  g505461/in_0                                                   
  g505461/z       (u)  unmapped_complex2       1   5.0           
  g505446/in_1                                                   
  g505446/z       (u)  unmapped_nand2          1   5.0           
  g505338/in_0                                                   
  g505338/z       (u)  unmapped_complex2       2  10.0           
  g505320/in_0                                                   
  g505320/z       (u)  unmapped_complex2       1   5.0           
  g514338/in_1                                                   
  g514338/z       (u)  unmapped_complex2       1   5.0           
  g505221/in_1                                                   
  g505221/z       (u)  unmapped_complex2       1   5.0           
  g505188/in_0                                                   
  g505188/z       (u)  unmapped_complex2       3  15.0           
  g505156/in_1                                                   
  g505156/z       (u)  unmapped_nand2          1   5.0           
  g505140/in_0                                                   
  g505140/z       (u)  unmapped_or2            1   5.0           
  g505121/in_1                                                   
  g505121/z       (u)  unmapped_nand2          1   5.0           
  g505108/in_0                                                   
  g505108/z       (u)  unmapped_complex2       9  45.0           
  g514372/in_0                                                   
  g514372/z       (u)  unmapped_complex2       2  10.0           
  g505088/in_0                                                   
  g505088/z       (u)  unmapped_or2            1   5.0           
  g505089/in_1                                                   
  g505089/z       (u)  unmapped_nand2         21 105.0           
  Ycc_reg[7]/d    <<<  unmapped_d_flop                           
  Ycc_reg[7]/clk       setup                                     
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)            capture                            3200 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_parti76651/w_reg[4][2]/clk
End-point    : cb_parti76651/Ycc_reg[7]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -76ps.
 
Cost Group 'I2C' target slack:    94 ps
Target path end-point (Pin: RC_CG_HIER_INST4/RC_CGIC_INST/E (CKLNQD1/E))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
           Pin                            Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock CLK)                   <<<    launch                               0 R 
(design_mapped.sdc_line_41)          ext delay                                
W[3]                          (u)    in port                 2 10.0           
cb_parti76651/W[3] 
  g512608/in_1                                                                
  g512608/z                   (u)    unmapped_or2            1  5.0           
  g512311/in_0                                                                
  g512311/z                   (u)    unmapped_or2            1  5.0           
  g512013/in_0                                                                
  g512013/z                   (u)    unmapped_or2            3 15.0           
  g511308/in_0                                                                
  g511308/z                   (u)    unmapped_nand2          4 20.0           
cb_parti76651/cb_parti_g7889_z 
cb_parti76647/g7889_z 
  g76725/in_1                                                                 
  g76725/z                    (u)    unmapped_or2            2 10.0           
  g76724/in_0                                                                 
  g76724/z                    (u)    unmapped_complex2       2 10.0           
  g76718/in_0                                                                 
  g76718/z                    (u)    unmapped_or2            1  5.0           
  g76713/in_1                                                                 
  g76713/z                    (u)    unmapped_nand2          1  5.0           
  g76707/in_0                                                                 
  g76707/z                           unmapped_complex2       1  1.6           
cb_parti76647/RC_CG_HIER_INST4_enable 
RC_CG_HIER_INST4/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                                  
  RC_CGIC_INST/CP                    setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                          capture                           3200 R 
------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : W[3]
End-point    : RC_CG_HIER_INST4/RC_CGIC_INST/E

(P) : Instance is preserved
(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2901ps.
 
          Restructuring (delay-based) logic partition in GCC...
          Done restructuring (delay-based) logic partition in GCC
        Optimizing logic partition in GCC...
          Restructuring (delay-based) Comparator_221...
          Done restructuring (delay-based) Comparator_221
        Optimizing component Comparator_221...
          Restructuring (delay-based) cb_part...
          Done restructuring (delay-based) cb_part
        Optimizing component cb_part...
          Restructuring (delay-based) Comparator_222...
          Done restructuring (delay-based) Comparator_222
        Optimizing component Comparator_222...
          Restructuring (delay-based) logic partition in GCC...
          Done restructuring (delay-based) logic partition in GCC
        Optimizing logic partition in GCC...
          Restructuring (delay-based) logic partition in GCC...
          Done restructuring (delay-based) logic partition in GCC
        Optimizing logic partition in GCC...
          Restructuring (delay-based) logic partition in GCC...
          Done restructuring (delay-based) logic partition in GCC
        Optimizing logic partition in GCC...
          Restructuring (delay-based) Comparator_224...
          Done restructuring (delay-based) Comparator_224
        Optimizing component Comparator_224...
          Restructuring (delay-based) Comparator...
          Done restructuring (delay-based) Comparator
        Optimizing component Comparator...
          Restructuring (delay-based) Comparator_223...
          Done restructuring (delay-based) Comparator_223
        Optimizing component Comparator_223...
          Restructuring (delay-based) csa_tree_distance4_add1030_group_335...
          Done restructuring (delay-based) csa_tree_distance4_add1030_group_335
        Optimizing component csa_tree_distance4_add1030_group_335...
          Restructuring (delay-based) csa_tree_distance3_add1031_group_333...
          Done restructuring (delay-based) csa_tree_distance3_add1031_group_333
        Optimizing component csa_tree_distance3_add1031_group_333...
          Restructuring (delay-based) csa_tree_distance2_add1032_group_331...
          Done restructuring (delay-based) csa_tree_distance2_add1032_group_331
        Optimizing component csa_tree_distance2_add1032_group_331...
          Restructuring (delay-based) csa_tree_distance1_add1033_group_329...
          Done restructuring (delay-based) csa_tree_distance1_add1033_group_329
        Optimizing component csa_tree_distance1_add1033_group_329...
          Restructuring (delay-based) csa_tree_distance5_add1029_group_337...
          Done restructuring (delay-based) csa_tree_distance5_add1029_group_337
        Optimizing component csa_tree_distance5_add1029_group_337...
          Restructuring (delay-based) csa_tree_distance0_add1034_group_327...
          Done restructuring (delay-based) csa_tree_distance0_add1034_group_327
        Optimizing component csa_tree_distance0_add1034_group_327...
          Restructuring (delay-based) cb_part_9...
          Done restructuring (delay-based) cb_part_9
        Optimizing component cb_part_9...
          Restructuring (delay-based) logic partition in GCC...
          Done restructuring (delay-based) logic partition in GCC
        Optimizing logic partition in GCC...

Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
           Pin                        Type      Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock CLK)                          launch                                  0 R 
(design_mapped.sdc_line_44)          ext delay                      +1       1 R 
W[0]                                 in port         2  3.9    0    +0       1 R 
cb_parti76651/W[0] 
  g728088/A4                                                        +0       1   
  g728088/ZN                         NR4D1           3  4.9   91   +58      59 F 
  g726793/A1                                                        +0      59   
  g726793/ZN                         IND2D1          4  6.2   78  +104     164 F 
cb_parti76651/cb_parti_g7889_z 
cb_parti76647/g7889_z 
  g76842/B2                                                         +0     164   
  g76842/ZN                          INR3D0          2  3.5  131   +90     254 R 
  g76840/A1                                                         +0     254   
  g76840/ZN                          CKND2D1         2  2.6   56   +53     307 F 
  g76834/A1                                                         +0     307   
  g76834/ZN                          OAI221D0        1  1.7  141   +80     387 R 
cb_parti76647/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                        +0     387   
  RC_CGIC_INST/CP                    setup                     0   +60     448 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                          capture                              3200 R 
---------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    2752ps 
Start-point  : W[0]
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
      Pin              Type     Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock CLK)           launch                                 0 R 
cb_parti76651
  w_reg[3][2]/CP                               0             0 R 
  w_reg[3][2]/Q       DFQD4          8 33.4   82  +146     146 R 
  g728797/I                                         +0     146   
  g728797/ZN          INVD8          4 21.6   32   +32     178 F 
  g728796/I                                         +0     178   
  g728796/ZN          CKND2          2  9.4   45   +34     212 R 
  g727184/B                                         +0     212   
  g727184/ZN          OAI211D4       1  5.1   55   +56     268 F 
  g726729/A1                                        +0     268   
  g726729/ZN          ND2D4          2 10.3   37   +34     301 R 
  g725525/A1                                        +0     301   
  g725525/Z           AN2D4          1  7.5   29   +54     356 R 
  g725480/A1                                        +0     356   
  g725480/ZN          NR2XD4         2  8.5   24   +22     377 F 
  g725479/I                                         +0     377   
  g725479/ZN          CKND4          2  7.2   21   +20     397 R 
  g725110/A2                                        +0     397   
  g725110/ZN          ND2D4          2  8.8   32   +29     427 F 
  g724567/A1                                        +0     427   
  g724567/ZN          ND3D3          1  4.7   32   +25     452 R 
  g724566/I                                         +0     452   
  g724566/ZN          CKND4          1  7.5   19   +21     473 F 
  g724479/A2                                        +0     473   
  g724479/ZN          NR2XD4         4 17.3   51   +41     513 R 
  g724478/I                                         +0     513   
  g724478/ZN          CKND4          1  2.3   16   +18     531 F 
  g724153/A1                                        +0     531   
  g724153/ZN          NR2XD1         1  4.8   55   +36     567 R 
  g723519/A1                                        +0     567   
  g723519/ZN          OAI21D4        1  5.4   35   +33     600 F 
  g723504/A2                                        +0     600   
  g723504/ZN          ND2D4          2  6.8   32   +27     627 R 
  g723268/A1                                        +0     627   
  g723268/ZN          ND2D2          1  4.7   33   +30     657 F 
  g723191/A1                                        +0     657   
  g723191/ZN          CKND2D4        2  7.8   37   +30     686 R 
  g723190/I                                         +0     686   
  g723190/ZN          INVD4          3  6.7   17   +19     705 F 
  g722959/A1                                        +0     705   
  g722959/ZN          CKND2D2        2  6.6   52   +33     738 R 
  g722766/A1                                        +0     738   
  g722766/ZN          CKND2D2        1  2.7   27   +28     766 F 
  g722422/A1                                        +0     766   
  g722422/ZN          ND2D2          1  5.4   34   +26     793 R 
  g722413/A2                                        +0     793   
  g722413/ZN          ND2D4          2 12.3   41   +37     830 F 
  g722412/I                                         +0     830   
  g722412/ZN          INVD6          2  7.8   22   +23     853 R 
  g722335/A1                                        +0     853   
  g722335/ZN          ND2D4          2  9.2   33   +28     880 F 
  g722307/A1                                        +0     880   
  g722307/ZN          ND2D3          1  5.1   28   +24     904 R 
  g722136/A1                                        +0     904   
  g722136/ZN          ND2D4          1  9.4   34   +29     933 F 
  g722130/A2                                        +0     933   
  g722130/ZN          ND2D8          3 13.9   30   +26     960 R 
  g722075/A1                                        +0     960   
  g722075/ZN          CKND2D4        2  6.7   27   +25     985 F 
  g721962/A2                                        +0     985   
  g721962/ZN          OAI21D4        2  7.4   58   +48    1032 R 
  g721961/I                                         +0    1032   
  g721961/ZN          CKND4          1  5.4   22   +24    1056 F 
  g721888/A2                                        +0    1056   
  g721888/ZN          ND2D4          2 12.3   38   +29    1085 R 
  g721887/I                                         +0    1085   
  g721887/ZN          INVD6          3 14.0   19   +22    1107 F 
  g721789/A1                                        +0    1107   
  g721789/ZN          OAI21D4        1  4.1   44   +32    1139 R 
  g721710/A1                                        +0    1139   
  g721710/ZN          ND2D3          1  9.4   43   +38    1177 F 
  g721698/A2                                        +0    1177   
  g721698/ZN          ND2D8          5 28.6   45   +37    1214 R 
  g721541/A1                                        +0    1214   
  g721541/ZN          ND2D4          4 14.8   48   +41    1255 F 
  g721540/I                                         +0    1255   
  g721540/ZN          CKND4          2  5.7   24   +24    1279 R 
  g721384/M0                                        +0    1279   
  g721384/PP          BMLD4          2 12.6   51  +129    1409 F 
  g721383/I                                         +0    1409   
  g721383/ZN          INVD4          1  4.1   23   +23    1431 R 
  g721336/A1                                        +0    1431   
  g721336/ZN          ND2D3          1  4.7   27   +24    1456 F 
  g721317/A1                                        +0    1456   
  g721317/ZN          CKND2D4        1  7.7   36   +28    1484 R 
  g721282/A2                                        +0    1484   
  g721282/ZN          NR2XD4         3  9.8   26   +29    1512 F 
  g721251/A1                                        +0    1512   
  g721251/ZN          CKND2D4        4 13.1   51   +36    1548 R 
  g721234/A2                                        +0    1548   
  g721234/ZN          ND2D2          1  3.1   33   +32    1580 F 
  g721174/A2                                        +0    1580   
  g721174/ZN          ND2D2          1  7.5   43   +35    1615 R 
  g721114/A1                                        +0    1615   
  g721114/ZN          NR2XD4         5 21.0   41   +35    1650 F 
  g721113/I                                         +0    1650   
  g721113/ZN          CKND4          1  5.1   21   +22    1672 R 
  g721054/A1                                        +0    1672   
  g721054/ZN          ND2D4          4 16.6   51   +38    1710 F 
  g721053/I                                         +0    1710   
  g721053/ZN          INVD4          2  9.9   31   +31    1740 R 
  g720822/A1                                        +0    1740   
  g720822/ZN          ND3D4          1  9.0   56   +42    1782 F 
  g720688/A1                                        +0    1782   
  g720688/ZN          ND2D8          7 27.6   42   +39    1822 R 
  g720483/A1                                        +0    1822   
  g720483/ZN          NR2XD2         3  8.8   37   +32    1854 F 
  g720373/A1                                        +0    1854   
  g720373/ZN          NR2XD1         1  2.7   37   +31    1885 R 
  g720347/A1                                        +0    1885   
  g720347/ZN          ND2D2          1  4.7   34   +31    1916 F 
  g720158/A1                                        +0    1916   
  g720158/ZN          AOI21D4        2  6.0   59   +39    1955 R 
  g720122/A1                                        +0    1955   
  g720122/ZN          NR2XD2         1  7.1   32   +34    1989 F 
  g720022/A1                                        +0    1989   
  g720022/ZN          NR2XD4         8 30.8   80   +54    2042 R 
  g719889/A1                                        +0    2042   
  g719889/ZN          ND2D2          1  5.2   51   +42    2085 F 
  g719776/A1                                        +0    2085   
  g719776/ZN          ND3D4          1  7.7   36   +32    2116 R 
  g719627/A2                                        +0    2116   
  g719627/ZN          NR2XD4         6 19.8   39   +36    2153 F 
  g719429/A1                                        +0    2153   
  g719429/ZN          NR2XD1         2  4.8   58   +41    2194 R 
  g719305/A1                                        +0    2194   
  g719305/ZN          NR2XD1         1  2.7   31   +31    2225 F 
  g719184/A1                                        +0    2225   
  g719184/ZN          OAI22D2        2  6.6  109   +56    2281 R 
  g719068/A1                                        +0    2281   
  g719068/ZN          OAI21D4        1  5.1   43   +41    2323 F 
  g719067/I                                         +0    2323   
  g719067/ZN          INVD4          1  7.5   26   +26    2349 R 
  g719013/A1                                        +0    2349   
  g719013/ZN          NR2XD4         6 23.2   44   +32    2380 F 
  g719012/I                                         +0    2380   
  g719012/ZN          INVD6          3 13.8   28   +28    2409 R 
  g718971/A2                                        +0    2409   
  g718971/ZN          NR2XD4         4 18.6   38   +33    2442 F 
  g718970/I                                         +0    2442   
  g718970/ZN          CKND6          3  9.0   22   +22    2464 R 
  g718920/A1                                        +0    2464   
  g718920/ZN          CKND2D4        1  9.4   44   +27    2491 F 
  g718802/A2                                        +0    2491   
  g718802/ZN          ND2D8          9 26.2   40   +36    2528 R 
  g718595/B1                                        +0    2528   
  g718595/ZN          INR2XD1        1  4.8   41   +34    2561 F 
  g718552/B1                                        +0    2561   
  g718552/ZN          INR2D4         3  7.9   54   +42    2603 R 
  g718385/A2                                        +0    2603   
  g718385/ZN          ND2D2          1  3.6   30   +34    2637 F 
  g718347/A1                                        +0    2637   
  g718347/ZN          CKND2D3        2  5.9   38   +29    2667 R 
  g718232/A1                                        +0    2667   
  g718232/ZN          ND2D3          2  5.8   32   +30    2697 F 
  g718187/A1                                        +0    2697   
  g718187/ZN          NR2XD2         1  4.8   35   +29    2725 R 
  g718086/A1                                        +0    2725   
  g718086/ZN          OAI21D4        1  5.1   37   +28    2753 F 
  g718062/A1                                        +0    2753   
  g718062/ZN          ND2D4          6 19.3   52   +39    2792 R 
  g718061/I                                         +0    2792   
  g718061/ZN          INVD2          2  5.4   24   +26    2819 F 
  g718016/A1                                        +0    2819   
  g718016/ZN          ND2D2          1  2.7   38   +20    2838 R 
  g717955/B                                         +0    2838   
  g717955/ZN          OAI21D2        1  4.1   44   +44    2882 F 
  g717869/A2                                        +0    2882   
  g717869/ZN          NR2XD2         1  2.7   26   +33    2915 R 
  g717768/B                                         +0    2915   
  g717768/Z           OA21D4         4 12.7   41   +73    2988 R 
  g717767/I                                         +0    2988   
  g717767/ZN          INVD4          2  5.4   17   +19    3006 F 
  g717552/A2                                        +0    3006   
  g717552/ZN          OAI211D2       1  2.7   62   +37    3044 R 
  g717430/A1                                        +0    3044   
  g717430/ZN          ND2D2          1  3.6   34   +33    3077 F 
  g717397/A1                                        +0    3077   
  g717397/ZN          CKND2D3        1  6.0   38   +31    3108 R 
  g717369/A2                                        +0    3108   
  g717369/ZN          NR2XD3         1  7.5   27   +30    3138 F 
  g717298/A2                                        +0    3138   
  g717298/ZN          NR2XD4         3  9.3   34   +34    3171 R 
  g717269/A2                                        +0    3171   
  g717269/ZN          CKND2D3        1  5.1   28   +29    3201 F 
  g717254/A1                                        +0    3201   
  g717254/ZN          ND2D4          4 12.0   37   +28    3229 R 
  g717224/A1                                        +0    3229   
  g717224/ZN          CKND2D4        3 10.2   36   +32    3261 F 
  g717195/A1                                        +0    3261   
  g717195/ZN          NR2XD3         3  9.3   41   +34    3294 R 
  g717172/A1                                        +0    3294   
  g717172/ZN          CKND2D4        4 12.5   43   +36    3330 F 
  g717158/A1                                        +0    3330   
  g717158/ZN          NR2XD2         2  5.8   42   +33    3364 R 
  g717157/I                                         +0    3364   
  g717157/ZN          INVD2          1  2.8   17   +19    3383 F 
  g717022/A2                                        +0    3383   
  g717022/ZN          OAI21D2        1  3.1   56   +42    3425 R 
  g716994/A2                                        +0    3425   
  g716994/ZN          ND2D2          2  3.5   30   +35    3459 F 
  Ycc_reg[6]/D   <<<  DFD1                          +0    3459   
  Ycc_reg[6]/CP       setup                    0   +15    3475 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                             3200 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -275ps (TIMING VIOLATION)
Start-point  : cb_parti76651/w_reg[3][2]/CP
End-point    : cb_parti76651/Ycc_reg[6]/D

 
 
Global mapping status
=====================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_map      64625    -274  w_reg[3][2]/CP --> Ycc_reg[6]/D
 
Global incremental target info
==============================
Cost Group 'C2C' target slack:  -274 ps
Target path end-point (Pin: Ycc_reg[6]/D (DFD1/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
      Pin              Type     Fanout Load Arrival   
                                       (fF)   (ps)    
------------------------------------------------------
(clock CLK)      <<<  launch                      0 R 
cb_parti76651
  w_reg[3][2]/CP                                      
  w_reg[3][2]/Q       DFQD4          8 33.4           
  g728797/I                                           
  g728797/ZN          INVD8          4 21.6           
  g728796/I                                           
  g728796/ZN          CKND2          2  9.4           
  g727184/B                                           
  g727184/ZN          OAI211D4       1  5.1           
  g726729/A1                                          
  g726729/ZN          ND2D4          2 10.3           
  g725525/A1                                          
  g725525/Z           AN2D4          1  7.5           
  g725480/A1                                          
  g725480/ZN          NR2XD4         2  8.5           
  g725479/I                                           
  g725479/ZN          CKND4          2  7.2           
  g725110/A2                                          
  g725110/ZN          ND2D4          2  8.8           
  g724567/A1                                          
  g724567/ZN          ND3D3          1  4.7           
  g724566/I                                           
  g724566/ZN          CKND4          1  7.5           
  g724479/A2                                          
  g724479/ZN          NR2XD4         4 17.3           
  g724478/I                                           
  g724478/ZN          CKND4          1  2.3           
  g724153/A1                                          
  g724153/ZN          NR2XD1         1  4.8           
  g723519/A1                                          
  g723519/ZN          OAI21D4        1  5.4           
  g723504/A2                                          
  g723504/ZN          ND2D4          2  6.8           
  g723268/A1                                          
  g723268/ZN          ND2D2          1  4.7           
  g723191/A1                                          
  g723191/ZN          CKND2D4        2  7.8           
  g723190/I                                           
  g723190/ZN          INVD4          3  6.7           
  g722959/A1                                          
  g722959/ZN          CKND2D2        2  6.6           
  g722766/A1                                          
  g722766/ZN          CKND2D2        1  2.7           
  g722422/A1                                          
  g722422/ZN          ND2D2          1  5.4           
  g722413/A2                                          
  g722413/ZN          ND2D4          2 12.3           
  g722412/I                                           
  g722412/ZN          INVD6          2  7.8           
  g722335/A1                                          
  g722335/ZN          ND2D4          2  9.2           
  g722307/A1                                          
  g722307/ZN          ND2D3          1  5.1           
  g722136/A1                                          
  g722136/ZN          ND2D4          1  9.4           
  g722130/A2                                          
  g722130/ZN          ND2D8          3 13.9           
  g722075/A1                                          
  g722075/ZN          CKND2D4        2  6.7           
  g721962/A2                                          
  g721962/ZN          OAI21D4        2  7.4           
  g721961/I                                           
  g721961/ZN          CKND4          1  5.4           
  g721888/A2                                          
  g721888/ZN          ND2D4          2 12.3           
  g721887/I                                           
  g721887/ZN          INVD6          3 14.0           
  g721789/A1                                          
  g721789/ZN          OAI21D4        1  4.1           
  g721710/A1                                          
  g721710/ZN          ND2D3          1  9.4           
  g721698/A2                                          
  g721698/ZN          ND2D8          5 28.6           
  g721541/A1                                          
  g721541/ZN          ND2D4          4 14.8           
  g721540/I                                           
  g721540/ZN          CKND4          2  5.7           
  g721384/M0                                          
  g721384/PP          BMLD4          2 12.6           
  g721383/I                                           
  g721383/ZN          INVD4          1  4.1           
  g721336/A1                                          
  g721336/ZN          ND2D3          1  4.7           
  g721317/A1                                          
  g721317/ZN          CKND2D4        1  7.7           
  g721282/A2                                          
  g721282/ZN          NR2XD4         3  9.8           
  g721251/A1                                          
  g721251/ZN          CKND2D4        4 13.1           
  g721234/A2                                          
  g721234/ZN          ND2D2          1  3.1           
  g721174/A2                                          
  g721174/ZN          ND2D2          1  7.5           
  g721114/A1                                          
  g721114/ZN          NR2XD4         5 21.0           
  g721113/I                                           
  g721113/ZN          CKND4          1  5.1           
  g721054/A1                                          
  g721054/ZN          ND2D4          4 16.6           
  g721053/I                                           
  g721053/ZN          INVD4          2  9.9           
  g720822/A1                                          
  g720822/ZN          ND3D4          1  9.0           
  g720688/A1                                          
  g720688/ZN          ND2D8          7 27.6           
  g720483/A1                                          
  g720483/ZN          NR2XD2         3  8.8           
  g720373/A1                                          
  g720373/ZN          NR2XD1         1  2.7           
  g720347/A1                                          
  g720347/ZN          ND2D2          1  4.7           
  g720158/A1                                          
  g720158/ZN          AOI21D4        2  6.0           
  g720122/A1                                          
  g720122/ZN          NR2XD2         1  7.1           
  g720022/A1                                          
  g720022/ZN          NR2XD4         8 30.8           
  g719889/A1                                          
  g719889/ZN          ND2D2          1  5.2           
  g719776/A1                                          
  g719776/ZN          ND3D4          1  7.7           
  g719627/A2                                          
  g719627/ZN          NR2XD4         6 19.8           
  g719429/A1                                          
  g719429/ZN          NR2XD1         2  4.8           
  g719305/A1                                          
  g719305/ZN          NR2XD1         1  2.7           
  g719184/A1                                          
  g719184/ZN          OAI22D2        2  6.6           
  g719068/A1                                          
  g719068/ZN          OAI21D4        1  5.1           
  g719067/I                                           
  g719067/ZN          INVD4          1  7.5           
  g719013/A1                                          
  g719013/ZN          NR2XD4         6 23.2           
  g719012/I                                           
  g719012/ZN          INVD6          3 13.8           
  g718971/A2                                          
  g718971/ZN          NR2XD4         4 18.6           
  g718970/I                                           
  g718970/ZN          CKND6          3  9.0           
  g718920/A1                                          
  g718920/ZN          CKND2D4        1  9.4           
  g718802/A2                                          
  g718802/ZN          ND2D8          9 26.2           
  g718595/B1                                          
  g718595/ZN          INR2XD1        1  4.8           
  g718552/B1                                          
  g718552/ZN          INR2D4         3  7.9           
  g718385/A2                                          
  g718385/ZN          ND2D2          1  3.6           
  g718347/A1                                          
  g718347/ZN          CKND2D3        2  5.9           
  g718232/A1                                          
  g718232/ZN          ND2D3          2  5.8           
  g718187/A1                                          
  g718187/ZN          NR2XD2         1  4.8           
  g718086/A1                                          
  g718086/ZN          OAI21D4        1  5.1           
  g718062/A1                                          
  g718062/ZN          ND2D4          6 19.3           
  g718061/I                                           
  g718061/ZN          INVD2          2  5.4           
  g718016/A1                                          
  g718016/ZN          ND2D2          1  2.7           
  g717955/B                                           
  g717955/ZN          OAI21D2        1  4.1           
  g717869/A2                                          
  g717869/ZN          NR2XD2         1  2.7           
  g717768/B                                           
  g717768/Z           OA21D4         4 12.7           
  g717767/I                                           
  g717767/ZN          INVD4          2  5.4           
  g717552/A2                                          
  g717552/ZN          OAI211D2       1  2.7           
  g717430/A1                                          
  g717430/ZN          ND2D2          1  3.6           
  g717397/A1                                          
  g717397/ZN          CKND2D3        1  6.0           
  g717369/A2                                          
  g717369/ZN          NR2XD3         1  7.5           
  g717298/A2                                          
  g717298/ZN          NR2XD4         3  9.3           
  g717269/A2                                          
  g717269/ZN          CKND2D3        1  5.1           
  g717254/A1                                          
  g717254/ZN          ND2D4          4 12.0           
  g717224/A1                                          
  g717224/ZN          CKND2D4        3 10.2           
  g717195/A1                                          
  g717195/ZN          NR2XD3         3  9.3           
  g717172/A1                                          
  g717172/ZN          CKND2D4        4 12.5           
  g717158/A1                                          
  g717158/ZN          NR2XD2         2  5.8           
  g717157/I                                           
  g717157/ZN          INVD2          1  2.8           
  g717022/A2                                          
  g717022/ZN          OAI21D2        1  3.1           
  g716994/A2                                          
  g716994/ZN          ND2D2          2  3.5           
  Ycc_reg[6]/D   <<<  DFD1                            
  Ycc_reg[6]/CP       setup                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)           capture                  3200 R 
------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : cb_parti76651/w_reg[3][2]/CP
End-point    : cb_parti76651/Ycc_reg[6]/D

The global mapper estimates a slack for this path of -274ps.
 
Cost Group 'I2C' target slack:    62 ps
Target path end-point (Pin: RC_CG_HIER_INST2/RC_CGIC_INST/E (CKLNQD1/E))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
           Pin                        Type      Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock CLK)                   <<<    launch                       0 R 
(design_mapped.sdc_line_44)          ext delay                        
W[0]                                 in port         2  3.9           
cb_parti76651/W[0] 
  g728088/A4                                                          
  g728088/ZN                         NR4D1           3  4.9           
  g726793/A1                                                          
  g726793/ZN                         IND2D1          4  6.2           
cb_parti76651/cb_parti_g7889_z 
cb_parti76647/g7889_z 
  g76842/B2                                                           
  g76842/ZN                          INR3D0          2  3.5           
  g76840/A1                                                           
  g76840/ZN                          CKND2D1         2  2.6           
  g76834/A1                                                           
  g76834/ZN                          OAI221D0        1  1.7           
cb_parti76647/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                          
  RC_CGIC_INST/CP                    setup                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                          capture                   3200 R 
----------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Start-point  : W[0]
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

The global mapper estimates a slack for this path of 2751ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
           Pin                        Type      Fanout Load Slew Delay Arrival   
                                                       (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------
(clock CLK)                          launch                                  0 R 
(design_mapped.sdc_line_44)          ext delay                      +1       1 F 
W[0]                                 in port         2  3.4    0    +0       1 F 
cb_parti76651/W[0] 
  g728088/A4                                                        +0       1   
  g728088/ZN                         NR4D0           3  5.1  236  +156     157 R 
  g726793/A1                                                        +0     157   
  g726793/ZN                         IND2D1          4  6.2   71  +104     261 R 
cb_parti76651/cb_parti_g7889_z 
cb_parti76647/g7889_z 
  g76842/B2                                                         +0     261   
  g76842/ZN                          INR3D0          2  3.5   62   +53     314 F 
  g76840/A1                                                         +0     314   
  g76840/ZN                          CKND2D1         2  2.6   48   +43     357 R 
  g76834/A1                                                         +0     357   
  g76834/ZN                          OAI221D0        1  1.6  109   +74     431 F 
cb_parti76647/RC_CG_HIER_INST2_enable 
RC_CG_HIER_INST2/enable 
  RC_CGIC_INST/E            <<< (P)  CKLNQD1                        +0     431   
  RC_CGIC_INST/CP                    setup                     0   +64     494 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                          capture                              3200 R 
---------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    2706ps 
Start-point  : W[0]
End-point    : RC_CG_HIER_INST2/RC_CGIC_INST/E

(P) : Instance is preserved

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
      Pin              Type     Fanout Load Slew Delay Arrival   
                                       (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------
(clock CLK)           launch                                 0 R 
cb_parti76651
  w_reg[0][2]/CP                               0             0 R 
  w_reg[0][2]/Q       DFQD4          4 20.7   46  +139     139 F 
  g728286/I                                         +0     139   
  g728286/ZN          INVD12        13 53.6   45   +39     178 R 
  g728275/I                                         +0     178   
  g728275/ZN          INVD6          2  6.5   17   +18     196 F 
  g728273/I                                         +0     196   
  g728273/ZN          INVD4          5 23.1   55   +36     232 R 
  g728061/A1                                        +0     232   
  g728061/ZN          NR2XD3         4  7.9   29   +30     263 F 
  g726654/A2                                        +0     263   
  g726654/ZN          OAI21D2        1  2.7   51   +43     306 R 
  g726463/A1                                        +0     306   
  g726463/ZN          ND2D2          3 10.5   62   +51     356 F 
  g726462/I                                         +0     356   
  g726462/ZN          CKND3          2  9.5   38   +37     393 R 
  g725036/A2                                        +0     393   
  g725036/ZN          ND2D4          1  9.4   34   +34     427 F 
  g724933/A2                                        +0     427   
  g724933/ZN          ND2D8          4 15.6   34   +27     454 R 
  g724932/I                                         +0     454   
  g724932/ZN          INVD3          1  4.7   16   +19     473 F 
  g724579/A1                                        +0     473   
  g724579/ZN          CKND2D4        2  8.5   38   +26     499 R 
  g724403/A1                                        +0     499   
  g724403/ZN          CKND2D3        1  5.1   29   +28     527 F 
  g724107/A1                                        +0     527   
  g724107/ZN          ND2D4          1  5.4   24   +21     548 R 
  g724069/A2                                        +0     548   
  g724069/ZN          ND2D4          3 11.4   38   +34     582 F 
  g724068/I                                         +0     582   
  g724068/ZN          CKND4          1  5.1   21   +21     603 R 
  g723551/A1                                        +0     603   
  g723551/ZN          ND2D4          1  5.4   24   +22     625 F 
  g723452/A2                                        +0     625   
  g723452/ZN          ND2D4          2 12.6   38   +30     655 R 
  g723030/A1                                        +0     655   
  g723030/ZN          ND2D4          1  7.2   30   +29     684 F 
  g723029/I                                         +0     684   
  g723029/ZN          INVD6          3 17.1   31   +27     711 R 
  g722995/A1                                        +0     711   
  g722995/ZN          NR2XD4         2  9.1   28   +23     734 F 
  g722731/A1                                        +0     734   
  g722731/ZN          ND2D3          2  8.3   36   +27     761 R 
  g722530/I                                         +0     761   
  g722530/ZN          INVD3          2  6.5   19   +21     782 F 
  g722323/A2                                        +0     782   
  g722323/ZN          OAI21D4        2  8.0   60   +47     829 R 
  g722306/A2                                        +0     829   
  g722306/ZN          ND2D2          1  4.0   32   +37     866 F 
  g722216/A1                                        +0     866   
  g722216/ZN          NR2XD2         1  7.7   47   +36     902 R 
  g722165/A2                                        +0     902   
  g722165/ZN          NR2XD4         2 13.7   32   +35     937 F 
  g722112/A1                                        +0     937   
  g722112/ZN          CKND2D8        5 19.7   43   +34     971 R 
  g722111/I                                         +0     971   
  g722111/ZN          INVD6          4 13.1   20   +22     993 F 
  g722033/A1                                        +0     993   
  g722033/ZN          CKND2D2        1  4.7   41   +28    1021 R 
  g721991/A1                                        +0    1021   
  g721991/ZN          AOI21D4        2  8.6   37   +34    1056 F 
  g721898/B                                         +0    1056   
  g721898/ZN          AOI21D4        1  4.2   52   +51    1107 R 
  g721839/A1                                        +0    1107   
  g721839/ZN          NR2XD2         1  5.8   30   +30    1137 F 
  g721823/A2                                        +0    1137   
  g721823/ZN          NR2XD3         3 11.4   50   +42    1179 R 
  g721731/A1                                        +0    1179   
  g721731/ZN          ND2D3          3  7.6   48   +36    1215 F 
  g721670/A2                                        +0    1215   
  g721670/ZN          ND2D2          1  4.7   33   +33    1248 R 
  g721592/A1                                        +0    1248   
  g721592/ZN          AOI21D4        1  4.7   27   +27    1275 F 
  g721499/A1                                        +0    1275   
  g721499/ZN          OAI21D4        2 10.0   69   +48    1323 R 
  g721498/I                                         +0    1323   
  g721498/ZN          INVD4          2  7.7   25   +26    1348 F 
  g721467/A1                                        +0    1348   
  g721467/ZN          NR2XD2         1  5.0   35   +28    1376 R 
  g721425/A2                                        +0    1376   
  g721425/ZN          CKND2D4        1  8.1   36   +31    1407 F 
  g721397/A1                                        +0    1407   
  g721397/ZN          CKND2D8        5 14.1   34   +31    1438 R 
  g721349/A1                                        +0    1438   
  g721349/ZN          OAI21D4        2  6.7   43   +30    1468 F 
  g721348/I                                         +0    1468   
  g721348/ZN          INVD1          1  3.1   35   +32    1500 R 
  g721256/A3                                        +0    1500   
  g721256/ZN          ND3D2          1  3.9   52   +49    1550 F 
  g721206/A2                                        +0    1550   
  g721206/ZN          ND2D3          2 10.1   43   +40    1589 R 
  g721157/A2                                        +0    1589   
  g721157/ZN          NR2XD3         4 11.7   40   +36    1625 F 
  g721154/I                                         +0    1625   
  g721154/ZN          INVD2          1  4.1   26   +26    1651 R 
  g721105/A1                                        +0    1651   
  g721105/ZN          ND2D3          3  6.2   35   +28    1679 F 
  g721063/A1                                        +0    1679   
  g721063/ZN          ND2D2          3  6.5   41   +31    1710 R 
  g721062/I                                         +0    1710   
  g721062/ZN          INVD2          2  4.5   20   +23    1733 F 
  g720785/A2                                        +0    1733   
  g720785/ZN          OAI211D2       2  4.5   70   +46    1779 R 
  g720595/A1                                        +0    1779   
  g720595/ZN          ND2D2          1  4.7   39   +39    1818 F 
  g720519/A1                                        +0    1818   
  g720519/ZN          CKND2D4        3  8.6   46   +32    1850 R 
  g720400/A2                                        +0    1850   
  g720400/ZN          CKND2D4        2 10.9   37   +37    1888 F 
  g720332/A1                                        +0    1888   
  g720332/ZN          CKND2D8        2 13.7   34   +31    1918 R 
  g720331/I                                         +0    1918   
  g720331/ZN          INVD4          5 12.5   22   +23    1941 F 
  g720231/A1                                        +0    1941   
  g720231/ZN          ND2D1          1  4.7   53   +36    1977 R 
  g720076/B                                         +0    1977   
  g720076/ZN          OAI21D4        1  2.6   29   +38    2015 F 
  g720075/I                                         +0    2015   
  g720075/ZN          CKND2          1  4.6   25   +23    2038 R 
  g720023/A1                                        +0    2038   
  g720023/ZN          CKND2D4        1  5.6   24   +22    2060 F 
  g719966/A1                                        +0    2060   
  g719966/ZN          NR2XD3         2  7.8   37   +28    2088 R 
  g719841/A1                                        +0    2088   
  g719841/ZN          ND2D3          3 10.4   48   +38    2127 F 
  g719840/I                                         +0    2127   
  g719840/ZN          INVD1          1  4.9   50   +42    2168 R 
  g719320/A2                                        +0    2168   
  g719320/ZN          OAI21D4        1  5.8   37   +37    2205 F 
  g719202/A2                                        +0    2205   
  g719202/ZN          NR2XD3         1  8.1   38   +38    2244 R 
  g719131/A1                                        +0    2244   
  g719131/ZN          CKND2D8        9 24.9   46   +40    2284 F 
  g719058/A1                                        +0    2284   
  g719058/ZN          ND2D1          1  2.7   38   +33    2317 R 
  g719025/A1                                        +0    2317   
  g719025/ZN          ND2D2          1  4.1   32   +30    2346 F 
  g718985/A2                                        +0    2346   
  g718985/ZN          NR2XD2         1  9.0   52   +45    2391 R 
  g718932/A1                                        +0    2391   
  g718932/ZN          ND2D8          8 21.7   44   +42    2433 F 
  g718833/A1                                        +0    2433   
  g718833/ZN          CKND2D2        4  6.9   55   +42    2474 R 
  g718518/A1                                        +0    2474   
  g718518/ZN          ND2D1          1  3.9   53   +47    2521 F 
  g718459/A2                                        +0    2521   
  g718459/ZN          ND2D3          5 11.2   46   +42    2563 R 
  g718309/A1                                        +0    2563   
  g718309/ZN          NR2XD2         1  4.0   26   +26    2589 F 
  g718279/A1                                        +0    2589   
  g718279/ZN          NR2XD2         1  5.9   39   +30    2619 R 
  g718218/A1                                        +0    2619   
  g718218/ZN          NR2XD3         2 10.5   35   +30    2648 F 
  g718217/I                                         +0    2648   
  g718217/ZN          INVD4          1  9.0   26   +26    2674 R 
  g718167/A1                                        +0    2674   
  g718167/ZN          ND2D8          5 15.4   34   +30    2704 F 
  g718085/A1                                        +0    2704   
  g718085/ZN          NR2D2          1  6.0   68   +49    2753 R 
  g718017/A2                                        +0    2753   
  g718017/ZN          NR2XD3         1  5.1   29   +36    2788 F 
  g717996/A1                                        +0    2788   
  g717996/ZN          ND2D4          6 17.9   49   +35    2824 R 
  g717895/A1                                        +0    2824   
  g717895/ZN          ND2D2          3 11.0   73   +52    2875 F 
  g717751/A2                                        +0    2875   
  g717751/ZN          AOI21D4        2  7.3   66   +58    2934 R 
  g717572/A2                                        +0    2934   
  g717572/ZN          NR2XD1         1  3.1   34   +40    2973 F 
  g717522/A2                                        +0    2973   
  g717522/ZN          ND2D2          1  2.7   24   +25    2998 R 
  g717471/A1                                        +0    2998   
  g717471/ZN          ND2D2          1  5.1   39   +29    3027 F 
  g717377/A1                                        +0    3027   
  g717377/ZN          ND2D4          4 13.5   42   +33    3060 R 
  g717376/I                                         +0    3060   
  g717376/ZN          INVD6          8 22.6   26   +27    3087 F 
  g717302/A2                                        +0    3087   
  g717302/ZN          ND2D1          1  3.0   39   +31    3118 R 
  g717257/A1                                        +0    3118   
  g717257/ZN          AOI21D2        1  3.0   55   +31    3149 F 
  g717201/A1                                        +0    3149   
  g717201/ZN          OAI21D2        1  2.7   53   +45    3194 R 
  g717178/A1                                        +0    3194   
  g717178/ZN          ND3D2          1  4.0   53   +45    3239 F 
  g717166/A1                                        +0    3239   
  g717166/ZN          NR2XD2         1  6.0   43   +36    3275 R 
  g717145/A2                                        +0    3275   
  g717145/ZN          NR2XD3         1  8.1   29   +32    3307 F 
  g717136/A1                                        +0    3307   
  g717136/ZN          CKND2D8        9 19.8   42   +33    3340 R 
  g717135/I                                         +0    3340   
  g717135/ZN          INVD4          8 15.0   26   +27    3368 F 
  g717057/A1                                        +0    3368   
  g717057/ZN          OAI21D1        1  1.8   57   +41    3408 R 
  g717049/A1                                        +0    3408   
  g717049/ZN          ND2D1          2  3.5   50   +45    3454 F 
  Xcc_reg[1]/D   <<<  DFD1                          +0    3454   
  Xcc_reg[1]/CP       setup                    0   +20    3474 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)           capture                             3200 R 
-----------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :    -274ps (TIMING VIOLATION)
Start-point  : cb_parti76651/w_reg[0][2]/CP
End-point    : cb_parti76651/Xcc_reg[1]/D

 
 
Global incremental optimization status
======================================
                         Group  
                         Total  
                 Total   Worst  
Operation         Area   Slacks Worst Path
-------------------------------------------------------------------------------
 global_inc      49230    -273  w_reg[0][2]/CP --> Xcc_reg[1]/D
Info    : 'Conformal LEC9.1-s400' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC9.1-s400' or later builds is recommended to get better verification results.
Generating a dofile for design 'GCC' in file 'fv/GCC/rtl_to_g1.do' ...
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'incremental_opto', value: '0' (default: '1')
        : Some Tcl variables are used internally to enable features that are not officially supported.

  Done mapping GCC
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after SYN2MAP: 550 sec., 263.34 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Site size           : 2.00 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
M1              H         1.00        0.000192  
M2              V         1.00        0.000179  
M3              H         1.00        0.000179  
M4              V         1.00        0.000179  
M5              H         1.00        0.000179  
M6              V         1.00        0.000179  
M7              H         1.00        0.000208  
M8              V         1.00        0.000217  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
M1              H         1.00         1.777778  
M2              V         1.00         1.400000  
M3              H         1.00         1.400000  
M4              V         1.00         1.400000  
M5              H         1.00         1.400000  
M6              V         1.00         1.400000  
M7              H         1.00         0.055000  
M8              V         1.00         0.055000  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
M1              H         1.00         0.090000  
M2              V         1.00         0.100000  
M3              H         1.00         0.100000  
M4              V         1.00         0.100000  
M5              H         1.00         0.100000  
M6              V         1.00         0.100000  
M7              H         1.00         0.400000  
M8              V         1.00         0.400000  

  Incrementally optimizing GCC
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt       49230    -273         0        0
            Path: w_reg[0][2]/CP --> Xcc_reg[1]/D
 const_prop      49224    -273         0        0
            Path: w_reg[0][2]/CP --> Xcc_reg[1]/D
 simp_cc_in      48963    -273         0        0
            Path: w_reg[1][3]/CP --> Ycc_reg[3]/D
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      48963    -273         0        0
            Path: w_reg[1][3]/CP --> Ycc_reg[3]/D
 incr_delay      50446    -184         0        0
            Path: w_reg[2][1]/CP --> Xcc_reg[1]/D
 incr_delay      50898    -165         0        0
            Path: w_reg[2][1]/CP --> Ycc_reg[5]/D
 incr_delay      51337    -149         0        0
            Path: w_reg[1][2]/CP --> Ycc_reg[4]/D
 incr_delay      51503    -143         0        0
            Path: w_reg[0][0]/CP --> Xcc_reg[1]/D
 incr_delay      51775    -135         0        0
            Path: w_reg[4][2]/CP --> Xcc_reg[4]/D
 incr_delay      51855    -132         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[1]/D
 incr_delay      51922    -130         0        0
            Path: w_reg[4][2]/CP --> Xcc_reg[4]/D
 incr_delay      51993    -128         0        0
            Path: w_reg[1][1]/CP --> Xcc_reg[1]/D
 incr_delay      52043    -126         0        0
            Path: w_reg[3][3]/CP --> Xcc_reg[1]/D
 incr_delay      52061    -124         0        0
            Path: w_reg[5][2]/CP --> Xcc_reg[1]/D
 incr_delay      52082    -123         0        0
            Path: w_reg[2][0]/CP --> Xcc_reg[1]/D
 incr_delay      52132    -121         0        0
            Path: w_reg[5][2]/CP --> Xcc_reg[1]/D
 incr_delay      52201    -120         0        0
            Path: w_reg[2][1]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz     10425  (     3398 /     3957 )  53598
  crit_upsz      6301  (     1037 /     1078 )  12719
  crit_slew      1393  (        4 /        5 )  1250
   setup_dn      1292  (        0 /        0 )  9
       fopt      1292  (        0 /        0 )  23
  crit_swap      1469  (        6 /        6 )  856
  mux2_swap      1356  (        0 /        0 )  2
  crit_dnsz      5258  (       97 /      106 )  4754
  load_swap      1496  (        7 /        7 )  695
       fopt      2465  (      122 /      162 )  5127
   setup_dn      1382  (        0 /        0 )  10
  load_isol      2495  (      104 /      104 )  7542
  load_isol      1487  (        3 /        3 )  863
   move_for      1639  (        5 /        5 )  562
   move_for      1448  (        0 /        0 )  129
     rem_bi      1448  (        0 /        0 )  1
    offload      1448  (        0 /        0 )  0
     rem_bi      1615  (        2 /       23 )  452
    offload      1659  (        5 /        5 )  252
      phase      1459  (        0 /        0 )  1
   in_phase      1459  (        0 /        0 )  1
  merge_bit      1914  (       12 /       14 )  180
 merge_idrvr      1516  (        0 /        0 )  0
 merge_iload      1516  (        0 /        0 )  1
 merge_idload      1516  (        0 /       47 )  893
 merge_drvr      1516  (        0 /        0 )  4
 merge_load      1516  (        0 /        0 )  5
     decomp      1629  (        3 /        5 )  1334
   p_decomp      1507  (        0 /        0 )  769
   levelize      1507  (        0 /        0 )  2
   mb_split      1507  (        0 /        0 )  1
        dup      1512  (        2 /        3 )  990
 mux_retime      1503  (        0 /        0 )  0
        exp       186  (       13 /      103 )  2191
  gate_deco       373  (        3 /        3 )  5363
  gcomp_tim      4062  (       29 /       36 )  13526

Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'crr_max_tries', value: '300' (default: '87')
 incr_delay      52194    -119         0        0
            Path: w_reg[1][2]/CP --> Xcc_reg[1]/D
 incr_delay      52247    -118         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D
 incr_delay      52334    -115         0        0
            Path: w_reg[1][0]/CP --> Ycc_reg[3]/D
 incr_delay      52365    -114         0        0
            Path: w_reg[5][1]/CP --> Xcc_reg[1]/D
 incr_delay      52438    -111         0        0
            Path: w_reg[5][1]/CP --> Ycc_reg[3]/D
 incr_delay      52428    -108         0        0
            Path: w_reg[2][3]/CP --> Xcc_reg[2]/D
 incr_delay      52446    -104         0        0
            Path: w_reg[4][2]/CP --> Ycc_reg[2]/D
 incr_delay      52540     -98         0        0
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay      52667     -93         0        0
            Path: w_reg[3][3]/CP --> Ycc_reg[3]/D
 incr_delay      52622     -90         0        0
            Path: w_reg[3][3]/CP --> Xcc_reg[1]/D
 incr_delay      52893     -76         0        0
            Path: w_reg[4][3]/CP --> Xcc_reg[2]/D
 incr_delay      52929     -75         0        0
            Path: w_reg[5][0]/CP --> Xcc_reg[2]/D
 incr_delay      52967     -74         0        0
            Path: w_reg[5][2]/CP --> Ycc_reg[2]/D
 incr_delay      52963     -74         0        0
            Path: w_reg[4][0]/CP --> Xcc_reg[2]/D
 incr_delay      53082     -70         0        0
            Path: w_reg[3][2]/CP --> Xcc_reg[1]/D
 incr_delay      53111     -69         0        0
            Path: w_reg[1][2]/CP --> Xcc_reg[2]/D
 incr_delay      53140     -68         0        0
            Path: w_reg[5][1]/CP --> Ycc_reg[2]/D
 incr_delay      53212     -66         0        0
            Path: w_reg[4][2]/CP --> Ycc_reg[2]/D
 incr_delay      53273     -65         0        0
            Path: w_reg[4][2]/CP --> Ycc_reg[2]/D
 incr_delay      53282     -64         0        0
            Path: w_reg[3][1]/CP --> Xcc_reg[2]/D
 incr_delay      53293     -64         0        0
            Path: w_reg[5][2]/CP --> Xcc_reg[4]/D
 incr_delay      53345     -63         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[2]/D
 incr_delay      53352     -63         0        0
            Path: w_reg[0][0]/CP --> Xcc_reg[2]/D
 incr_delay      53358     -63         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[2]/D
 incr_delay      53377     -63         0        0
            Path: w_reg[1][2]/CP --> Xcc_reg[4]/D
 incr_delay      53387     -62         0        0
            Path: w_reg[2][0]/CP --> Xcc_reg[4]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220       183  (       28 /      178 )  28385
   crr_glob       544  (       17 /       28 )  1115
    crr_200       311  (       80 /      300 )  8640
   crr_glob       993  (       71 /       80 )  1040
    crr_300       314  (      111 /      300 )  11289
   crr_glob      1517  (       95 /      111 )  1409
    crr_400       317  (       81 /      300 )  13919
   crr_glob      1174  (       65 /       81 )  1357
    crr_111       305  (       97 /      300 )  23439
   crr_glob      1034  (       73 /       97 )  1910
    crr_210       312  (       81 /      300 )  22619
   crr_glob      1546  (       63 /       81 )  1703
    crr_110       305  (      100 /      300 )  14565
   crr_glob       801  (       69 /      100 )  2087
    crr_101       329  (      124 /      300 )  9431
   crr_glob      1119  (      106 /      124 )  1611
    crr_201       308  (      115 /      300 )  14248
   crr_glob      1111  (       91 /      115 )  1859
    crr_211       308  (       81 /      300 )  35509
   crr_glob      1021  (       52 /       81 )  2253
   crit_msz      5520  (      898 /     1094 )  20373
  crit_upsz      2921  (      181 /      188 )  3619
  crit_slew      1670  (       10 /       13 )  1477
   setup_dn      1514  (        0 /        0 )  17
       fopt      1514  (        0 /        0 )  30
  crit_swap      1532  (        1 /        1 )  805
  mux2_swap      1514  (        0 /        0 )  0
  crit_dnsz      3288  (       15 /       15 )  2590
  load_swap      1554  (        2 /        2 )  688
       fopt      1829  (       26 /       48 )  3046
   setup_dn      1495  (        0 /        0 )  10
  load_isol      1680  (       14 /       14 )  4566
  load_isol      1452  (        1 /        1 )  925
   move_for      1588  (        4 /        4 )  555
   move_for      1460  (        0 /        0 )  164
     rem_bi      1460  (        0 /        0 )  1
    offload      1460  (        0 /        0 )  2
     rem_bi      1490  (        1 /       19 )  377
    offload      1451  (        0 /        0 )  149
  merge_bit      1673  (        8 /       11 )  165
 merge_idrvr      1472  (        0 /        0 )  0
 merge_iload      1472  (        0 /        0 )  1
 merge_idload      1472  (        0 /       43 )  773
 merge_drvr      1472  (        0 /        0 )  5
 merge_load      1472  (        0 /        0 )  7
      phase      1472  (        0 /        0 )  2
     decomp      1636  (        3 /        3 )  1263
   p_decomp      1494  (        0 /        0 )  636
   levelize      1494  (        0 /        0 )  3
   mb_split      1494  (        0 /        0 )  2
   in_phase      1494  (        0 /        0 )  1
        dup      1490  (        2 /        2 )  965
 mux_retime      1467  (        0 /        0 )  0
        exp       335  (       13 /      219 )  5757
  gate_deco       406  (        1 /        1 )  5889
  gcomp_tim      2782  (        2 /        2 )  8613

 init_drc        53387     -62         0        0
            Path: w_reg[2][0]/CP --> Xcc_reg[4]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

 init_area       53387     -62         0        0
            Path: w_reg[2][0]/CP --> Xcc_reg[4]/D
 undup           53384     -62         0        0
            Path: w_reg[2][0]/CP --> Xcc_reg[4]/D
 rem_buf         53171     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[2]/D
 rem_inv         53029     -62         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[2]/D
 merge_bi        52902     -62         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[2]/D
 rem_inv_qb      52885     -62         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[2]/D
 io_phase        52754     -62         0        0
            Path: w_reg[0][2]/CP --> Xcc_reg[2]/D
 gate_comp       52385     -62         0        0
            Path: w_reg[0][2]/CP --> Xcc_reg[4]/D
 gcomp_mog       52380     -62         0        0
            Path: w_reg[0][2]/CP --> Xcc_reg[4]/D
 glob_area       51798     -62         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[2]/D
 area_down       51382     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[4]/D
 rem_buf         51341     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[4]/D
 rem_inv         51313     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[4]/D
 merge_bi        51283     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[4]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
      undup        30  (        1 /        1 )  74
    rem_buf       360  (      100 /      123 )  950
    rem_inv       500  (       67 /      128 )  1904
   merge_bi       214  (       93 /      125 )  855
 rem_inv_qb       107  (        1 /        2 )  178
 seq_res_area         7  (        0 /        0 )  1697
   io_phase       771  (       87 /       99 )  1399
  gate_comp      5944  (      218 /      244 )  12897
  gcomp_mog        28  (        5 /        5 )  1862
  glob_area       171  (       91 /      171 )  5782
  area_down      1819  (      346 /      385 )  7653
    rem_buf       257  (       21 /       38 )  622
    rem_inv       381  (       17 /       62 )  1374
   merge_bi       121  (       28 /       46 )  570
 rem_inv_qb        97  (        0 /        1 )  157

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      51283     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[4]/D
 incr_delay      51274     -62         0        0
            Path: x_reg[1][5]/CP --> Xcc_reg[4]/D
 incr_delay      51276     -62         0        0
            Path: w_reg[5][3]/CP --> Xcc_reg[2]/D
 incr_delay      51327     -61         0        0
            Path: w_reg[5][2]/CP --> Xcc_reg[2]/D
 incr_delay      51328     -61         0        0
            Path: w_reg[4][2]/CP --> Xcc_reg[2]/D
 incr_delay      51360     -60         0        0
            Path: w_reg[1][2]/CP --> Ycc_reg[2]/D
 incr_delay      51407     -59         0        0
            Path: w_reg[3][1]/CP --> Ycc_reg[2]/D
 incr_delay      51480     -58         0        0
            Path: w_reg[5][3]/CP --> Xcc_reg[4]/D
 incr_delay      51522     -58         0        0
            Path: w_reg[4][2]/CP --> Xcc_reg[5]/D
 incr_delay      51567     -56         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[4]/D
 incr_delay      51571     -56         0        0
            Path: w_reg[5][0]/CP --> Xcc_reg[4]/D
 incr_delay      51602     -55         0        0
            Path: w_reg[0][3]/CP --> Ycc_reg[2]/D
 incr_delay      51605     -55         0        0
            Path: w_reg[1][2]/CP --> Xcc_reg[1]/D
 incr_delay      51612     -55         0        0
            Path: w_reg[5][1]/CP --> Xcc_reg[1]/D
 incr_delay      51624     -55         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[1]/D
 incr_delay      51692     -53         0        0
            Path: w_reg[0][1]/CP --> Xcc_reg[1]/D
 incr_delay      51693     -53         0        0
            Path: w_reg[0][1]/CP --> Xcc_reg[1]/D
 incr_delay      51706     -53         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D
 incr_delay      51713     -53         0        0
            Path: w_reg[1][1]/CP --> Xcc_reg[1]/D
 incr_delay      51755     -52         0        0
            Path: w_reg[4][2]/CP --> Xcc_reg[1]/D
 incr_delay      51761     -52         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[1]/D
 incr_delay      51761     -52         0        0
            Path: w_reg[3][0]/CP --> Xcc_reg[1]/D
 incr_delay      51776     -51         0        0
            Path: w_reg[0][1]/CP --> Xcc_reg[1]/D
 incr_delay      51780     -51         0        0
            Path: w_reg[5][2]/CP --> Xcc_reg[1]/D
 incr_delay      51804     -51         0        0
            Path: w_reg[4][1]/CP --> Xcc_reg[1]/D
 incr_delay      51813     -51         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
    crr_220       167  (       12 /      162 )  25296
   crr_glob       340  (        6 /       12 )  790
    crr_200       312  (       44 /      300 )  7530
   crr_glob       947  (       37 /       44 )  623
    crr_300       320  (       77 /      300 )  10897
   crr_glob      1572  (       61 /       77 )  1050
    crr_400       316  (       22 /      300 )  13957
   crr_glob      1081  (       18 /       22 )  628
    crr_111       309  (       18 /      300 )  19743
   crr_glob       451  (        9 /       18 )  781
    crr_210       310  (       37 /      300 )  21168
   crr_glob       741  (       23 /       37 )  1228
    crr_110       310  (       71 /      300 )  13196
   crr_glob       905  (       49 /       71 )  1511
    crr_101       331  (       72 /      300 )  9225
   crr_glob      1245  (       58 /       72 )  1002
    crr_201       309  (       67 /      300 )  13802
   crr_glob      1159  (       55 /       67 )  1113
    crr_211       314  (       41 /      300 )  33866
   crr_glob       819  (       24 /       41 )  1462
   crit_msz      2628  (      281 /      369 )  7730
  crit_upsz      1453  (       64 /       69 )  1663
  crit_slew       897  (        2 /        3 )  823
   setup_dn       838  (        0 /        0 )  9
       fopt       838  (        0 /        0 )  16
  crit_swap       838  (        0 /        0 )  401
  mux2_swap       838  (        0 /        0 )  0
  crit_dnsz      1682  (        6 /        7 )  1406
  load_swap       851  (        0 /        0 )  389
       fopt      1015  (       12 /       20 )  1374
   setup_dn       894  (        0 /        0 )  8
  load_isol       894  (        0 /        0 )  2373
  load_isol       894  (        0 /        0 )  634
   move_for       894  (        0 /        0 )  223
   move_for       894  (        0 /        0 )  84
     rem_bi       894  (        0 /        0 )  1
    offload       894  (        0 /        0 )  1
     rem_bi       894  (        0 /        7 )  125
    offload       894  (        0 /        0 )  100
  merge_bit       935  (        0 /        0 )  47
 merge_idrvr       894  (        0 /        0 )  2
 merge_iload       894  (        0 /        0 )  1
 merge_idload       894  (        0 /       21 )  392
 merge_drvr       894  (        0 /        0 )  3
 merge_load       894  (        0 /        0 )  7
      phase       894  (        0 /        0 )  0
     decomp       894  (        0 /        0 )  664
   p_decomp       894  (        0 /        0 )  378
   levelize       894  (        0 /        0 )  2
   mb_split       894  (        0 /        0 )  0
   in_phase       894  (        0 /        0 )  0
        dup       922  (        1 /        1 )  625
 mux_retime       889  (        0 /        0 )  0
        exp       335  (        5 /      248 )  6410
  gate_deco       200  (        0 /        0 )  3045
  gcomp_tim      1289  (        0 /        0 )  4019

 init_drc        51813     -51         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

 init_area       51813     -51         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D
 undup           51810     -51         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D
 rem_buf         51752     -51         0        0
            Path: w_reg[2][3]/CP --> Xcc_reg[1]/D
 rem_inv         51729     -51         0        0
            Path: w_reg[2][3]/CP --> Xcc_reg[1]/D
 merge_bi        51690     -51         0        0
            Path: w_reg[2][3]/CP --> Xcc_reg[1]/D
 rem_inv_qb      51677     -51         0        0
            Path: w_reg[2][3]/CP --> Xcc_reg[1]/D
 io_phase        51619     -51         0        0
            Path: w_reg[3][2]/CP --> Xcc_reg[1]/D
 gate_comp       51523     -51         0        0
            Path: w_reg[3][2]/CP --> Xcc_reg[1]/D
 glob_area       51308     -51         0        0
            Path: w_reg[3][2]/CP --> Xcc_reg[1]/D
 area_down       51118     -51         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[4]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
      undup        29  (        1 /        1 )  68
    rem_buf       272  (       30 /       44 )  592
    rem_inv       372  (       10 /       49 )  1180
   merge_bi       129  (       31 /       49 )  466
 rem_inv_qb        97  (        1 /        1 )  147
   io_phase       699  (       47 /       58 )  1139
  gate_comp      5594  (       51 /       67 )  11682
  gcomp_mog        23  (        0 /        0 )  1724
  glob_area       172  (       62 /      172 )  5269
  area_down      1794  (      163 /      204 )  6623

 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      51118     -51         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[4]/D
 incr_delay      51174     -50         0        0
            Path: w_reg[0][0]/CP --> Xcc_reg[1]/D
 incr_delay      51183     -50         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz       891  (       81 /       99 )  2450
  crit_upsz       354  (        1 /        1 )  300
  crit_slew       353  (        0 /        0 )  309
   setup_dn       353  (        0 /        0 )  8
       fopt       353  (        0 /        0 )  8
  crit_swap       353  (        0 /        0 )  126
  mux2_swap       353  (        0 /        0 )  0
  crit_dnsz       761  (        0 /        0 )  602
  load_swap       353  (        0 /        0 )  156
       fopt       346  (        1 /        2 )  321
   setup_dn       332  (        0 /        0 )  7
  load_isol       332  (        0 /        0 )  850
  load_isol       332  (        0 /        0 )  226
   move_for       332  (        0 /        0 )  131
   move_for       332  (        0 /        0 )  61
     rem_bi       332  (        0 /        0 )  0
    offload       332  (        0 /        0 )  0
     rem_bi       332  (        0 /        5 )  118
    offload       332  (        0 /        0 )  47
      phase       332  (        0 /        0 )  0
   in_phase       332  (        0 /        0 )  0
  merge_bit       357  (        0 /        3 )  65
 merge_idrvr       332  (        0 /        0 )  0
 merge_iload       332  (        0 /        0 )  1
 merge_idload       393  (        1 /       14 )  251
 merge_drvr       352  (        0 /        0 )  0
 merge_load       352  (        0 /        0 )  2
     decomp       352  (        0 /        0 )  202
   p_decomp       352  (        0 /        0 )  118
   levelize       352  (        0 /        0 )  2
   mb_split       352  (        0 /        0 )  0
        dup       352  (        0 /        0 )  226
 mux_retime       352  (        0 /        0 )  0
        exp       310  (        0 /      240 )  5351
  gate_deco        84  (        0 /        0 )  1343
  gcomp_tim       659  (        0 /        0 )  2016

 init_drc        51183     -50         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                         Group  
                         Total  - - DRC Totals - - 
                 Total   Worst      Max       Max 
Operation         Area   Slacks    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay      51183     -50         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   crit_msz       111  (        0 /        2 )  216
  crit_upsz       111  (        0 /        0 )  82
  crit_slew       111  (        0 /        0 )  86
   setup_dn       111  (        0 /        0 )  2
       fopt       111  (        0 /        0 )  3
  crit_swap       111  (        0 /        0 )  34
  mux2_swap       111  (        0 /        0 )  0
  crit_dnsz       235  (        0 /        0 )  163
  load_swap       111  (        0 /        0 )  41
       fopt       111  (        0 /        1 )  159
   setup_dn       111  (        0 /        0 )  2
  load_isol       111  (        0 /        0 )  265
  load_isol       111  (        0 /        0 )  67
      phase       111  (        0 /        0 )  0
   in_phase       111  (        0 /        0 )  0
     decomp       111  (        0 /        0 )  49
   p_decomp       111  (        0 /        0 )  31
   levelize       111  (        0 /        0 )  0
        dup       111  (        0 /        0 )  65
 mux_retime       111  (        0 /        0 )  0
        exp       105  (        0 /       81 )  1774

 init_drc        51183     -50         0        0
            Path: w_reg[1][0]/CP --> Xcc_reg[1]/D

      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0
  crit_slew         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
 simple_buf         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


      Trick     Calls    Accepts   Attempts          Time 
-----------------------------------------------------------
   drc_bufs         0  (        0 /        0 )  0
   drc_fopt         0  (        0 /        0 )  0
   drc_bufb         0  (        0 /        0 )  0
        dup         0  (        0 /        0 )  0
  crit_dnsz         0  (        0 /        0 )  0
  crit_upsz         0  (        0 /        0 )  0


  Done mapping GCC
  Synthesis succeeded.

EC INFO: Total cpu-time and memory after INCR: 1235 sec., 263.34 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.

EC INFO: Total cpu-time and memory after ASSIGN: 1236 sec., 263.34 MBytes.

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.

EC INFO: Total cpu-time and memory after WRITE: 1240 sec., 263.34 MBytes.

  Setting attribute of root '/': 'interconnect_mode' = wireload
  Setting attribute of design 'GCC': 'force_wireload' = none
  Setting attribute of root '/': 'wireload_mode' = top
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'GCC'.
============================================================
  Generated by:           Encounter(R) RTL Compiler v10.10-s209_1
  Generated on:           Dec 17 2014  06:54:23 pm
  Module:                 GCC
  Technology libraries:   tcbn65gpluswc 121
                          physical_cells 
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

     Pin          Type     Fanout Load Slew Delay Arrival   
                                  (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------
(clock CLK)      launch                                 0 R 
w_reg[1][2]/CP                            0             0 R 
w_reg[1][2]/Q    DFQD4          2 10.0   34  +128     128 F 
g728414/I                                      +0     128   
g728414/ZN       INVD8          3 25.8   34   +30     158 R 
g738063/I                                      +0     158   
g738063/ZN       INVD12        18 38.1   23   +24     182 F 
g726915/A1                                     +0     182   
g726915/ZN       IOA21D2        1  2.1   25   +52     233 F 
g726640/A1                                     +0     233   
g726640/ZN       ND2D2          1  4.5   30   +24     257 R 
g733660/A1                                     +0     257   
g733660/ZN       ND2D4          2  7.5   29   +27     284 F 
g725645/A2                                     +0     284   
g725645/ZN       NR2XD2         1  7.1   44   +40     324 R 
g743032/A2                                     +0     324   
g743032/ZN       NR2XD4         2  5.2   22   +27     352 F 
g725102/A1                                     +0     352   
g725102/ZN       ND2D2          2  8.4   47   +32     383 R 
g743029/A2                                     +0     383   
g743029/ZN       ND2D4          2  5.7   26   +31     414 F 
g724506/A1                                     +0     414   
g724506/ZN       ND2D4          2  5.6   24   +21     434 R 
g724406/A1                                     +0     434   
g724406/ZN       ND2D3          1  3.4   23   +22     456 F 
g723868/A1                                     +0     456   
g723868/ZN       ND2D3          1  4.5   26   +20     477 R 
g736881/A1                                     +0     477   
g736881/ZN       ND2D4          2  8.7   32   +28     505 F 
g736884/I                                      +0     505   
g736884/ZN       INVD6          3 12.5   25   +24     529 R 
g736886/A1                                     +0     529   
g736886/ZN       NR2XD2         2  7.0   32   +25     554 F 
g733807/A2                                     +0     554   
g733807/ZN       NR2D4          2  6.5   46   +41     595 R 
g722587/A2                                     +0     595   
g722587/ZN       ND2D2          1  4.5   33   +36     630 F 
g722545/A1                                     +0     630   
g722545/ZN       ND2D4          3  7.1   27   +24     654 R 
g734007/A2                                     +0     654   
g734007/ZN       ND2D3          1  4.5   27   +28     682 F 
g737797/A1                                     +0     682   
g737797/ZN       ND2D4          2  4.5   28   +20     702 R 
g426/I                                         +0     702   
g426/ZN          INVD2          2  3.3   15   +17     718 F 
g420/A                                         +0     718   
g420/PP          BMLD4          2  9.0   46  +140     858 R 
g722005/A1                                     +0     858   
g722005/ZN       NR2XD4         4 12.0   30   +29     887 F 
g721938/A2                                     +0     887   
g721938/ZN       NR3D2          1  3.5   54   +48     936 R 
g721894/A1                                     +0     936   
g721894/ZN       ND2D3          1  8.0   40   +38     974 F 
g735510/A2                                     +0     974   
g735510/ZN       ND3D8          3 15.1   35   +31    1005 R 
g735509/I                                      +0    1005   
g735509/ZN       CKND4          1  4.5   15   +18    1023 F 
g735508/A1                                     +0    1023   
g735508/ZN       ND2D4          1  8.4   35   +21    1044 R 
g736022/A1                                     +0    1044   
g736022/ZN       ND2D8          7 15.4   34   +32    1076 F 
g721490/B                                      +0    1076   
g721490/ZN       OAI211D2       1  1.3   43   +28    1105 R 
g736162/B                                      +0    1105   
g736162/Z        OA21D2         1  4.8   36   +74    1178 R 
g736161/A2                                     +0    1178   
g736161/ZN       ND2D4          2  8.3   31   +32    1210 F 
g721422/I                                      +0    1210   
g721422/ZN       INVD6          2 10.5   23   +22    1233 R 
g721398/A1                                     +0    1233   
g721398/ZN       NR2D8          1  8.3   16   +14    1247 F 
g721318/A2                                     +0    1247   
g721318/ZN       NR2D8          1  7.5   35   +32    1279 R 
g721290/A1                                     +0    1279   
g721290/ZN       CKND2D8        1 13.7   31   +30    1309 F 
g721262/A2                                     +0    1309   
g721262/ZN       NR2XD8         7 21.1   37   +36    1346 R 
g721191/A1                                     +0    1346   
g721191/ZN       OAI21D4        1  4.5   34   +28    1373 F 
g721171/A1                                     +0    1373   
g721171/ZN       ND2D4          1  4.5   22   +22    1394 R 
g735402/A1                                     +0    1394   
g735402/ZN       ND2D4          2  6.6   27   +24    1418 F 
g736705/A1                                     +0    1418   
g736705/ZN       ND2D2          1  4.5   30   +25    1443 R 
g736704/A1                                     +0    1443   
g736704/ZN       ND2D4          3 10.5   36   +31    1474 F 
g739632/B1                                     +0    1474   
g739632/ZN       INR2XD2        1 13.8   75   +51    1526 R 
g739631/A1                                     +0    1526   
g739631/ZN       NR2XD8         7 22.7   32   +35    1561 F 
g739639/A1                                     +0    1561   
g739639/ZN       NR2D3          1  4.3   45   +35    1596 R 
g734653/B                                      +0    1596   
g734653/ZN       AOI21D4        2  7.2   36   +28    1624 F 
g734691/A2                                     +0    1624   
g734691/ZN       NR3D3          1  7.1   61   +54    1677 R 
g734949/A2                                     +0    1677   
g734949/ZN       NR2XD4         6 22.9   45   +46    1723 F 
g720172/I                                      +0    1723   
g720172/ZN       INVD12         6 19.5   25   +26    1748 R 
g743285/A1                                     +0    1748   
g743285/Z        AN2D4          1  4.5   23   +47    1796 R 
g740857/A1                                     +0    1796   
g740857/ZN       ND2D4          1  8.3   40   +27    1822 F 
g740856/A1                                     +0    1822   
g740856/ZN       ND3D8          4  8.0   27   +24    1846 R 
g730942/A1                                     +0    1846   
g730942/ZN       IOA21D2        1  3.5   34   +61    1907 R 
g719287/A1                                     +0    1907   
g719287/ZN       ND2D3          2  5.5   30   +28    1935 F 
g719132/A2                                     +0    1935   
g719132/ZN       ND2D3          1  5.4   28   +26    1962 R 
g719051/A2                                     +0    1962   
g719051/ZN       NR2XD3         1  8.1   28   +28    1990 F 
g719032/A1                                     +0    1990   
g719032/ZN       NR2D8          2 10.7   42   +33    2023 R 
g737251/A1                                     +0    2023   
g737251/ZN       NR2D8          6 16.0   20   +22    2045 F 
g718901/A1                                     +0    2045   
g718901/ZN       ND2D2          1  4.8   32   +23    2068 R 
g734904/A2                                     +0    2068   
g734904/ZN       ND3D4          1 12.8   68   +56    2124 F 
g734903/A1                                     +0    2124   
g734903/ZN       NR2XD8         4 18.8   41   +36    2161 R 
fopt730462/I                                   +0    2161   
fopt730462/ZN    INVD8          2 10.6   17   +19    2180 F 
g731978/A1                                     +0    2180   
g731978/ZN       OAI21D4        2  4.3   45   +32    2212 R 
g741309/I                                      +0    2212   
g741309/ZN       CKND2          1  2.2   18   +20    2232 F 
g741306/A2                                     +0    2232   
g741306/ZN       CKND2D2        1  4.1   37   +29    2261 R 
g718122/A1                                     +0    2261   
g718122/ZN       AOI21D4        1  4.8   33   +28    2289 F 
g736600/A2                                     +0    2289   
g736600/ZN       ND2D4          1  8.4   30   +28    2317 R 
g736599/A1                                     +0    2317   
g736599/ZN       ND2D8          2 15.1   34   +31    2348 F 
g736598/I                                      +0    2348   
g736598/ZN       INVD12         8 21.8   24   +24    2372 R 
g742356/A1                                     +0    2372   
g742356/ZN       ND2D4          2  7.9   30   +26    2398 F 
g742355/I                                      +0    2398   
g742355/ZN       CKND6          5 14.3   27   +25    2422 R 
g730757/A1                                     +0    2422   
g730757/ZN       ND2D3          1  8.4   39   +32    2455 F 
g741339/A1                                     +0    2455   
g741339/ZN       ND2D8          4 14.4   28   +28    2482 R 
g741342/A1                                     +0    2482   
g741342/ZN       AOI21D4        1  5.2   36   +26    2508 F 
g735040/A2                                     +0    2508   
g735040/ZN       NR2XD3         1  9.0   41   +40    2548 R 
g741454/A2                                     +0    2548   
g741454/ZN       ND2D8          4 15.4   35   +35    2583 F 
g717320/A1                                     +0    2583   
g717320/ZN       OAI21D4        1  3.4   40   +34    2617 R 
g730341/A                                      +0    2617   
g730341/S        HICIND2        1  1.2   23   +74    2690 R 
g741354/A1                                     +0    2690   
g741354/ZN       ND2D1          1  2.5   38   +31    2722 F 
g741353/A2                                     +0    2722   
g741353/ZN       ND2D2          2  4.5   31   +30    2751 R 
g741352/I                                      +0    2751   
g741352/ZN       INVD2          1  4.1   17   +19    2770 F 
g741392/A1                                     +0    2770   
g741392/ZN       AOI21D4        1  1.8   42   +26    2796 R 
g741708/A1                                     +0    2796   
g741708/ZN       NR2XD1         1  2.1   25   +25    2821 F 
g741707/A1                                     +0    2821   
g741707/ZN       ND2D2          1  3.5   27   +22    2843 R 
g741706/A1                                     +0    2843   
g741706/ZN       ND2D3          1  4.8   28   +26    2868 F 
g738132/A2                                     +0    2868   
g738132/ZN       ND2D4          1 14.1   41   +33    2901 R 
g206/A2                                        +0    2901   
g206/ZN          NR2XD8         9 19.5   27   +30    2931 F 
g737213/I                                      +0    2931   
g737213/ZN       INVD8          8 14.3   22   +22    2953 R 
g737217/A1                                     +0    2953   
g737217/ZN       IOA21D2        2  2.3   29   +56    3009 R 
Ycc_reg[5]/D     DFQD1                         +0    3009   
Ycc_reg[5]/CP    setup                    0   +31    3040 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)      capture                             3200 R 
------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     160ps 
Start-point  : w_reg[1][2]/CP
End-point    : Ycc_reg[5]/D


EC INFO: Total cpu-time and memory after FINAL: 1242 sec., 263.34 MBytes.


EC INFO: End at: 12/17/2014 18:54:23

EC INFO: Elapsed-time: 1242 seconds

Normal exit.
Finished compileDesign (elapsed-time: 1244 seconds, or 0:20:44).

Loading Lef file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file ../../encounter/libdir/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (ENCLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Wed Dec 17 18:54:24 2014
viaInitial ends at Wed Dec 17 18:54:24 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './r2g_output/r2g.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v#8 (Current mem = 234.926M, initial mem = 45.898M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=234.9M) ***
Top level cell is GCC.
Reading max timing library './../../encounter/libdir/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 811 cells in library 'tcbn65gpluswc' 
**WARN: (ENCTS-302):	Min timing libraries are not specified, while max timing libraries are specified in configuration file. This may cause issues in hold analysis. Use rda_Input(ui_timelib) instead of rda_Input(ui_timelib,max) for timing library specification, or use setTimingLibrary command to set min timing libraries. By default max timing libraries will be used for hold analysis.
*** End library_loading (cpu=0.03min, mem=24.5M, fe_cpu=0.28min, fe_mem=259.4M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell GCC ...
*** Netlist is unique.
** info: there are 865 modules.
** info: there are 12239 stdCell insts.

*** Memory Usage v#8 (Current mem = 266.199M, initial mem = 45.898M) ***
*info - Done with setDoAssign with 7 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file './r2g_output/r2g.sdc' ...
GCC
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 9, 10 of File ./r2g_output/r2g.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=274.3M) ***
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v#18 (mem=275.9M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation.  You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound'.
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.3 mem=286.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.7 mem=297.3M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=12239 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=12353 #term=38564 #term/net=3.12, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=38
stdCell: 12239 single + 0 double + 0 multi
Total standard cell length = 20.9472 (mm), area = 0.0377 (mm^2)
Average module density = 0.701.
Density for the design = 0.701.
       = stdcell_area 104736 (37705 um^2) / alloc_area 149504 (53821 um^2).
Pin Density = 0.368.
            = total # of pins 38564 / total Instance area 104736.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
              Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 322.1M
Iteration  3: Total net bbox = 2.919e+03 (1.23e+03 1.69e+03)
              Est.  stn bbox = 2.919e+03 (1.23e+03 1.69e+03)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 322.3M
Iteration  4: Total net bbox = 1.306e+05 (5.03e+04 8.03e+04)
              Est.  stn bbox = 1.306e+05 (5.03e+04 8.03e+04)
              cpu = 0:00:02.5 real = 0:00:03.0 mem = 322.3M
Iteration  5: Total net bbox = 1.434e+05 (6.11e+04 8.23e+04)
              Est.  stn bbox = 1.434e+05 (6.11e+04 8.23e+04)
              cpu = 0:00:02.0 real = 0:00:02.0 mem = 322.3M
Iteration  6: Total net bbox = 1.380e+05 (5.97e+04 7.83e+04)
              Est.  stn bbox = 1.380e+05 (5.97e+04 7.83e+04)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 322.7M
Iteration  7: Total net bbox = 1.424e+05 (6.33e+04 7.91e+04)
              Est.  stn bbox = 1.664e+05 (7.23e+04 9.41e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 319.9M
Iteration  8: Total net bbox = 1.463e+05 (6.52e+04 8.12e+04)
              Est.  stn bbox = 1.704e+05 (7.43e+04 9.62e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 319.3M
Iteration  9: Total net bbox = 1.423e+05 (6.37e+04 7.86e+04)
              Est.  stn bbox = 1.675e+05 (7.34e+04 9.41e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 320.3M
Iteration 10: Total net bbox = 1.465e+05 (6.61e+04 8.04e+04)
              Est.  stn bbox = 1.719e+05 (7.59e+04 9.60e+04)
              cpu = 0:00:01.6 real = 0:00:01.0 mem = 319.8M
Iteration 11: Total net bbox = 1.546e+05 (7.05e+04 8.42e+04)
              Est.  stn bbox = 1.797e+05 (8.04e+04 9.93e+04)
              cpu = 0:00:04.5 real = 0:00:05.0 mem = 320.9M
Iteration 12: Total net bbox = 1.601e+05 (7.52e+04 8.49e+04)
              Est.  stn bbox = 1.853e+05 (8.52e+04 1.00e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 320.9M
*** cost = 1.601e+05 (7.52e+04 8.49e+04) (cpu for global=0:00:18.8) real=0:00:19.0***
Info: 7 clock gating cells identified, 7 (on average) moved
Core Placement runtime cpu: 0:00:15.3 real: 0:00:16.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 2943 insts, mean move: 0.47 um, max move: 5.00 um
	max move on inst (g737734): (2.80, 28.80) --> (6.00, 27.00)
Placement tweakage begins.
wire length = 1.601e+05 = 7.520e+04 H + 8.492e+04 V
wire length = 1.510e+05 = 6.653e+04 H + 8.449e+04 V
Placement tweakage ends.
move report: tweak moves 3312 insts, mean move: 2.91 um, max move: 39.60 um
	max move on inst (g734090): (150.40, 153.00) --> (143.20, 120.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5245 insts, mean move: 2.00 um, max move: 40.00 um
	max move on inst (g734090): (150.80, 153.00) --> (143.20, 120.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        40.00 um
  inst (g734090) with max move: (150.8, 153) -> (143.2, 120.6)
  mean    (X+Y) =         2.00 um
Total instances flipped for WireLenOpt: 147
Total instances flipped, including legalization: 4933
Total instances moved : 5245
*** cpu=0:00:01.1   mem=326.1M  mem(used)=5.2M***
Total net length = 1.512e+05 (6.653e+04 8.469e+04) (ext = 1.766e+03)
*** End of Placement (cpu=0:00:24.4, real=0:00:25.0, mem=326.1M) ***
default core: bins with density >  0.75 = 40.8 % ( 69 / 169 )
*** Free Virtual Timing Model ...(mem=316.3M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=316.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (-1600 -1600) (469180 462400)
coreBox:    (0 0) (467580 460800)
Number of multi-gpin terms=5275, multi-gpins=11521, moved blk term=0/0

Phase 1a route (0:00:00.1 316.3M):
Est net length = 1.694e+05um = 7.771e+04H + 9.169e+04V
Usage: (15.1%H 17.2%V) = (9.169e+04um 1.507e+05um) = (91306 83641)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 316.3M):
Usage: (15.1%H 17.2%V) = (9.136e+04um 1.507e+05um) = (90974 83641)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 316.3M):
Usage: (15.1%H 17.2%V) = (9.121e+04um 1.506e+05um) = (90829 83595)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 316.3M):
Usage: (15.1%H 17.2%V) = (9.121e+04um 1.506e+05um) = (90830 83595)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 316.3M):
Usage: (15.1%H 17.2%V) = (9.121e+04um 1.506e+05um) = (90830 83595)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (15.1%H 17.2%V) = (9.121e+04um 1.506e+05um) = (90830 83595)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	3	 0.01%
  5:	3	 0.01%	13	 0.04%
  6:	4	 0.01%	35	 0.12%
  7:	5	 0.02%	98	 0.33%
  8:	17	 0.06%	233	 0.78%
  9:	51	 0.17%	521	 1.75%
 10:	100	 0.34%	1131	 3.79%
 11:	222	 0.74%	2166	 7.26%
 12:	423	 1.42%	3911	13.11%
 13:	844	 2.83%	5772	19.35%
 14:	1483	 4.97%	6490	21.76%
 15:	2623	 8.79%	5317	17.83%
 16:	4037	13.54%	3195	10.71%
 17:	5445	18.26%	732	 2.45%
 18:	6000	20.12%	102	 0.34%
 19:	4898	16.42%	68	 0.23%
 20:	3669	12.30%	37	 0.12%

Global route (cpu=0.2s real=0.0s 316.3M)
Phase 1l route (0:00:00.3 316.3M):


*** After '-updateRemainTrks' operation: 

Usage: (15.3%H 17.5%V) = (9.259e+04um 1.530e+05um) = (92204 84922)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	3	 0.01%
  4:	1	 0.00%	6	 0.02%
  5:	5	 0.02%	22	 0.07%
  6:	1	 0.00%	55	 0.18%
  7:	7	 0.02%	143	 0.48%
  8:	24	 0.08%	277	 0.93%
  9:	61	 0.20%	584	 1.96%
 10:	112	 0.38%	1181	 3.96%
 11:	246	 0.82%	2147	 7.20%
 12:	487	 1.63%	3905	13.09%
 13:	824	 2.76%	5706	19.13%
 14:	1567	 5.25%	6404	21.47%
 15:	2647	 8.88%	5259	17.63%
 16:	4040	13.55%	3194	10.71%
 17:	5436	18.23%	732	 2.45%
 18:	5949	19.95%	101	 0.34%
 19:	4823	16.17%	68	 0.23%
 20:	3594	12.05%	37	 0.12%



*** Completed Phase 1 route (0:00:00.5 316.3M) ***


Total length: 1.743e+05um, number of vias: 75097
M1(H) length: 1.497e+02um, number of vias: 38526
M2(V) length: 6.598e+04um, number of vias: 32961
M3(H) length: 7.243e+04um, number of vias: 3104
M4(V) length: 2.926e+04um, number of vias: 409
M5(H) length: 4.260e+03um, number of vias: 97
M6(V) length: 2.176e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 316.3M) ***

*** Finished all Phases (cpu=0:00:00.8 mem=316.3M) ***
Peak Memory Usage was 316.3M 
*** Finished trialRoute (cpu=0:00:00.8 mem=316.3M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 316.3M **
<CMD> setDrawView place
<CMD> panCenter -0.475 -0.141
<CMD> uiSetTool move
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> fit
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 6 0.699987 30 30 30 30
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setFPlanRowSpacingAndType 18 2
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site core -r 5.96842105263 0.69999 30.0 30.0 30.0 30.0
**WARN: (ENCFP-325):	After proportional resize, all pre-routed wires will be removed.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> saveDesign GCC.enc
Writing Netlist "GCC.enc.dat/GCC.v.gz" ...
Saving configuration ...
Saving preference file GCC.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=317.2M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=317.2M) ***
Writing DEF file 'GCC.enc.dat/GCC.def.gz', current time is Wed Dec 17 18:57:32 2014 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'GCC.enc.dat/GCC.def.gz' is written, current time is Wed Dec 17 18:57:32 2014 ...
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
<CMD> addRing -spacing_bottom 1.8 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 1.8 -layer_bottom M1 -stacked_via_top_layer M8 -width_right 9.9 -around core -jog_distance 0.1 -offset_bottom 1.5 -layer_top M1 -threshold 0.1 -offset_left 1.5 -spacing_right 1.8 -spacing_left 1.8 -offset_right 1.5 -offset_top 1.5 -layer_right M2 -nets {VDD VSS} -stacked_via_bottom_layer M1 -layer_left M2

The power planner has cut rows, and such rows will be considered to be placement objects.
The power planner created 13 wires.
*** Ending Ring Generation (totcpu=0:00:00.0, real=0:00:00.0, mem=321.6M) ***
<CMD> setPlaceMode -fp false
<CMD> placeDesign -prePlaceOpt
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
*** Starting trialRoute (mem=321.6M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
Number of multi-gpin terms=9264, multi-gpins=21728, moved blk term=0/0

Phase 1a route (0:00:00.0 330.5M):
Est net length = 2.027e+05um = 7.884e+04H + 1.239e+05V
Usage: (2.1%H 2.8%V) = (9.368e+04um 1.835e+05um) = (88414 101588)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 330.5M):
Usage: (2.0%H 2.8%V) = (9.334e+04um 1.835e+05um) = (88094 101588)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 330.5M):
Usage: (2.0%H 2.8%V) = (9.323e+04um 1.834e+05um) = (87990 101543)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 330.5M):
Usage: (2.0%H 2.8%V) = (9.323e+04um 1.834e+05um) = (87991 101542)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 330.5M):
Usage: (2.0%H 2.8%V) = (9.323e+04um 1.834e+05um) = (87991 101542)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (2.0%H 2.8%V) = (9.323e+04um 1.834e+05um) = (87991 101542)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	1	 0.00%	3	 0.00%
  5:	0	 0.00%	23	 0.01%
  6:	3	 0.00%	50	 0.02%
  7:	10	 0.00%	112	 0.05%
  8:	29	 0.01%	296	 0.14%
  9:	60	 0.03%	577	 0.27%
 10:	154	 0.07%	1217	 0.57%
 11:	291	 0.14%	2160	 1.02%
 12:	504	 0.24%	3435	 1.62%
 13:	796	 0.37%	4937	 2.32%
 14:	1337	 0.63%	7498	 3.53%
 15:	2294	 1.08%	11795	 5.55%
 16:	3542	 1.67%	116123	54.64%
 17:	4711	 2.22%	39285	18.48%
 18:	5664	 2.67%	697	 0.33%
 19:	5534	 2.60%	828	 0.39%
 20:	187600	88.27%	23494	11.05%

Global route (cpu=0.2s real=0.0s 330.5M)
Phase 1l route (0:00:00.3 324.8M):


*** After '-updateRemainTrks' operation: 

Usage: (2.1%H 2.9%V) = (9.757e+04um 1.880e+05um) = (91040 104072)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  1:	0	 0.00%	1	 0.00%
  2:	0	 0.00%	1	 0.00%
  3:	0	 0.00%	2	 0.00%
  4:	1	 0.00%	11	 0.01%
  5:	1	 0.00%	42	 0.02%
  6:	7	 0.00%	80	 0.04%
  7:	16	 0.01%	172	 0.08%
  8:	39	 0.02%	330	 0.16%
  9:	77	 0.04%	670	 0.32%
 10:	183	 0.09%	1298	 0.61%
 11:	327	 0.15%	2187	 1.03%
 12:	550	 0.26%	3386	 1.59%
 13:	880	 0.41%	4884	 2.30%
 14:	1434	 0.67%	7479	 3.52%
 15:	2417	 1.14%	11748	 5.53%
 16:	3628	 1.71%	116074	54.62%
 17:	4667	 2.20%	39216	18.45%
 18:	5547	 2.61%	655	 0.31%
 19:	5333	 2.51%	812	 0.38%
 20:	187423	88.19%	23482	11.05%



*** Completed Phase 1 route (0:00:00.6 324.8M) ***


Total length: 2.081e+05um, number of vias: 77896
M1(H) length: 2.859e+02um, number of vias: 38526
M2(V) length: 6.664e+04um, number of vias: 32672
M3(H) length: 7.176e+04um, number of vias: 5908
M4(V) length: 5.401e+04um, number of vias: 615
M5(H) length: 6.385e+03um, number of vias: 175
M6(V) length: 9.052e+03um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.3 323.9M) ***

*** Finished all Phases (cpu=0:00:00.9 mem=323.9M) ***
Peak Memory Usage was 334.5M 
*** Finished trialRoute (cpu=0:00:01.0 mem=323.9M) ***

Extraction called for design 'GCC' of instances=12239 and nets=12413 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 323.918M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 332.4M, InitMEM = 332.4M)
Start delay calculation (mem=332.438M)...
Delay calculation completed. (cpu=0:00:00.5 real=0:00:00.0 mem=332.438M 0)
*** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 332.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 294 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.9) ***
*** Starting "NanoPlace(TM) placement v#18 (mem=333.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:03.3 mem=333.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:03.7 mem=342.6M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=11945 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=12059 #term=37976 #term/net=3.15, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=38
stdCell: 11945 single + 0 double + 0 multi
Total standard cell length = 20.6090 (mm), area = 0.0371 (mm^2)
**WARN: (ENCSP-368):	Found 65  mis-aligned rows. May cause illegal placement.
Average module density = 0.680.
Density for the design = 0.680.
       = stdcell_area 103045 (37096 um^2) / alloc_area 151450 (54522 um^2).
Pin Density = 0.369.
            = total # of pins 37976 / total Instance area 103045.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.098e+04 (8.10e+03 3.29e+04)
              Est.  stn bbox = 4.098e+04 (8.10e+03 3.29e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 363.5M
Iteration  2: Total net bbox = 4.098e+04 (8.10e+03 3.29e+04)
              Est.  stn bbox = 4.098e+04 (8.10e+03 3.29e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 363.5M
Iteration  3: Total net bbox = 5.842e+04 (1.15e+04 4.70e+04)
              Est.  stn bbox = 5.842e+04 (1.15e+04 4.70e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 364.5M
Iteration  4: Total net bbox = 2.700e+05 (1.10e+04 2.59e+05)
              Est.  stn bbox = 2.700e+05 (1.10e+04 2.59e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 364.5M
Iteration  5: Total net bbox = 3.259e+05 (1.06e+04 3.15e+05)
              Est.  stn bbox = 3.259e+05 (1.06e+04 3.15e+05)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 364.5M
Iteration  6: Total net bbox = 4.177e+05 (1.14e+05 3.04e+05)
              Est.  stn bbox = 4.177e+05 (1.14e+05 3.04e+05)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 364.6M
Iteration  7: Total net bbox = 4.128e+05 (1.14e+05 2.99e+05)
              Est.  stn bbox = 4.796e+05 (1.33e+05 3.47e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 345.9M
Iteration  8: Total net bbox = 4.219e+05 (1.19e+05 3.03e+05)
              Est.  stn bbox = 4.887e+05 (1.38e+05 3.51e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 345.4M
Iteration  9: Total net bbox = 4.143e+05 (1.29e+05 2.85e+05)
              Est.  stn bbox = 4.847e+05 (1.51e+05 3.34e+05)
              cpu = 0:00:01.8 real = 0:00:01.0 mem = 346.2M
Iteration 10: Total net bbox = 4.174e+05 (1.31e+05 2.87e+05)
              Est.  stn bbox = 4.878e+05 (1.52e+05 3.36e+05)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 345.7M
Iteration 11: Total net bbox = 4.037e+05 (1.34e+05 2.70e+05)
              Est.  stn bbox = 4.037e+05 (1.34e+05 2.70e+05)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 365.5M
Iteration 12: Total net bbox = 4.068e+05 (1.36e+05 2.71e+05)
              Est.  stn bbox = 4.068e+05 (1.36e+05 2.71e+05)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 365.5M
Iteration 13: Total net bbox = 4.050e+05 (1.36e+05 2.69e+05)
              Est.  stn bbox = 4.050e+05 (1.36e+05 2.69e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 365.8M
Iteration 14: Total net bbox = 4.043e+05 (1.37e+05 2.68e+05)
              Est.  stn bbox = 4.746e+05 (1.59e+05 3.16e+05)
              cpu = 0:00:09.5 real = 0:00:10.0 mem = 345.7M
Iteration 15: Total net bbox = 4.043e+05 (1.37e+05 2.68e+05)
              Est.  stn bbox = 4.746e+05 (1.59e+05 3.16e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 345.7M
Iteration 16: Total net bbox = 4.575e+05 (1.40e+05 3.18e+05)
              Est.  stn bbox = 5.291e+05 (1.62e+05 3.67e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 345.7M
*** cost = 4.575e+05 (1.40e+05 3.18e+05) (cpu for global=0:00:21.9) real=0:00:22.0***
Info: 7 clock gating cells identified, 7 (on average) moved
Core Placement runtime cpu: 0:00:18.5 real: 0:00:17.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:08.0, Real Time = 0:00:08.0
move report: preRPlace moves 4059 insts, mean move: 0.75 um, max move: 7.00 um
	max move on inst (g742908): (80.60, 593.40) --> (85.80, 591.60)
Placement tweakage begins.
wire length = 4.585e+05 = 1.401e+05 H + 3.184e+05 V
wire length = 4.321e+05 = 1.281e+05 H + 3.039e+05 V
Placement tweakage ends.
move report: tweak moves 6635 insts, mean move: 6.37 um, max move: 50.00 um
	max move on inst (g727601): (234.00, 980.40) --> (240.80, 937.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8219 insts, mean move: 5.29 um, max move: 50.00 um
	max move on inst (g727603): (114.20, 960.60) --> (107.40, 917.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        50.00 um
  inst (g727603) with max move: (114.2, 960.6) -> (107.4, 917.4)
  mean    (X+Y) =         5.29 um
Total instances flipped for WireLenOpt: 123
Total instances flipped, including legalization: 2714
Total instances moved : 8219
*** cpu=0:00:08.3   mem=349.0M  mem(used)=3.3M***
Total net length = 4.314e+05 (1.282e+05 3.033e+05) (ext = 5.414e+03)
*** End of Placement (cpu=0:00:34.5, real=0:00:35.0, mem=349.0M) ***
default core: bins with density >  0.75 = 32.5 % ( 55 / 169 )
*** Free Virtual Timing Model ...(mem=340.7M)
Starting IO pin assignment...
Completed IO pin assignment.
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Starting congestion repair ...
*** Starting trialRoute (mem=340.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
Number of multi-gpin terms=5317, multi-gpins=11591, moved blk term=0/0

Phase 1a route (0:00:00.0 346.4M):
Est net length = 4.704e+05um = 1.547e+05H + 3.157e+05V
Usage: (3.9%H 5.8%V) = (1.686e+05um 3.786e+05um) = (167965 210349)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 346.4M):
Usage: (3.9%H 5.8%V) = (1.683e+05um 3.786e+05um) = (167660 210349)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 346.4M):
Usage: (3.9%H 5.8%V) = (1.681e+05um 3.788e+05um) = (167463 210421)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 346.4M):
Usage: (3.9%H 5.8%V) = (1.681e+05um 3.788e+05um) = (167463 210421)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 346.4M):
Usage: (3.9%H 5.8%V) = (1.681e+05um 3.788e+05um) = (167463 210421)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (3.9%H 5.8%V) = (1.681e+05um 3.788e+05um) = (167463 210421)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	2	 0.00%	0	 0.00%
  4:	57	 0.03%	0	 0.00%
  5:	123	 0.06%	0	 0.00%
  6:	269	 0.13%	1	 0.00%
  7:	407	 0.19%	5	 0.00%
  8:	673	 0.32%	29	 0.01%
  9:	984	 0.46%	128	 0.06%
 10:	1319	 0.62%	587	 0.28%
 11:	1721	 0.81%	1731	 0.81%
 12:	2143	 1.01%	5159	 2.43%
 13:	2190	 1.03%	12902	 6.07%
 14:	2560	 1.20%	27747	13.06%
 15:	2753	 1.30%	52179	24.55%
 16:	3045	 1.43%	69031	32.48%
 17:	3270	 1.54%	16628	 7.82%
 18:	3348	 1.58%	194	 0.09%
 19:	2893	 1.36%	302	 0.14%
 20:	184773	86.94%	25907	12.19%

Global route (cpu=0.2s real=0.0s 346.4M)
Phase 1l route (0:00:00.3 340.7M):


*** After '-updateRemainTrks' operation: 

Usage: (4.0%H 5.9%V) = (1.711e+05um 3.837e+05um) = (170368 213150)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	11	 0.01%	0	 0.00%
  4:	93	 0.04%	0	 0.00%
  5:	161	 0.08%	2	 0.00%
  6:	279	 0.13%	3	 0.00%
  7:	486	 0.23%	17	 0.01%
  8:	712	 0.34%	65	 0.03%
  9:	1027	 0.48%	208	 0.10%
 10:	1343	 0.63%	721	 0.34%
 11:	1748	 0.82%	1987	 0.93%
 12:	2106	 0.99%	5318	 2.50%
 13:	2198	 1.03%	12837	 6.04%
 14:	2501	 1.18%	27481	12.93%
 15:	2747	 1.29%	51894	24.42%
 16:	2990	 1.41%	68971	32.45%
 17:	3243	 1.53%	16623	 7.82%
 18:	3322	 1.56%	195	 0.09%
 19:	2869	 1.35%	301	 0.14%
 20:	184694	86.90%	25907	12.19%



*** Completed Phase 1 route (0:00:00.6 340.7M) ***


Total length: 4.775e+05um, number of vias: 80201
M1(H) length: 1.480e+02um, number of vias: 37938
M2(V) length: 1.993e+05um, number of vias: 35194
M3(H) length: 1.117e+05um, number of vias: 4195
M4(V) length: 1.051e+05um, number of vias: 2604
M5(H) length: 4.269e+04um, number of vias: 266
M6(V) length: 1.852e+04um, number of vias: 4
M7(H) length: 3.400e-01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 340.7M) ***

*** Finished all Phases (cpu=0:00:01.0 mem=340.7M) ***
Peak Memory Usage was 346.4M 
*** Finished trialRoute (cpu=0:00:01.0 mem=340.7M) ***

CongRepair Bin Grid Size (width, height) = ( default_value , default_value )
Trial Route Overflow 0.000000(H) 0.000000(V).
Skipped repairing congestion.
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:38, real = 0: 0:38, mem = 340.7M **
<CMD> fit
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Connected to co1313-03.ece.iastate.edu 57562 0
*** Finished dispatch of slaves (cpu=0:00:00.5) (real=0:00:04.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 340.9M **
setTrialRouteMode -fixAirConnect true
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 2)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=340.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=340.9M) ***

Extraction called for design 'GCC' of instances=11945 and nets=12119 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 340.871M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.990  |
|           TNS (ns):| -39.475 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     49 (49)      |   -0.100   |     53 (53)      |
|   max_tran     |     54 (713)     |   -0.846   |     54 (713)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.039%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 348.0M **
*** Starting optimizing excluded clock nets MEM= 348.0M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 348.0M) ***
Info: 8 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=350.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.990  |
|           TNS (ns):| -39.475 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     49 (49)      |   -0.100   |     53 (53)      |
|   max_tran     |     54 (713)     |   -0.846   |     54 (713)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.039%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 350.1M **
*info: Start fixing DRV (Mem = 350.05M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (350.1M)
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 40 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=350.1M) ***
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.680390
Start fixing design rules ... (0:00:00.3 350.1M)
Done fixing design rule (0:00:00.9 350.7M)

Summary:
19 buffers added on 19 nets (with 87 drivers resized)

Density after buffering = 0.681413
default core: bins with density >  0.75 = 32.5 % ( 55 / 169 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:07.5, Real Time = 0:00:08.0
move report: preRPlace moves 640 insts, mean move: 0.26 um, max move: 2.00 um
	max move on inst (g716658): (184.80, 1111.80) --> (185.00, 1110.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 640 insts, mean move: 0.26 um, max move: 2.00 um
	max move on inst (g716658): (184.80, 1111.80) --> (185.00, 1110.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         2.00 um
  inst (g716658) with max move: (184.8, 1111.8) -> (185, 1110)
  mean    (X+Y) =         0.26 um
Total instances moved : 640
*** cpu=0:00:07.5   mem=350.9M  mem(used)=0.2M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:08.6 350.9M)

Re-routed 117 nets
Extraction called for design 'GCC' of instances=11964 and nets=12138 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 350.930M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 348.0M, InitMEM = 348.0M)
Start delay calculation (mem=348.020M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=348.020M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 348.0M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    49
*info:   Prev Max tran violations:   713
*info:
*info: Completed fixing DRV (CPU Time = 0:00:10, Mem = 349.04M).

------------------------------------------------------------
     Summary (cpu=0.16min real=0.17min mem=349.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.089  |
|           TNS (ns):| -28.926 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.141%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 349.0M **
*** Starting optFanout (349.0M)
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 40 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=349.0M) ***
Start fixing timing ... (0:00:00.1 350.6M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:02.8 351.3M)

Summary:
112 buffers added on 68 nets (with 192 drivers resized)

3 nets rebuffered with 3 inst removed and 3 inst added
Density after buffering = 0.706312
default core: bins with density >  0.75 =   45 % ( 76 / 169 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:11.8, Real Time = 0:00:12.0
move report: preRPlace moves 2822 insts, mean move: 0.95 um, max move: 21.40 um
	max move on inst (g46): (176.40, 312.60) --> (174.80, 332.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2822 insts, mean move: 0.95 um, max move: 21.40 um
	max move on inst (g46): (176.40, 312.60) --> (174.80, 332.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.40 um
  inst (g46) with max move: (176.4, 312.6) -> (174.8, 332.4)
  mean    (X+Y) =         0.95 um
Total instances moved : 2822
*** cpu=0:00:11.8   mem=351.3M  mem(used)=0.0M***
Ripped up 5 affected routes.
*** Completed optFanout (0:00:14.8 351.3M)

Re-routed 5 nets
Extraction called for design 'GCC' of instances=12073 and nets=12247 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 351.320M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 350.3M, InitMEM = 350.3M)
Start delay calculation (mem=350.305M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=350.305M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 350.3M) ***

------------------------------------------------------------
     Summary (cpu=0.26min real=0.27min mem=350.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.438  |
|           TNS (ns):| -22.086 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.631%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 350.3M **
*** Timing NOT met, worst failing slack is -1.438
*** Check timing (0:00:00.0)
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 8 clock nets excluded from IPO operation.
** Density before transform = 70.631% **

*** starting 1-st resizing pass: 11986 instances 
*** starting 2-nd resizing pass: 11958 instances 
*** starting 3-rd resizing pass: 9072 instances 
*** starting 4-th resizing pass: 7647 instances 
*** starting 5-th resizing pass: 3791 instances 
*** starting 6-th resizing pass: 1282 instances 
*** starting 7-th resizing pass: 438 instances 


** Summary: Buffer Deletion = 13 Declone = 10 Downsize = 2241 Upsize = 3645 **
** Density Change = 1.838% **
** Density after transform = 68.793% **
*** Finish transform (0:00:14.1) ***
*** Starting sequential cell resizing ***
density before resizing = 68.793%
*summary:      8 instances changed cell type
density after resizing = 68.827%
*** Finish sequential cell resizing (cpu=0:00:00.3 mem=352.7M) ***
density before resizing = 68.827%
* summary of transition time violation fixes:
*summary:      5 instances changed cell type
density after resizing = 68.834%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 36.7 % ( 62 / 169 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:05.8, Real Time = 0:00:06.0
move report: preRPlace moves 3692 insts, mean move: 0.49 um, max move: 3.80 um
	max move on inst (g727142): (203.60, 894.00) --> (205.60, 895.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3692 insts, mean move: 0.49 um, max move: 3.80 um
	max move on inst (g727142): (203.60, 894.00) --> (205.60, 895.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.80 um
  inst (g727142) with max move: (203.6, 894) -> (205.6, 895.8)
  mean    (X+Y) =         0.49 um
Total instances moved : 3692
*** cpu=0:00:05.8   mem=352.7M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=352.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
Number of multi-gpin terms=5053, multi-gpins=11213, moved blk term=0/0

Phase 1a route (0:00:00.0 361.7M):
Est net length = 4.723e+05um = 1.562e+05H + 3.161e+05V
Usage: (3.9%H 5.8%V) = (1.704e+05um 3.799e+05um) = (169716 211077)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 362.7M):
Usage: (3.9%H 5.8%V) = (1.701e+05um 3.799e+05um) = (169398 211077)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 362.7M):
Usage: (3.9%H 5.8%V) = (1.699e+05um 3.801e+05um) = (169227 211145)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 362.7M):
Usage: (3.9%H 5.8%V) = (1.699e+05um 3.801e+05um) = (169227 211145)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 363.2M):
Usage: (3.9%H 5.8%V) = (1.699e+05um 3.801e+05um) = (169227 211145)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (3.9%H 5.8%V) = (1.699e+05um 3.801e+05um) = (169227 211145)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	63	 0.03%	0	 0.00%
  5:	143	 0.07%	0	 0.00%
  6:	266	 0.13%	4	 0.00%
  7:	433	 0.20%	17	 0.01%
  8:	642	 0.30%	33	 0.02%
  9:	960	 0.45%	185	 0.09%
 10:	1355	 0.64%	570	 0.27%
 11:	1713	 0.81%	1832	 0.86%
 12:	2083	 0.98%	5406	 2.54%
 13:	2383	 1.12%	12366	 5.82%
 14:	2687	 1.26%	27636	13.00%
 15:	2844	 1.34%	53245	25.05%
 16:	2968	 1.40%	67577	31.80%
 17:	3212	 1.51%	17286	 8.13%
 18:	3321	 1.56%	250	 0.12%
 19:	2786	 1.31%	256	 0.12%
 20:	184671	86.89%	25867	12.17%

Global route (cpu=0.2s real=0.0s 362.2M)
Phase 1l route (0:00:00.4 356.5M):


*** After '-updateRemainTrks' operation: 

Usage: (4.0%H 5.9%V) = (1.728e+05um 3.848e+05um) = (172104 213778)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	14	 0.01%	0	 0.00%
  4:	91	 0.04%	0	 0.00%
  5:	185	 0.09%	2	 0.00%
  6:	286	 0.13%	5	 0.00%
  7:	472	 0.22%	31	 0.01%
  8:	687	 0.32%	74	 0.03%
  9:	1020	 0.48%	244	 0.11%
 10:	1398	 0.66%	702	 0.33%
 11:	1723	 0.81%	2080	 0.98%
 12:	2070	 0.97%	5560	 2.62%
 13:	2365	 1.11%	12309	 5.79%
 14:	2665	 1.25%	27386	12.89%
 15:	2790	 1.31%	52979	24.93%
 16:	2940	 1.38%	67503	31.76%
 17:	3169	 1.49%	17286	 8.13%
 18:	3288	 1.55%	245	 0.12%
 19:	2760	 1.30%	257	 0.12%
 20:	184607	86.86%	25867	12.17%



*** Completed Phase 1 route (0:00:00.7 356.0M) ***


Total length: 4.796e+05um, number of vias: 80915
M1(H) length: 1.596e+02um, number of vias: 38145
M2(V) length: 1.992e+05um, number of vias: 35804
M3(H) length: 1.125e+05um, number of vias: 4150
M4(V) length: 1.072e+05um, number of vias: 2593
M5(H) length: 4.343e+04um, number of vias: 217
M6(V) length: 1.712e+04um, number of vias: 6
M7(H) length: 6.554e+01um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.4 352.7M) ***

*** Finished all Phases (cpu=0:00:01.1 mem=352.7M) ***
Peak Memory Usage was 366.2M 
*** Finished trialRoute (cpu=0:00:01.1 mem=352.7M) ***

Extraction called for design 'GCC' of instances=12050 and nets=12224 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 352.730M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 352.7M, InitMEM = 352.7M)
Start delay calculation (mem=352.730M)...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:00.0 mem=352.730M 0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 352.7M) ***

------------------------------------------------------------
     Summary (cpu=0.38min real=0.37min mem=352.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.002  |
|           TNS (ns):| -15.578 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      4 (4)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.834%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 352.7M **
*** Timing NOT met, worst failing slack is -1.002
*** Check timing (0:00:00.0)
Started binary server on port 46069
*** Starting optCritPath ***
*info: 8 clock nets excluded
*info: 2 special nets excluded.
*info: 40 no-driver nets excluded.
Density : 0.6883
Max route overflow : 0.0000
Current slack : -1.002 ns, density : 0.6883  End_Point: Xcc_reg[3]/D
Current slack : -1.000 ns, density : 0.6883  Worst_View: default_view_setup  End_Point: Xcc_reg[3]/D
Current slack : -1.000 ns, density : 0.6883  End_Point: Xcc_reg[3]/D
Current slack : -1.000 ns, density : 0.6882  Worst_View: default_view_setup  End_Point: Xcc_reg[3]/D
Current slack : -0.903 ns, density : 0.6882  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.903 ns, density : 0.6877  End_Point: Xcc_reg[5]/D
Current slack : -0.903 ns, density : 0.6877  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.888 ns, density : 0.6877  End_Point: Xcc_reg[5]/D
Current slack : -0.888 ns, density : 0.6876  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.872 ns, density : 0.6876  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.872 ns, density : 0.6875  End_Point: Xcc_reg[5]/D
Current slack : -0.872 ns, density : 0.6875  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.872 ns, density : 0.6875  End_Point: Xcc_reg[5]/D
Current slack : -0.872 ns, density : 0.6875  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.872 ns, density : 0.6875  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
*** Starting refinePlace (0:00:23.8 mem=366.7M) ***
default core: bins with density >  0.75 = 36.1 % ( 61 / 169 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:08.8, Real Time = 0:00:09.0
move report: preRPlace moves 3931 insts, mean move: 0.89 um, max move: 8.40 um
	max move on inst (g719051): (153.20, 183.00) --> (161.60, 183.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 3931 insts, mean move: 0.89 um, max move: 8.40 um
	max move on inst (g719051): (153.20, 183.00) --> (161.60, 183.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         8.40 um
  inst (g719051) with max move: (153.2, 183) -> (161.6, 183)
  mean    (X+Y) =         0.89 um
Total instances moved : 3931
*** cpu=0:00:08.8   mem=366.8M  mem(used)=0.0M***
*** maximum move = 8.4um ***
*** Finished refinePlace (0:00:32.7 mem=366.8M) ***
*** Done re-routing un-routed nets (366.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:32.7 mem=366.8M) ***
*** Finished delays update (0:00:33.6 mem=366.8M) ***
Current slack : -0.870 ns, density : 0.6875  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.870 ns, density : 0.6875  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.834 ns, density : 0.6895  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.834 ns, density : 0.6895  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Peforming hill climbing technique
Current slack : -0.853 ns, density : 0.6926  Worst_View: default_view_setup  End_Point: Xcc_reg[5]/D
Current slack : -0.830 ns, density : 0.6926  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.808 ns, density : 0.6939  Worst_View: default_view_setup  End_Point: Ycc_reg[1]/D
Current slack : -0.786 ns, density : 0.6954  Worst_View: default_view_setup  End_Point: Ycc_reg[1]/D
Current slack : -0.786 ns, density : 0.6954  Worst_View: default_view_setup  End_Point: Ycc_reg[1]/D
Current slack : -0.763 ns, density : 0.6955  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.757 ns, density : 0.6971  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.744 ns, density : 0.6995  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.744 ns, density : 0.6995  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.734 ns, density : 0.6996  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.734 ns, density : 0.7006  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.729 ns, density : 0.7013  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.729 ns, density : 0.7013  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.729 ns, density : 0.7013  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Peforming hill climbing technique
Current slack : -0.773 ns, density : 0.7047  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.750 ns, density : 0.7047  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.748 ns, density : 0.7054  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.724 ns, density : 0.7068  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.724 ns, density : 0.7068  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.722 ns, density : 0.7069  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.722 ns, density : 0.7069  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.721 ns, density : 0.7073  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.721 ns, density : 0.7073  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.721 ns, density : 0.7098  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.710 ns, density : 0.7196  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.702 ns, density : 0.7255  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:01:29 mem=369.2M) ***
default core: bins with density >  0.75 = 54.4 % ( 92 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.177778, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 58.6 % ( 99 / 169 )
RPlace postIncrNP: Density = 1.177778 -> 0.985556.
*** cpu time = 0:00:04.1.
move report: incrNP moves 11574 insts, mean move: 3.49 um, max move: 47.00 um
	max move on inst (g718937): (158.40, 312.60) --> (152.80, 354.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:10.8, Real Time = 0:00:11.0
move report: preRPlace moves 2499 insts, mean move: 0.73 um, max move: 5.80 um
	max move on inst (y_reg[2][6]): (217.80, 1003.80) --> (223.60, 1003.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2499 insts, mean move: 0.73 um, max move: 5.80 um
	max move on inst (y_reg[2][6]): (217.80, 1003.80) --> (223.60, 1003.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        47.00 um
  inst (g718937) with max move: (158.4, 312.6) -> (152.8, 354)
  mean    (X+Y) =         3.46 um
Total instances flipped for legalization: 73
Total instances moved : 11965
*** cpu=0:00:10.8   mem=370.5M  mem(used)=0.0M***
*** maximum move = 47.0um ***
*** Finished refinePlace (0:01:44 mem=370.5M) ***
*** Done re-routing un-routed nets (370.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:44 mem=370.5M) ***
*** Finished delays update (0:01:45 mem=369.3M) ***
Current slack : -0.730 ns, density : 0.7308  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.681 ns, density : 0.7357  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.675 ns, density : 0.7357  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.675 ns, density : 0.7355  End_Point: Xcc_reg[2]/D
Current slack : -0.675 ns, density : 0.7351  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.668 ns, density : 0.7391  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.672 ns, density : 0.7534  End_Point: Xcc_reg[2]/D
Current slack : -0.666 ns, density : 0.7566  End_Point: Xcc_reg[2]/D
Current slack : -0.666 ns, density : 0.7566  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.647 ns, density : 0.7576  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.647 ns, density : 0.7576  End_Point: Xcc_reg[2]/D
Current slack : -0.647 ns, density : 0.7576  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.648 ns, density : 0.7586  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.648 ns, density : 0.7589  End_Point: Xcc_reg[2]/D
Current slack : -0.642 ns, density : 0.7601  End_Point: Ycc_reg[3]/D
Current slack : -0.636 ns, density : 0.7630  End_Point: Ycc_reg[3]/D
Current slack : -0.636 ns, density : 0.7630  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.617 ns, density : 0.7641  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.617 ns, density : 0.7636  End_Point: Xcc_reg[2]/D
Current slack : -0.617 ns, density : 0.7634  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.617 ns, density : 0.7647  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.617 ns, density : 0.7651  End_Point: Xcc_reg[2]/D
Current slack : -0.612 ns, density : 0.7656  End_Point: Ycc_reg[3]/D
Current slack : -0.611 ns, density : 0.7668  End_Point: Ycc_reg[3]/D
Current slack : -0.611 ns, density : 0.7668  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.602 ns, density : 0.7682  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.602 ns, density : 0.7681  End_Point: Ycc_reg[3]/D
Current slack : -0.602 ns, density : 0.7680  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.601 ns, density : 0.7688  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.601 ns, density : 0.7695  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:02:52 mem=372.8M) ***
default core: bins with density >  0.75 = 65.1 % ( 110 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.195556, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 66.3 % ( 112 / 169 )
RPlace postIncrNP: Density = 1.195556 -> 1.076667.
*** cpu time = 0:00:04.0.
move report: incrNP moves 12114 insts, mean move: 2.18 um, max move: 54.40 um
	max move on inst (g728067): (131.40, 939.00) --> (120.20, 982.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:14.6, Real Time = 0:00:14.0
move report: preRPlace moves 4802 insts, mean move: 1.95 um, max move: 31.00 um
	max move on inst (g727917): (184.00, 917.40) --> (172.80, 937.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4802 insts, mean move: 1.95 um, max move: 31.00 um
	max move on inst (g727917): (184.00, 917.40) --> (172.80, 937.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        57.40 um
  inst (g728067) with max move: (131.4, 939) -> (117.2, 982.2)
  mean    (X+Y) =         2.63 um
Total instances flipped for legalization: 3
Total instances moved : 12293
*** cpu=0:00:14.6   mem=374.2M  mem(used)=0.0M***
*** maximum move = 57.4um ***
*** Finished refinePlace (0:03:10 mem=374.2M) ***
*** Done re-routing un-routed nets (374.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:10 mem=374.2M) ***
*** Finished delays update (0:03:11 mem=373.7M) ***
Current slack : -0.645 ns, density : 0.7698  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.644 ns, density : 0.7708  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.630 ns, density : 0.7747  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.614 ns, density : 0.7774  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.614 ns, density : 0.7778  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.603 ns, density : 0.7807  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.596 ns, density : 0.7824  End_Point: Ycc_reg[3]/D
Current slack : -0.595 ns, density : 0.7843  End_Point: Ycc_reg[3]/D
Current slack : -0.595 ns, density : 0.7842  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.584 ns, density : 0.7858  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.584 ns, density : 0.7854  End_Point: Xcc_reg[2]/D
Current slack : -0.584 ns, density : 0.7855  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.583 ns, density : 0.7868  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.583 ns, density : 0.7879  End_Point: Xcc_reg[2]/D
Current slack : -0.583 ns, density : 0.7879  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.583 ns, density : 0.7887  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.581 ns, density : 0.7951  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.576 ns, density : 0.7997  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.565 ns, density : 0.7981  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.560 ns, density : 0.7981  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.560 ns, density : 0.7977  End_Point: Ycc_reg[3]/D
Current slack : -0.560 ns, density : 0.7977  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.560 ns, density : 0.7965  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.560 ns, density : 0.7965  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:04:31 mem=375.7M) ***
default core: bins with density >  0.75 =   68 % ( 115 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.144444, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 69.2 % ( 117 / 169 )
RPlace postIncrNP: Density = 1.144444 -> 1.102222.
*** cpu time = 0:00:03.9.
move report: incrNP moves 12409 insts, mean move: 1.88 um, max move: 37.00 um
	max move on inst (FE_OCPC488_n_17974): (203.00, 246.00) --> (187.60, 224.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.1, Real Time = 0:00:15.0
move report: preRPlace moves 7271 insts, mean move: 5.89 um, max move: 109.40 um
	max move on inst (FE_RC_1705_0): (211.00, 937.20) --> (188.00, 1023.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7271 insts, mean move: 5.89 um, max move: 109.40 um
	max move on inst (FE_RC_1705_0): (211.00, 937.20) --> (188.00, 1023.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       112.20 um
  inst (g727369) with max move: (226.6, 937.2) -> (230.8, 1045.2)
  mean    (X+Y) =         4.63 um
Total instances moved : 12534
*** cpu=0:00:15.1   mem=377.0M  mem(used)=0.0M***
*** maximum move = 112.2um ***
*** Finished refinePlace (0:04:51 mem=377.0M) ***
*** Done re-routing un-routed nets (377.0M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:04:51 mem=377.0M) ***
*** Finished delays update (0:04:52 mem=377.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.653 ns, density : 0.7988  End_Point: Ycc_reg[3]/D
Current slack : -0.653 ns, density : 0.7988  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.653 ns, density : 0.7988  End_Point: Ycc_reg[3]/D
Current slack : -0.653 ns, density : 0.7988  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.605 ns, density : 0.7988  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.605 ns, density : 0.7978  End_Point: Ycc_reg[3]/D
Current slack : -0.605 ns, density : 0.7978  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.605 ns, density : 0.7979  End_Point: Ycc_reg[3]/D
Current slack : -0.605 ns, density : 0.7978  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.593 ns, density : 0.7978  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:05:10 mem=377.0M) ***
default core: bins with density >  0.75 = 69.8 % ( 118 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.268889, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 =   71 % ( 120 / 169 )
RPlace postIncrNP: Density = 1.268889 -> 1.046667.
*** cpu time = 0:00:03.7.
move report: incrNP moves 12101 insts, mean move: 1.45 um, max move: 27.60 um
	max move on inst (g726454): (212.60, 982.20) --> (218.60, 960.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:13.7, Real Time = 0:00:13.0
move report: preRPlace moves 6010 insts, mean move: 2.39 um, max move: 45.40 um
	max move on inst (g741524): (146.80, 980.40) --> (103.20, 982.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 6010 insts, mean move: 2.39 um, max move: 45.40 um
	max move on inst (g741524): (146.80, 980.40) --> (103.20, 982.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        48.40 um
  inst (g741705) with max move: (154.8, 960.6) -> (106.4, 960.6)
  mean    (X+Y) =         2.22 um
Total instances moved : 12123
*** cpu=0:00:13.7   mem=377.7M  mem(used)=0.0M***
*** maximum move = 48.4um ***
*** Finished refinePlace (0:05:28 mem=377.7M) ***
*** Done re-routing un-routed nets (377.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:05:28 mem=377.7M) ***
*** Finished delays update (0:05:29 mem=377.7M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.602 ns, density : 0.7980  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.602 ns, density : 0.7980  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Peforming hill climbing technique
*** Starting refinePlace (0:05:40 mem=377.7M) ***
default core: bins with density >  0.75 = 70.4 % ( 119 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.054444, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 =   71 % ( 120 / 169 )
RPlace postIncrNP: Density = 1.054444 -> 1.010000.
*** cpu time = 0:00:03.4.
move report: incrNP moves 10887 insts, mean move: 1.06 um, max move: 12.60 um
	max move on inst (g725431): (115.60, 982.20) --> (126.40, 980.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:14.0, Real Time = 0:00:14.0
move report: preRPlace moves 5408 insts, mean move: 1.29 um, max move: 22.20 um
	max move on inst (g727720): (30.20, 937.20) --> (30.80, 958.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5408 insts, mean move: 1.29 um, max move: 22.20 um
	max move on inst (g727720): (30.20, 937.20) --> (30.80, 958.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        25.00 um
  inst (FE_OCPC283_y_4__2_) with max move: (159.6, 960.6) -> (182.8, 958.8)
  mean    (X+Y) =         1.41 um
Total instances moved : 11276
*** cpu=0:00:14.0   mem=377.7M  mem(used)=0.0M***
*** maximum move = 25.0um ***
*** Finished refinePlace (0:05:57 mem=377.7M) ***
*** Done re-routing un-routed nets (377.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:05:57 mem=377.7M) ***
*** Finished delays update (0:05:58 mem=377.7M) ***
Current slack : -0.628 ns, density : 0.7997  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.624 ns, density : 0.7998  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.616 ns, density : 0.7998  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.616 ns, density : 0.8005  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:06:08 mem=377.7M) ***
default core: bins with density >  0.75 =   71 % ( 120 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.016667, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 =   71 % ( 120 / 169 )
RPlace postIncrNP: Density = 1.016667 -> 1.007778.
*** cpu time = 0:00:03.5.
move report: incrNP moves 10447 insts, mean move: 0.80 um, max move: 7.60 um
	max move on inst (FE_RC_1656_0): (37.60, 51.60) --> (31.80, 53.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:14.1, Real Time = 0:00:14.0
move report: preRPlace moves 4764 insts, mean move: 0.68 um, max move: 20.60 um
	max move on inst (g730153): (151.60, 894.00) --> (152.40, 874.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 4764 insts, mean move: 0.68 um, max move: 20.60 um
	max move on inst (g730153): (151.60, 894.00) --> (152.40, 874.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        20.40 um
  inst (g732434) with max move: (155.8, 939) -> (156.4, 958.8)
  mean    (X+Y) =         0.91 um
Total instances moved : 10578
*** cpu=0:00:14.1   mem=377.9M  mem(used)=0.0M***
*** maximum move = 20.4um ***
*** Finished refinePlace (0:06:25 mem=377.9M) ***
*** Done re-routing un-routed nets (377.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:06:25 mem=377.9M) ***
*** Finished delays update (0:06:26 mem=377.9M) ***
Current slack : -0.606 ns, density : 0.7992  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.569 ns, density : 0.7983  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.559 ns, density : 0.7983  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.557 ns, density : 0.7984  End_Point: Ycc_reg[3]/D
Current slack : -0.557 ns, density : 0.7983  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.557 ns, density : 0.7991  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Current slack : -0.559 ns, density : 0.8048  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.559 ns, density : 0.8049  End_Point: Ycc_reg[3]/D
Current slack : -0.557 ns, density : 0.8074  End_Point: Ycc_reg[3]/D
Current slack : -0.557 ns, density : 0.8074  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.546 ns, density : 0.8081  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.546 ns, density : 0.8082  End_Point: Ycc_reg[3]/D
Current slack : -0.546 ns, density : 0.8081  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.546 ns, density : 0.8084  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.546 ns, density : 0.8086  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:07:07 mem=377.9M) ***
default core: bins with density >  0.75 = 71.6 % ( 121 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.198889, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 72.8 % ( 123 / 169 )
RPlace postIncrNP: Density = 1.198889 -> 1.081111.
*** cpu time = 0:00:03.7.
move report: incrNP moves 12278 insts, mean move: 1.56 um, max move: 39.40 um
	max move on inst (g718605): (57.20, 334.20) --> (37.60, 354.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.5, Real Time = 0:00:16.0
move report: preRPlace moves 7266 insts, mean move: 6.17 um, max move: 107.00 um
	max move on inst (g741785): (31.80, 939.00) --> (32.60, 1045.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7266 insts, mean move: 6.17 um, max move: 107.00 um
	max move on inst (g741785): (31.80, 939.00) --> (32.60, 1045.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       109.60 um
  inst (g741785) with max move: (34.2, 937.2) -> (32.6, 1045.2)
  mean    (X+Y) =         4.46 um
Total instances moved : 12434
*** cpu=0:00:15.5   mem=378.1M  mem(used)=0.0M***
*** maximum move = 109.6um ***
*** Finished refinePlace (0:07:27 mem=378.1M) ***
*** Done re-routing un-routed nets (378.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:07:27 mem=378.1M) ***
*** Finished delays update (0:07:28 mem=378.1M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.646 ns, density : 0.8106  End_Point: Ycc_reg[4]/D
Current slack : -0.643 ns, density : 0.8130  End_Point: Ycc_reg[3]/D
Current slack : -0.643 ns, density : 0.8130  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.609 ns, density : 0.8140  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.609 ns, density : 0.8141  End_Point: Ycc_reg[4]/D
Current slack : -0.609 ns, density : 0.8141  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.609 ns, density : 0.8143  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Current slack : -0.607 ns, density : 0.8158  End_Point: Xcc_reg[2]/D
Current slack : -0.603 ns, density : 0.8167  End_Point: Xcc_reg[2]/D
Current slack : -0.608 ns, density : 0.8176  End_Point: Xcc_reg[2]/D
Current slack : -0.608 ns, density : 0.8176  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.588 ns, density : 0.8177  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.588 ns, density : 0.8176  End_Point: Xcc_reg[2]/D
Current slack : -0.588 ns, density : 0.8175  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.588 ns, density : 0.8177  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.588 ns, density : 0.8182  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:07:49 mem=378.1M) ***
default core: bins with density >  0.75 = 72.8 % ( 123 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.104444, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 72.2 % ( 122 / 169 )
RPlace postIncrNP: Density = 1.104444 -> 1.057778.
*** cpu time = 0:00:03.8.
move report: incrNP moves 12140 insts, mean move: 1.72 um, max move: 74.20 um
	max move on inst (g727511): (102.80, 1002.00) --> (114.00, 939.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:10.8, Real Time = 0:00:11.0
move report: preRPlace moves 7438 insts, mean move: 6.73 um, max move: 66.80 um
	max move on inst (FE_RC_875_0): (57.60, 852.60) --> (55.60, 787.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7438 insts, mean move: 6.73 um, max move: 66.80 um
	max move on inst (FE_RC_875_0): (57.60, 852.60) --> (55.60, 787.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        79.40 um
  inst (g727511) with max move: (102.8, 1002) -> (119.2, 939)
  mean    (X+Y) =         4.98 um
Total instances moved : 12232
*** cpu=0:00:10.8   mem=378.4M  mem(used)=0.0M***
*** maximum move = 79.4um ***
*** Finished refinePlace (0:08:04 mem=378.4M) ***
*** Done re-routing un-routed nets (378.4M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:08:04 mem=378.4M) ***
*** Finished delays update (0:08:05 mem=376.4M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.676 ns, density : 0.8193  End_Point: Ycc_reg[4]/D
Current slack : -0.676 ns, density : 0.8202  End_Point: Ycc_reg[4]/D
Current slack : -0.676 ns, density : 0.8202  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.619 ns, density : 0.8215  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.619 ns, density : 0.8215  End_Point: Ycc_reg[3]/D
Current slack : -0.618 ns, density : 0.8215  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.618 ns, density : 0.8218  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.616 ns, density : 0.8233  End_Point: Xcc_reg[2]/D
Current slack : -0.619 ns, density : 0.8240  End_Point: Ycc_reg[3]/D
Current slack : -0.615 ns, density : 0.8253  End_Point: Ycc_reg[3]/D
Current slack : -0.615 ns, density : 0.8253  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.593 ns, density : 0.8261  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.593 ns, density : 0.8261  End_Point: Ycc_reg[3]/D
Current slack : -0.593 ns, density : 0.8260  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.593 ns, density : 0.8261  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.593 ns, density : 0.8278  End_Point: Ycc_reg[3]/D
Current slack : -0.589 ns, density : 0.8287  End_Point: Xcc_reg[2]/D
Current slack : -0.588 ns, density : 0.8298  End_Point: Ycc_reg[3]/D
Current slack : -0.588 ns, density : 0.8298  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.579 ns, density : 0.8306  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.579 ns, density : 0.8305  End_Point: Xcc_reg[2]/D
Current slack : -0.579 ns, density : 0.8305  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.579 ns, density : 0.8307  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.579 ns, density : 0.8312  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:08:43 mem=376.4M) ***
default core: bins with density >  0.75 = 73.4 % ( 124 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.168889, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 =   74 % ( 125 / 169 )
RPlace postIncrNP: Density = 1.168889 -> 1.075556.
*** cpu time = 0:00:03.7.
move report: incrNP moves 12185 insts, mean move: 1.71 um, max move: 36.40 um
	max move on inst (g741527): (108.40, 1023.60) --> (125.00, 1003.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:11.3, Real Time = 0:00:11.0
move report: preRPlace moves 8927 insts, mean move: 8.52 um, max move: 108.40 um
	max move on inst (g729359): (261.40, 852.60) --> (261.80, 744.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8927 insts, mean move: 8.52 um, max move: 108.40 um
	max move on inst (g729359): (261.40, 852.60) --> (261.80, 744.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       112.00 um
  inst (g731635) with max move: (231, 852.6) -> (205.4, 766.2)
  mean    (X+Y) =         6.78 um
Total instances moved : 12425
*** cpu=0:00:11.3   mem=377.7M  mem(used)=0.0M***
*** maximum move = 112.0um ***
*** Finished refinePlace (0:08:59 mem=377.7M) ***
*** Done re-routing un-routed nets (377.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:08:59 mem=377.7M) ***
*** Finished delays update (0:09:00 mem=377.7M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.780 ns, density : 0.8329  End_Point: Ycc_reg[3]/D
Current slack : -0.780 ns, density : 0.8341  End_Point: Ycc_reg[3]/D
Current slack : -0.780 ns, density : 0.8340  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.694 ns, density : 0.8352  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.696 ns, density : 0.8352  End_Point: Ycc_reg[4]/D
Current slack : -0.696 ns, density : 0.8351  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.696 ns, density : 0.8353  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Current slack : -0.694 ns, density : 0.8360  End_Point: Ycc_reg[4]/D
Current slack : -0.689 ns, density : 0.8371  End_Point: Ycc_reg[4]/D
Current slack : -0.688 ns, density : 0.8377  End_Point: Ycc_reg[4]/D
Current slack : -0.688 ns, density : 0.8377  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.654 ns, density : 0.8388  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.654 ns, density : 0.8389  End_Point: Xcc_reg[2]/D
Current slack : -0.654 ns, density : 0.8387  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.654 ns, density : 0.8392  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.654 ns, density : 0.8397  End_Point: Xcc_reg[2]/D
Current slack : -0.648 ns, density : 0.8404  End_Point: Xcc_reg[2]/D
Current slack : -0.643 ns, density : 0.8415  End_Point: Ycc_reg[3]/D
Current slack : -0.643 ns, density : 0.8415  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.626 ns, density : 0.8423  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.626 ns, density : 0.8422  End_Point: Ycc_reg[3]/D
Current slack : -0.626 ns, density : 0.8423  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.626 ns, density : 0.8427  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.626 ns, density : 0.8440  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:09:38 mem=377.7M) ***
default core: bins with density >  0.75 = 74.6 % ( 126 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.156667, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 74.6 % ( 126 / 169 )
RPlace postIncrNP: Density = 1.156667 -> 1.118889.
*** cpu time = 0:00:04.2.
move report: incrNP moves 12630 insts, mean move: 2.22 um, max move: 49.20 um
	max move on inst (g726254): (71.40, 1023.60) --> (65.40, 1066.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:16.8, Real Time = 0:00:17.0
move report: preRPlace moves 8421 insts, mean move: 8.23 um, max move: 173.00 um
	max move on inst (g724837): (188.60, 917.40) --> (188.80, 744.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8421 insts, mean move: 8.23 um, max move: 173.00 um
	max move on inst (g724837): (188.60, 917.40) --> (188.80, 744.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       173.40 um
  inst (g724837) with max move: (188.2, 917.4) -> (188.8, 744.6)
  mean    (X+Y) =         6.50 um
Total instances moved : 12731
*** cpu=0:00:16.8   mem=378.8M  mem(used)=0.0M***
*** maximum move = 173.4um ***
*** Finished refinePlace (0:09:59 mem=378.8M) ***
*** Done re-routing un-routed nets (378.8M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:09:59 mem=378.8M) ***
*** Finished delays update (0:10:00 mem=378.8M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.764 ns, density : 0.8328  End_Point: Ycc_reg[4]/D
Current slack : -0.762 ns, density : 0.8353  End_Point: Ycc_reg[4]/D
Current slack : -0.762 ns, density : 0.8353  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.727 ns, density : 0.8358  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.727 ns, density : 0.8359  End_Point: Ycc_reg[4]/D
Current slack : -0.727 ns, density : 0.8359  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.727 ns, density : 0.8361  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Current slack : -0.722 ns, density : 0.8368  End_Point: Ycc_reg[4]/D
Current slack : -0.718 ns, density : 0.8372  End_Point: Ycc_reg[4]/D
Current slack : -0.717 ns, density : 0.8381  End_Point: Ycc_reg[4]/D
Current slack : -0.717 ns, density : 0.8381  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.681 ns, density : 0.8380  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.681 ns, density : 0.8381  End_Point: Xcc_reg[2]/D
Current slack : -0.681 ns, density : 0.8380  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.681 ns, density : 0.8385  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.680 ns, density : 0.8400  End_Point: Ycc_reg[4]/D
Current slack : -0.676 ns, density : 0.8410  End_Point: Ycc_reg[4]/D
Current slack : -0.676 ns, density : 0.8436  End_Point: Ycc_reg[4]/D
Current slack : -0.676 ns, density : 0.8436  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.663 ns, density : 0.8436  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.663 ns, density : 0.8436  End_Point: Xcc_reg[2]/D
Current slack : -0.663 ns, density : 0.8436  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.663 ns, density : 0.8438  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.663 ns, density : 0.8444  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:10:30 mem=378.8M) ***
default core: bins with density >  0.75 = 75.7 % ( 128 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.111111, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 75.7 % ( 128 / 169 )
RPlace postIncrNP: Density = 1.111111 -> 1.102222.
*** cpu time = 0:00:04.1.
move report: incrNP moves 12603 insts, mean move: 2.34 um, max move: 51.00 um
	max move on inst (FE_OCPC829_FE_OCP_RBN549_n_22282): (244.60, 1002.00) --> (235.00, 960.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.1, Real Time = 0:00:15.0
move report: preRPlace moves 9404 insts, mean move: 9.56 um, max move: 174.60 um
	max move on inst (g727548): (82.60, 939.00) --> (86.20, 1110.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9404 insts, mean move: 9.56 um, max move: 174.60 um
	max move on inst (g727548): (82.60, 939.00) --> (86.20, 1110.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       173.80 um
  inst (g727548) with max move: (83.4, 939) -> (86.2, 1110)
  mean    (X+Y) =         7.93 um
Total instances moved : 12767
*** cpu=0:00:15.2   mem=379.3M  mem(used)=0.0M***
*** maximum move = 173.8um ***
*** Finished refinePlace (0:10:50 mem=379.3M) ***
*** Done re-routing un-routed nets (379.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:10:50 mem=379.3M) ***
*** Finished delays update (0:10:51 mem=379.3M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.814 ns, density : 0.8459  End_Point: Ycc_reg[4]/D
Current slack : -0.811 ns, density : 0.8475  End_Point: Ycc_reg[4]/D
Current slack : -0.811 ns, density : 0.8474  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.758 ns, density : 0.8484  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.758 ns, density : 0.8485  End_Point: Xcc_reg[2]/D
Current slack : -0.758 ns, density : 0.8484  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.755 ns, density : 0.8487  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Current slack : -0.752 ns, density : 0.8504  End_Point: Xcc_reg[2]/D
Current slack : -0.749 ns, density : 0.8502  End_Point: Xcc_reg[2]/D
Current slack : -0.748 ns, density : 0.8511  End_Point: Xcc_reg[2]/D
Current slack : -0.748 ns, density : 0.8511  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.726 ns, density : 0.8523  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.726 ns, density : 0.8523  End_Point: Ycc_reg[4]/D
Current slack : -0.726 ns, density : 0.8523  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.726 ns, density : 0.8526  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.726 ns, density : 0.8533  End_Point: Ycc_reg[4]/D
*** Starting refinePlace (0:11:13 mem=379.3M) ***
default core: bins with density >  0.75 = 79.3 % ( 134 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.113333, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 79.3 % ( 134 / 169 )
RPlace postIncrNP: Density = 1.113333 -> 1.094444.
*** cpu time = 0:00:03.8.
move report: incrNP moves 12493 insts, mean move: 1.88 um, max move: 50.80 um
	max move on inst (FE_OCPC3851_FE_OCP_RBN1307_n_868): (196.00, 1066.80) --> (203.60, 1023.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:17.1, Real Time = 0:00:17.0
move report: preRPlace moves 9782 insts, mean move: 12.80 um, max move: 160.40 um
	max move on inst (FE_OCP_RBC4003_n_9767): (224.40, 937.20) --> (233.60, 1088.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9782 insts, mean move: 12.80 um, max move: 160.40 um
	max move on inst (FE_OCP_RBC4003_n_9767): (224.40, 937.20) --> (233.60, 1088.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       160.60 um
  inst (FE_OCP_RBC4003_n_9767) with max move: (224.2, 937.2) -> (233.6, 1088.4)
  mean    (X+Y) =        10.58 um
Total instances moved : 12671
*** cpu=0:00:17.2   mem=379.6M  mem(used)=0.0M***
*** maximum move = 160.6um ***
*** Finished refinePlace (0:11:34 mem=379.6M) ***
*** Done re-routing un-routed nets (379.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:11:35 mem=379.6M) ***
*** Finished delays update (0:11:36 mem=379.6M) ***
Current slack : -1.354 ns, density : 0.8547  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.342 ns, density : 0.8544  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.114 ns, density : 0.8543  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.084 ns, density : 0.8545  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.084 ns, density : 0.8542  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.081 ns, density : 0.8540  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.081 ns, density : 0.8540  End_Point: Xcc_reg[2]/D
Current slack : -1.078 ns, density : 0.8546  End_Point: Xcc_reg[2]/D
Current slack : -1.078 ns, density : 0.8546  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.948 ns, density : 0.8507  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.948 ns, density : 0.8507  End_Point: Xcc_reg[2]/D
Current slack : -0.948 ns, density : 0.8503  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.948 ns, density : 0.8506  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.941 ns, density : 0.8522  End_Point: Ycc_reg[4]/D
Current slack : -0.941 ns, density : 0.8524  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.941 ns, density : 0.8524  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
*** Starting refinePlace (0:11:52 mem=379.6M) ***
default core: bins with density >  0.75 = 82.2 % ( 139 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.053333, incremental np is triggered.
Checking spec file integrity...
Clock gating cells determined by native netlist tracing.
default core: bins with density >  0.75 = 81.1 % ( 137 / 169 )
RPlace postIncrNP: Density = 1.053333 -> 1.068889.
*** cpu time = 0:00:04.1.
move report: incrNP moves 12505 insts, mean move: 1.91 um, max move: 49.80 um
	max move on inst (FE_RC_1047_0): (246.80, 1002.00) --> (255.20, 960.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:17.0, Real Time = 0:00:17.0
move report: preRPlace moves 9562 insts, mean move: 7.08 um, max move: 67.60 um
	max move on inst (g721996): (187.60, 116.40) --> (253.40, 118.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 9562 insts, mean move: 7.08 um, max move: 67.60 um
	max move on inst (g721996): (187.60, 116.40) --> (253.40, 118.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        99.40 um
  inst (g721304) with max move: (216.4, 159.6) -> (138.6, 138)
  mean    (X+Y) =         6.13 um
Total instances moved : 12566
*** cpu=0:00:17.1   mem=381.0M  mem(used)=0.0M***
*** maximum move = 99.4um ***
*** Finished refinePlace (0:12:14 mem=381.0M) ***
*** Starting trialRoute (mem=381.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
Number of multi-gpin terms=6494, multi-gpins=14509, moved blk term=0/0

Phase 1a route (0:00:00.1 390.0M):
Est net length = 7.743e+05um = 3.626e+05H + 4.117e+05V
Usage: (8.8%H 7.4%V) = (3.793e+05um 4.836e+05um) = (378387 268641)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 19585 = 19585 (9.22% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 390.0M):
Usage: (8.8%H 7.4%V) = (3.792e+05um 4.836e+05um) = (378279 268641)
Overflow: 19172 = 19172 (9.02% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 390.0M):
Usage: (8.8%H 7.4%V) = (3.790e+05um 4.836e+05um) = (378082 268694)
Overflow: 18782 = 18782 (8.84% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 390.0M):
Usage: (8.8%H 7.4%V) = (3.799e+05um 4.844e+05um) = (378945 269120)
Overflow: 5350 = 5350 (2.52% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 390.5M):
Usage: (8.8%H 7.5%V) = (3.793e+05um 4.867e+05um) = (378402 270389)
Overflow: 2 = 2 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 390.5M):
Usage: (8.8%H 7.5%V) = (3.793e+05um 4.867e+05um) = (378404 270376)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	330	 0.16%	0	 0.00%
  1:	936	 0.44%	0	 0.00%
  2:	1213	 0.57%	0	 0.00%
  3:	1609	 0.76%	0	 0.00%
  4:	2154	 1.01%	3	 0.00%
  5:	2444	 1.15%	2	 0.00%
  6:	2431	 1.14%	38	 0.02%
  7:	2114	 0.99%	52	 0.02%
  8:	1862	 0.88%	269	 0.13%
  9:	1587	 0.75%	721	 0.34%
 10:	1657	 0.78%	1588	 0.75%
 11:	1725	 0.81%	4030	 1.90%
 12:	1820	 0.86%	9001	 4.24%
 13:	1995	 0.94%	18762	 8.83%
 14:	2288	 1.08%	30817	14.50%
 15:	2490	 1.17%	47078	22.15%
 16:	2884	 1.36%	57974	27.28%
 17:	2965	 1.40%	16055	 7.55%
 18:	2877	 1.35%	130	 0.06%
 19:	3433	 1.62%	187	 0.09%
 20:	171716	80.80%	25823	12.15%


Global route (cpu=0.4s real=0.0s 390.5M)
Phase 1l route (0:00:00.6 384.8M):


*** After '-updateRemainTrks' operation: 

Usage: (9.0%H 7.7%V) = (3.887e+05um 5.038e+05um) = (387741 279868)
Overflow: 140 = 140 (0.07% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	1	 0.00%	0	 0.00%
 -3:	3	 0.00%	0	 0.00%
 -2:	20	 0.01%	0	 0.00%
 -1:	105	 0.05%	0	 0.00%
--------------------------------------
  0:	561	 0.26%	0	 0.00%
  1:	1259	 0.59%	0	 0.00%
  2:	1395	 0.66%	2	 0.00%
  3:	1799	 0.85%	1	 0.00%
  4:	2192	 1.03%	8	 0.00%
  5:	2309	 1.09%	20	 0.01%
  6:	2225	 1.05%	86	 0.04%
  7:	1910	 0.90%	161	 0.08%
  8:	1716	 0.81%	515	 0.24%
  9:	1563	 0.74%	1057	 0.50%
 10:	1635	 0.77%	2150	 1.01%
 11:	1662	 0.78%	4601	 2.16%
 12:	1816	 0.85%	9220	 4.34%
 13:	1977	 0.93%	18268	 8.60%
 14:	2222	 1.05%	30022	14.13%
 15:	2482	 1.17%	46426	21.84%
 16:	2858	 1.34%	57808	27.20%
 17:	2917	 1.37%	16050	 7.55%
 18:	2859	 1.35%	126	 0.06%
 19:	3383	 1.59%	186	 0.09%
 20:	171661	80.77%	25823	12.15%



*** Completed Phase 1 route (0:00:01.1 384.3M) ***


Total length: 7.881e+05um, number of vias: 104448
M1(H) length: 1.509e+02um, number of vias: 41623
M2(V) length: 2.219e+05um, number of vias: 41124
M3(H) length: 1.998e+05um, number of vias: 10516
M4(V) length: 1.533e+05um, number of vias: 8757
M5(H) length: 1.473e+05um, number of vias: 1597
M6(V) length: 4.991e+04um, number of vias: 831
M7(H) length: 1.581e+04um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.5 383.8M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=383.8M) ***
Peak Memory Usage was 394.5M 
*** Finished trialRoute (cpu=0:00:01.7 mem=383.8M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:12:16 mem=383.8M) ***
*** Finished delays update (0:12:16 mem=383.8M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:12:21 mem=383.8M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:16.9, Real Time = 0:00:17.0
move report: preRPlace moves 7086 insts, mean move: 4.66 um, max move: 54.80 um
	max move on inst (g729814): (186.20, 159.60) --> (239.20, 161.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7086 insts, mean move: 4.66 um, max move: 54.80 um
	max move on inst (g729814): (186.20, 159.60) --> (239.20, 161.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        54.80 um
  inst (g729814) with max move: (186.2, 159.6) -> (239.2, 161.4)
  mean    (X+Y) =         4.66 um
Total instances moved : 7086
*** cpu=0:00:16.9   mem=383.9M  mem(used)=0.1M***
*** maximum move = 54.8um ***
*** Finished refinePlace (0:12:38 mem=383.9M) ***
*** Starting trialRoute (mem=383.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
Number of multi-gpin terms=6503, multi-gpins=14472, moved blk term=0/0

Phase 1a route (0:00:00.1 392.8M):
Est net length = 7.829e+05um = 3.690e+05H + 4.138e+05V
Usage: (8.9%H 7.4%V) = (3.858e+05um 4.858e+05um) = (384906 269883)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 20469 = 20469 (9.63% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 393.8M):
Usage: (8.9%H 7.4%V) = (3.857e+05um 4.858e+05um) = (384815 269883)
Overflow: 20277 = 20277 (9.54% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 393.8M):
Usage: (8.9%H 7.4%V) = (3.855e+05um 4.859e+05um) = (384558 269940)
Overflow: 19808 = 19808 (9.32% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 393.8M):
Usage: (8.9%H 7.5%V) = (3.864e+05um 4.867e+05um) = (385465 270408)
Overflow: 5083 = 5083 (2.39% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 394.3M):
Usage: (8.9%H 7.5%V) = (3.855e+05um 4.892e+05um) = (384631 271800)
Overflow: 1 = 1 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 394.3M):
Usage: (8.9%H 7.5%V) = (3.855e+05um 4.892e+05um) = (384632 271793)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	456	 0.21%	0	 0.00%
  1:	951	 0.45%	0	 0.00%
  2:	1370	 0.64%	0	 0.00%
  3:	1667	 0.78%	0	 0.00%
  4:	2275	 1.07%	1	 0.00%
  5:	2359	 1.11%	7	 0.00%
  6:	2240	 1.05%	18	 0.01%
  7:	2091	 0.98%	81	 0.04%
  8:	1818	 0.86%	256	 0.12%
  9:	1730	 0.81%	575	 0.27%
 10:	1836	 0.86%	1841	 0.87%
 11:	1731	 0.81%	4203	 1.98%
 12:	1754	 0.83%	9571	 4.50%
 13:	1895	 0.89%	18252	 8.59%
 14:	2333	 1.10%	31058	14.61%
 15:	2472	 1.16%	45889	21.59%
 16:	2808	 1.32%	58829	27.68%
 17:	3012	 1.42%	15717	 7.40%
 18:	3060	 1.44%	128	 0.06%
 19:	3424	 1.61%	245	 0.12%
 20:	171248	80.58%	25859	12.17%


Global route (cpu=0.4s real=1.0s 393.3M)
Phase 1l route (0:00:00.6 387.6M):


*** After '-updateRemainTrks' operation: 

Usage: (9.1%H 7.8%V) = (3.953e+05um 5.070e+05um) = (394368 281665)
Overflow: 246 = 246 (0.12% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	1	 0.00%	0	 0.00%
 -3:	5	 0.00%	0	 0.00%
 -2:	50	 0.02%	0	 0.00%
 -1:	165	 0.08%	0	 0.00%
--------------------------------------
  0:	699	 0.33%	0	 0.00%
  1:	1332	 0.63%	0	 0.00%
  2:	1473	 0.69%	0	 0.00%
  3:	1823	 0.86%	7	 0.00%
  4:	2211	 1.04%	10	 0.00%
  5:	2201	 1.04%	27	 0.01%
  6:	2079	 0.98%	65	 0.03%
  7:	1913	 0.90%	203	 0.10%
  8:	1713	 0.81%	493	 0.23%
  9:	1691	 0.80%	963	 0.45%
 10:	1763	 0.83%	2422	 1.14%
 11:	1701	 0.80%	4809	 2.26%
 12:	1740	 0.82%	9696	 4.56%
 13:	1901	 0.89%	17742	 8.35%
 14:	2270	 1.07%	30253	14.23%
 15:	2417	 1.14%	45248	21.29%
 16:	2799	 1.32%	58657	27.60%
 17:	2991	 1.41%	15707	 7.39%
 18:	3026	 1.42%	126	 0.06%
 19:	3372	 1.59%	244	 0.11%
 20:	171194	80.55%	25858	12.17%



*** Completed Phase 1 route (0:00:01.1 387.1M) ***


Total length: 7.968e+05um, number of vias: 105459
M1(H) length: 1.512e+02um, number of vias: 41623
M2(V) length: 2.252e+05um, number of vias: 41270
M3(H) length: 2.014e+05um, number of vias: 10842
M4(V) length: 1.525e+05um, number of vias: 9101
M5(H) length: 1.511e+05um, number of vias: 1719
M6(V) length: 4.997e+04um, number of vias: 904
M7(H) length: 1.645e+04um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.6 384.2M) ***

*** Finished all Phases (cpu=0:00:01.7 mem=384.2M) ***
Peak Memory Usage was 397.3M 
*** Finished trialRoute (cpu=0:00:01.8 mem=384.2M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:12:40 mem=384.2M) ***
*** Finished delays update (0:12:41 mem=384.2M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:15:19 real=0:25:02 (104458 evaluations)
*** Done optCritPath (cpu=0:28:02 real=0:29:36 mem=384.22M) ***

------------------------------------------------------------
     Summary (cpu=12.70min real=29.62min mem=382.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.239  |
|           TNS (ns):| -18.697 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     11 (11)      |
|   max_tran     |      7 (45)      |   -0.149   |      7 (45)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.693%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:28:52, real = 0:30:27, mem = 382.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:28:52, real = 0:30:27, mem = 382.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.239  | -1.239  |  1.827  |   N/A   |   N/A   |  1.827  |
|           TNS (ns):| -18.697 | -18.697 |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   149   |   26    |   130   |   N/A   |   N/A   |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.003   |     11 (11)      |
|   max_tran     |      7 (45)      |   -0.149   |      7 (45)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.693%
Routing Overflow: 0.12% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:28:53, real = 0:30:28, mem = 382.2M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> windowSelect -14.909 573.705 73.353 543.659
**WARN: (ENCCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
<CMD> clockDesign -genSpecOnly Clock.ctstch
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 382.2M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> createClockTreeSpec -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output Clock.ctstch -bufferList BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD20 BUFFD24 BUFFD3 BUFFD4 BUFFD6 BUFFD8 INVD0 INVD1 INVD12 INVD16 INVD2 INVD20 INVD24 INVD3 INVD4 INVD6 INVD8 
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=387.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.1, real=0:00:00.0, mem=387.2M) ***
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 387.2M **
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
**clockDesign ... cpu = 0:00:00, real = 0:00:00, mem = 387.2M **
setCTSMode -moveGateLimit 25
<clockDesign INFO> 'setCTSMode -routeClkNet true' is set inside clockDesign.

<clockDesign CMD> cleanupSpecifyClockTree
<clockDesign CMD> specifyClockTree -file Clock.ctstch
Checking spec file integrity...

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.142531(V=0.142531 H=0.142531) (ff/um) [7.12653e-05]
Est. Res                : 1.4(V=1.4 H=1.4)(ohm/um) [0.0007]
Est. Via Res            : 1.20536(ohm) [2.30357]
Est. Via Cap            : 0.0790026(ff)
M1(H) w=0.09(um) s=0.09(um) p=0.2(um) es=0.31(um) cap=0.13(ff/um) res=1.78(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.09821(ohm) viaCap=0.0801428(ff)
M3(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M4(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M5(H) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.20536(ohm) viaCap=0.0790026(ff)
M6(V) w=0.1(um) s=0.1(um) p=0.2(um) es=0.3(um) cap=0.143(ff/um) res=1.4(ohm/um) viaRes=1.14844(ohm) viaCap=0.0837367(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.183(ff/um) res=0.055(ohm/um) viaRes=0.169583(ohm) viaCap=0.26322(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.157(ff/um) res=0.055(ohm/um) viaRes=0.176786(ohm) viaCap=0.284122(ff)

Total Macromodels Extracted = 0

****** AutoClockRootPin ******
AutoClockRootPin 1: CLK
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=387.2M) ***
<clockDesign CMD> changeClockStatus -all -fixedBuffers
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (146) instances, and (0) nets in Clock CLK.
*** End changeClockStatus (cpu=0:00:00.1, real=0:00:01.0, mem=387.2M) ***
<clockDesign CMD> deleteClockTree -all
Redoing specifyClockTree ...
Checking spec file integrity...

deleteClockTree Option :  -all 
**WARN: (ENCCK-157):	Cell BUFFD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell BUFFD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells BUFFD24]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD20 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD20]' in order to delete the buffers in clock tree.
**WARN: (ENCCK-157):	Cell INVD24 is set as dont_touch in the timing libraries. May have to use 'set_dont_touch false [get_lib_cells INVD24]' in order to delete the buffers in clock tree.
*** Removed (0) buffers and (0) inverters in Clock CLK.
***** Delete Clock Tree Finished (CPU Time: 0:00:00.0  MEM: 387.219M)
*** End deleteClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=387.2M) ***
<clockDesign CMD> ckSynthesis -report clock_report/clock.report -forceReconvergent -breakLoop
Redoing specifyClockTree ...
Checking spec file integrity...
***** Allocate Placement Memory Finished (MEM: 387.109M)

Start to trace clock trees ...
*** Begin Tracer (mem=387.1M) ***
Tracing Clock CLK ...
*** End Tracer (mem=387.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 387.109M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          enabled
Check pin capacitance                             :          enabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          enabled
Check placement near clock pins                   :          enabled
Check route blockages over clock pins             :          enabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          enabled
MacroModel checks                                 :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Placement near clock pin check
   Threshold distance for placeable location      :          5.4(um) (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
5) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



Max Cap Limit Checks
============================================================

Max Cap Limit Checks Finished, CPU=0:00:00.0 
============================================================

Deep Gating Level Checks
============================================================
** INFO Clock CLK has a maximum of 1 levels of logic before synthesis.

Deep Gating Level Checks Finished, CPU=0:00:00.0 
============================================================

Max placement distance Checks
============================================================

Max placement distance Checks Finished, CPU=0:00:00.0 
============================================================

Root input tran Checks
============================================================

Root input tran Checks Finished, CPU=0:00:00.0 
============================================================

Routing OBS checks
============================================================

Routing OBS Checks Finished, CPU=0:00:00.0 
============================================================

MacroModel Debugging Check
==========================

MacroModel Debugging Check Finished, CPU=0:00:00.0 
============================================================

Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0
Check pin capacitance                             :          0
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0
Check placement near clock pins                   :          0
Check route blockages over clock pins             :          0
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0
MacroModel checks                                 :          0


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          enabled
Check route layer follows preference              :          enabled
Check route follows guide                         :          enabled
clock gating checks                               :          enabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          40(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          50% (user set)
   Minimum length to check threshold              :          40(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          290(um) (default)


****** Clock (CLK) Diagnostic check Parameters
Assumed driver input transition                   :          19.1(ps) (derived from INVD24)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          7.329625(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [0.1(ps) 0.1(ps)]



****** Clock Tree (CLK) Structure
Max. Skew           : 128(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVD0) (BUFFD0) (BUFFD1) (INVD1) (INVD2) (BUFFD2) (BUFFD3) (INVD3) (BUFFD4) (INVD4) (INVD6) (BUFFD6) (INVD8) (BUFFD8) (BUFFD12) (INVD12) (BUFFD16) (INVD16) (BUFFD20) (INVD20) (BUFFD24) (INVD24) 
Nr. Subtrees                    : 8
Nr. Sinks                       : 139
Nr.          Rising  Sync Pins  : 139
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (RC_CG_HIER_INST6/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST6/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9866)   
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=0[89,89]ps N1 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 1

Input_Pin:  (RC_CG_HIER_INST5/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST5/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9862)   
**** CK_START: TopDown Tree Construction for rc_gclk_9862 (20-leaf) (mem=387.1M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=10[161,171*] N20 B1 G1 A10(9.7) L[2,2] score=24453 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for rc_gclk_9862 (cpu=0:00:00.2, real=0:00:00.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=9[160,170]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 2

Input_Pin:  (RC_CG_HIER_INST4/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST4/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9858)   
**** CK_START: TopDown Tree Construction for rc_gclk_9858 (20-leaf) (mem=387.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=8[158,166*] N20 B1 G1 A10(9.7) L[2,2] score=23952 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for rc_gclk_9858 (cpu=0:00:00.2, real=0:00:00.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=8[158,166]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 3

Input_Pin:  (RC_CG_HIER_INST3/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST3/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9854)   
**** CK_START: TopDown Tree Construction for rc_gclk_9854 (20-leaf) (mem=387.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=22[182,204*] N20 B1 G1 A10(9.7) L[2,2] score=27975 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for rc_gclk_9854 (cpu=0:00:00.2, real=0:00:00.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=22[181,203]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 4

Input_Pin:  (RC_CG_HIER_INST2/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST2/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9850)   
**** CK_START: TopDown Tree Construction for rc_gclk_9850 (20-leaf) (mem=387.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=28[202,230*] N20 B1 G1 A10(9.7) L[2,2] score=30603 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for rc_gclk_9850 (cpu=0:00:00.2, real=0:00:01.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=28[201,229]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 5

Input_Pin:  (RC_CG_HIER_INST1/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST1/RC_CGIC_INST/Q)
Output_Net: (rc_gclk_9846)   
**** CK_START: TopDown Tree Construction for rc_gclk_9846 (20-leaf) (mem=387.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=13[179,192*] N20 B1 G1 A10(9.7) L[2,2] score=26690 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for rc_gclk_9846 (cpu=0:00:00.2, real=0:00:00.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=13[178,191]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 6

Input_Pin:  (RC_CG_HIER_INST0/RC_CGIC_INST/CP)
Output_Pin: (RC_CG_HIER_INST0/RC_CGIC_INST/Q)
Output_Net: (rc_gclk)   
**** CK_START: TopDown Tree Construction for rc_gclk (20-leaf) (mem=387.1M)

Total 3 topdown clustering. 
Trig. Edge Skew=21[166,187*] N20 B1 G1 A10(9.7) L[2,2] score=26245 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for rc_gclk (cpu=0:00:00.2, real=0:00:00.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
1 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
**** CK_START: Macro Models Generation (mem=387.1M)

Macro model: Skew=21[168,189]ps N2 inTran=0/0ps.
**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)
SubTree No: 7

Input_Pin:  (NULL)
Output_Pin: (CLK)
Output_Net: (CLK)   
**** CK_START: TopDown Tree Construction for CLK (23-leaf) (7 macro model) (mem=387.1M)

0: ckNode L0_0_INVD6: loc not Legalized (433800 2225600)=>(436000 2223600) 2um
Total 4 topdown clustering. 
Trig. Edge Skew=72[220,292*] N23 B7 G8 A55(55.3) L[3,5] C1/2 score=43182 cpu=0:00:00.0 mem=387M 

**** CK_END: TopDown Tree Construction for CLK (cpu=0:00:00.5, real=0:00:00.0, mem=387.1M)



**** CK_START: Update Database (mem=387.1M)
7 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=387.1M)

Refine place movement check
============================================================


**INFO: The distance threshold for maximum refine placement move is 7.329625 microns (5% of max driving distance).

***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.7, Real Time = 0:00:15.0
move report: preRPlace moves 5210 insts, mean move: 4.81 um, max move: 63.80 um
	max move on inst (FE_OCPC1934_x_2__5_): (94.40, 1068.60) --> (93.60, 1131.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 5210 insts, mean move: 4.81 um, max move: 63.80 um
	max move on inst (FE_OCPC1934_x_2__5_): (94.40, 1068.60) --> (93.60, 1131.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        63.80 um
  inst (FE_OCPC1934_x_2__5_) with max move: (94.4, 1068.6) -> (93.6, 1131.6)
  mean    (X+Y) =         4.81 um
Total instances moved : 5210
*** cpu=0:00:15.7   mem=387.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:15.7  MEM: 387.141M)
**WARN: (ENCCK-6323):	The placement of FE_OCPC1934_x_2__5_ was moved by 63.8 microns during refinePlace. Original location : (94.4, 1068.6), Refined location : (93.6, 1131.6)
**WARN: (ENCCK-6323):	The placement of FE_OCPC212_n_9760 was moved by 63.4 microns during refinePlace. Original location : (82.2, 1068.6), Refined location : (82.6, 1131.6)
**WARN: (ENCCK-6323):	The placement of g728205 was moved by 56.4 microns during refinePlace. Original location : (108.4, 1066.8), Refined location : (121.6, 1110)
**WARN: (ENCCK-6323):	The placement of FE_OFC31_y_2__0_ was moved by 50.4 microns during refinePlace. Original location : (105, 1068.6), Refined location : (114, 1110)
**WARN: (ENCCK-6323):	The placement of g725985 was moved by 49.6 microns during refinePlace. Original location : (35.8, 764.4), Refined location : (44, 723)
**WARN: (ENCCK-6323):	The placement of g735268 was moved by 49.4 microns during refinePlace. Original location : (103, 1088.4), Refined location : (96.8, 1131.6)
**WARN: (ENCCK-6323):	The placement of FE_OCP_RBC4639_n_9775 was moved by 49.4 microns during refinePlace. Original location : (104.4, 1088.4), Refined location : (98.2, 1131.6)
**WARN: (ENCCK-6323):	The placement of FE_RC_1099_0 was moved by 49 microns during refinePlace. Original location : (37, 764.4), Refined location : (44.6, 723)
**WARN: (ENCCK-6323):	The placement of FE_RC_1102_0 was moved by 49 microns during refinePlace. Original location : (38.4, 764.4), Refined location : (46, 723)
**WARN: (ENCCK-6323):	The placement of FE_RC_1975_0 was moved by 48.8 microns during refinePlace. Original location : (106, 1066.8), Refined location : (111.6, 1110)
**WARN: (ENCCK-6324):	More than 10 instances moved during refinePlace by a value exceeding threshold value of 7.32963 microns.
Refer to file "CTS_RP_MOVE.txt" for complete detail.


**INFO: Total instances moved beyond threshold limit during refinePlace are 1034...


Refine place movement check finished, CPU=0:00:15.8 
============================================================

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 13
Nr. of Level (including gates) : 5
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[3][6]/CP 288.4(ps)
Min trig. edge delay at sink(R): y_reg[2][5]/CP 222(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 222~288.4(ps)          0~10(ps)            
Fall Phase Delay               : 217~282.8(ps)          0~10(ps)            
Trig. Edge Skew                : 66.4(ps)               128(ps)             
Rise Skew                      : 66.4(ps)               
Fall Skew                      : 65.8(ps)               
Max. Rise Buffer Tran.         : 97.6(ps)               200(ps)             
Max. Fall Buffer Tran.         : 104.8(ps)              200(ps)             
Max. Rise Sink Tran.           : 143.2(ps)              200(ps)             
Max. Fall Sink Tran.           : 93(ps)                 200(ps)             
Min. Rise Buffer Tran.         : 17.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 15.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 76.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 55.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
Reducing the latency of clock tree 'CLK' ...

Calculating pre-route downstream delay for clock tree 'CLK'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
moving 'CLK__L2_I0' from (369200 2090400) to (217600 2007600)
moving 'CLK__L1_I0' from (60400 1960800) to (108800 1921200)
MaxTriggerDelay: 284.4 (ps)
MinTriggerDelay: 216.3 (ps)
Skew: 68.1 (ps)
*** Finished Latency Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=387.1M) ***
Reducing the skew of clock tree 'CLK' ...

inserting inst rc_gclk_9854__I0(INVD2) loc=(253200 2004000) between driver RC_CG_HIER_INST3/RC_CGIC_INST/Q and the input term rc_gclk_9854__L1_I0/I
inserting inst rc_gclk_9854__I1(INVD2) loc=(253200 1964400) between driver rc_gclk_9854__I0/ZN and the input term rc_gclk_9854__L1_I0/I
MaxTriggerDelay: 284.4 (ps)
MinTriggerDelay: 252.6 (ps)
Skew: 31.8 (ps)
*** Finished Skew Reduction ((cpu=0:00:00.0 real=0:00:00.0 mem=387.1M) ***
Resized (BUFFD16->BUFFD12): rc_gclk_9854__L1_I0
Resized (BUFFD16->BUFFD6): rc_gclk_9862__L1_I0
Resized (BUFFD16->BUFFD6): rc_gclk_9858__L1_I0
Resized (BUFFD16->BUFFD8): rc_gclk_9846__L1_I0
Resized (BUFFD16->BUFFD8): rc_gclk__L1_I0
Resized (BUFFD24->BUFFD8): CLK__L3_I0
Inserted cell (INVD2): rc_gclk_9854__I0
Inserted cell (INVD2): rc_gclk_9854__I1
resized 6 standard cell(s).
inserted 2 standard cell(s).
deleted 0 standard cell(s).
moved 2 standard cell(s).
*** Optimized Clock Tree Latency (cpu=0:00:00.1 real=0:00:00.0 mem=387.1M) ***
Doing the final refine placement ...
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:09.7, Real Time = 0:00:10.0
move report: preRPlace moves 2423 insts, mean move: 1.50 um, max move: 28.00 um
	max move on inst (FE_RC_2287_0): (135.60, 1002.00) --> (142.00, 1023.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 2423 insts, mean move: 1.50 um, max move: 28.00 um
	max move on inst (FE_RC_2287_0): (135.60, 1002.00) --> (142.00, 1023.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        28.00 um
  inst (FE_RC_2287_0) with max move: (135.6, 1002) -> (142, 1023.6)
  mean    (X+Y) =         1.50 um
Total instances moved : 2423
*** cpu=0:00:09.7   mem=387.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:09.8  MEM: 387.141M)

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[3][6]/CP 284.6(ps)
Min trig. edge delay at sink(R): x_reg[5][0]/CP 252.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 252.1~284.6(ps)        0~10(ps)            
Fall Phase Delay               : 223.8~285.7(ps)        0~10(ps)            
Trig. Edge Skew                : 32.5(ps)               128(ps)             
Rise Skew                      : 32.5(ps)               
Fall Skew                      : 61.9(ps)               
Max. Rise Buffer Tran.         : 124.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 186.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 121.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 23.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 87.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 72.2(ps)               0(ps)               


Generating Clock Analysis Report clock_report/clock.report ....
Clock Analysis (CPU Time 0:00:00.0)


*** ckSynthesis Opt Latency (cpu=0:00:09.8 real=0:00:10.0 mem=387.1M) ***
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.5, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.5   mem=387.1M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.6  MEM: 387.141M)

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Pre-Route Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[3][6]/CP 284.6(ps)
Min trig. edge delay at sink(R): x_reg[5][0]/CP 252.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 252.1~284.6(ps)        0~10(ps)            
Fall Phase Delay               : 223.8~285.7(ps)        0~10(ps)            
Trig. Edge Skew                : 32.5(ps)               128(ps)             
Rise Skew                      : 32.5(ps)               
Fall Skew                      : 61.9(ps)               
Max. Rise Buffer Tran.         : 124.5(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.4(ps)              200(ps)             
Max. Rise Sink Tran.           : 186.6(ps)              200(ps)             
Max. Fall Sink Tran.           : 121.3(ps)              200(ps)             
Min. Rise Buffer Tran.         : 23.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 87.3(ps)               0(ps)               
Min. Fall Sink Tran.           : 72.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Wed Dec 17 19:36:07 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 387.00 (Mb)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Dec 17 19:36:21 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 17 19:36:21 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        7094         134       47236     5.79%
#  Metal 2        V        1223         242       47236    15.04%
#  Metal 3        H        7229           0       47236     0.00%
#  Metal 4        V        1466           0       47236     0.00%
#  Metal 5        H        7229           0       47236     0.00%
#  Metal 6        V        1466           0       47236     0.00%
#  Metal 7        H        1807           0       47236     0.00%
#  Metal 8        V         366           0       47236     0.00%
#  --------------------------------------------------------------
#  Total                  27881       2.30%  377888     2.60%
#
#  23 nets (0.17%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 430.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 7875 um.
#Total half perimeter of net bounding box = 5525 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 0 um.
#Total wire length on LAYER M3 = 3234 um.
#Total wire length on LAYER M4 = 4641 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 609
#Up-Via Summary (total 609):
#           
#-----------------------
#  Metal 1          181
#  Metal 2          181
#  Metal 3          247
#-----------------------
#                   609 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:13
#Elapsed time = 00:00:14
#Increased memory = 24.00 (Mb)
#Total memory = 427.00 (Mb)
#Peak memory = 461.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 1.2% of the total area was rechecked for DRC, and 19.3% required routing.
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 431.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 431.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 7845 um.
#Total half perimeter of net bounding box = 5525 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 43 um.
#Total wire length on LAYER M3 = 3224 um.
#Total wire length on LAYER M4 = 4578 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 618
#Total number of multi-cut vias = 10 (  1.6%)
#Total number of single cut vias = 608 ( 98.4%)
#Up-Via Summary (total 618):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         173 ( 94.5%)        10 (  5.5%)        183
#  Metal 2         185 (100.0%)         0 (  0.0%)        185
#  Metal 3         250 (100.0%)         0 (  0.0%)        250
#-----------------------------------------------------------
#                  608 ( 98.4%)        10 (  1.6%)        618 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 427.00 (Mb)
#Peak memory = 461.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:18
#Increased memory = 38.00 (Mb)
#Total memory = 425.00 (Mb)
#Peak memory = 461.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 17 19:36:24 2014
#
*** Look For Un-Routed Clock Tree Net ***

Routing correlation check
============================================================

Min length threshold value is :: 40 microns

Allowed deviation from route guide is 50%


Routing correlation check finished, CPU=0:00:00.0 
============================================================

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[3][6]/CP 286.1(ps)
Min trig. edge delay at sink(R): y_reg[1][0]/CP 254.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 254.3~286.1(ps)        0~10(ps)            
Fall Phase Delay               : 225.7~286.1(ps)        0~10(ps)            
Trig. Edge Skew                : 31.8(ps)               128(ps)             
Rise Skew                      : 31.8(ps)               
Fall Skew                      : 60.4(ps)               
Max. Rise Buffer Tran.         : 124.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 189.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 123.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 23.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 87.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 73.4(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'CLK' ...

Calculating clk-route-only downstream delay for clock tree 'CLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=425.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=425.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): x_reg[3][6]/CP 286.1(ps)
Min trig. edge delay at sink(R): y_reg[1][0]/CP 254.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 254.3~286.1(ps)        0~10(ps)            
Fall Phase Delay               : 225.7~286.1(ps)        0~10(ps)            
Trig. Edge Skew                : 31.8(ps)               128(ps)             
Rise Skew                      : 31.8(ps)               
Fall Skew                      : 60.4(ps)               
Max. Rise Buffer Tran.         : 124.3(ps)              200(ps)             
Max. Fall Buffer Tran.         : 102.1(ps)              200(ps)             
Max. Rise Sink Tran.           : 189.7(ps)              200(ps)             
Max. Fall Sink Tran.           : 123.2(ps)              200(ps)             
Min. Rise Buffer Tran.         : 23.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 16.2(ps)               0(ps)               
Min. Rise Sink Tran.           : 87.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 73.4(ps)               0(ps)               


Clock CLK has been routed. Routing guide will not be generated.
Generating Clock Analysis Report clock_report/clock.report ....
Generating Clock Routing Guide GCC.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



Clock gating checks
============================================================

Clock gating Checks Finished, CPU=0:00:00.0 
============================================================

#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          1034
Check route layer follows preference              :          0
Check route follows guide                         :          0
clock gating checks                               :          0

*** End ckSynthesis (cpu=0:00:45.7, real=0:00:46.0, mem=425.9M) ***
<clockDesign CMD> specifyClockTree -update {AutoCTSRootPin * PostOpt YES}
<clockDesign CMD> ckECO -postCTS -useSpecFileCellsOnly
Redoing specifyClockTree ...
Checking spec file integrity...
***** Doing trialRoute -handlePreroute.

*** Starting trialRoute (mem=420.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 23
There are 23 nets with 1 extra space.
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
There are 23 prerouted nets with extraSpace.
Number of multi-gpin terms=6527, multi-gpins=14553, moved blk term=0/0

Phase 1a route (0:00:00.1 429.8M):
Est net length = 7.909e+05um = 3.734e+05H + 4.175e+05V
Usage: (9.3%H 7.7%V) = (4.004e+05um 5.043e+05um) = (399451 280174)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 22279 = 22279 (10.48% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 430.3M):
Usage: (9.3%H 7.7%V) = (4.003e+05um 5.043e+05um) = (399381 280174)
Overflow: 22017 = 22017 (10.36% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 430.3M):
Usage: (9.3%H 7.7%V) = (4.000e+05um 5.044e+05um) = (399023 280196)
Overflow: 21532 = 21532 (10.13% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 430.3M):
Usage: (9.3%H 7.7%V) = (4.010e+05um 5.053e+05um) = (400040 280720)
Overflow: 5360 = 5360 (2.52% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 430.8M):
Usage: (9.3%H 7.8%V) = (4.000e+05um 5.080e+05um) = (399058 282242)
Overflow: 4 = 4 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.0 430.8M):
Usage: (9.3%H 7.8%V) = (4.000e+05um 5.080e+05um) = (399059 282234)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	431	 0.20%	0	 0.00%
  1:	1018	 0.48%	0	 0.00%
  2:	1535	 0.72%	0	 0.00%
  3:	1809	 0.85%	1	 0.00%
  4:	2277	 1.07%	2	 0.00%
  5:	2471	 1.16%	4	 0.00%
  6:	2326	 1.09%	16	 0.01%
  7:	2053	 0.97%	68	 0.03%
  8:	1878	 0.88%	288	 0.14%
  9:	1816	 0.85%	804	 0.38%
 10:	1780	 0.84%	2137	 1.01%
 11:	1803	 0.85%	5073	 2.39%
 12:	1817	 0.85%	9940	 4.68%
 13:	2006	 0.94%	19269	 9.07%
 14:	2405	 1.13%	30433	14.32%
 15:	2573	 1.21%	44492	20.93%
 16:	2920	 1.37%	58257	27.41%
 17:	3160	 1.49%	15615	 7.35%
 18:	3223	 1.52%	130	 0.06%
 19:	3589	 1.69%	231	 0.11%
 20:	169640	79.82%	25770	12.13%


Global route (cpu=0.3s real=0.0s 430.3M)
Phase 1l route (0:00:00.5 424.6M):
There are 23 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.5%H 8.0%V) = (4.094e+05um 5.253e+05um) = (408458 291806)
Overflow: 182 = 182 (0.09% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -4:	1	 0.00%	0	 0.00%
 -3:	5	 0.00%	0	 0.00%
 -2:	37	 0.02%	0	 0.00%
 -1:	119	 0.06%	0	 0.00%
--------------------------------------
  0:	713	 0.34%	0	 0.00%
  1:	1367	 0.64%	0	 0.00%
  2:	1675	 0.79%	1	 0.00%
  3:	1888	 0.89%	4	 0.00%
  4:	2278	 1.07%	11	 0.01%
  5:	2300	 1.08%	27	 0.01%
  6:	2191	 1.03%	65	 0.03%
  7:	1865	 0.88%	207	 0.10%
  8:	1800	 0.85%	515	 0.24%
  9:	1815	 0.85%	1204	 0.57%
 10:	1690	 0.80%	2669	 1.26%
 11:	1765	 0.83%	5565	 2.62%
 12:	1795	 0.84%	10069	 4.74%
 13:	1970	 0.93%	18794	 8.84%
 14:	2340	 1.10%	29803	14.02%
 15:	2570	 1.21%	43782	20.60%
 16:	2901	 1.36%	58076	27.33%
 17:	3131	 1.47%	15609	 7.34%
 18:	3169	 1.49%	128	 0.06%
 19:	3559	 1.67%	231	 0.11%
 20:	169586	79.79%	25770	12.13%



*** Completed Phase 1 route (0:00:01.0 424.1M) ***


Total length: 8.125e+05um, number of vias: 105396
M1(H) length: 1.512e+02um, number of vias: 41653
M2(V) length: 2.280e+05um, number of vias: 41509
M3(H) length: 2.097e+05um, number of vias: 10905
M4(V) length: 1.570e+05um, number of vias: 8903
M5(H) length: 1.519e+05um, number of vias: 1619
M6(V) length: 5.095e+04um, number of vias: 807
M7(H) length: 1.480e+04um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.5 424.6M) ***

*** Finished all Phases (cpu=0:00:01.5 mem=424.6M) ***
Peak Memory Usage was 434.3M 
*** Finished trialRoute (cpu=0:00:01.5 mem=424.6M) ***

Extraction called for design 'GCC' of instances=13729 and nets=13904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 424.637M)
**WARN: (ENCCK-180):	CTS has ignored the 'RouteClkNet = YES' statement for the clock tree CLK.

#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): i_reg[1]/CP 248.4(ps)
Min trig. edge delay at sink(R): Ycc_reg[3]/CP 216(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 216~248.4(ps)          0~10(ps)            
Fall Phase Delay               : 197.1~244.1(ps)        0~10(ps)            
Trig. Edge Skew                : 32.4(ps)               128(ps)             
Rise Skew                      : 32.4(ps)               
Fall Skew                      : 47(ps)                 
Max. Rise Buffer Tran.         : 96.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 89.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 153(ps)                200(ps)             
Max. Fall Sink Tran.           : 100.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 21.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 15(ps)                 0(ps)               
Min. Rise Sink Tran.           : 71.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 60.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


*** Finished Rebuilding Buffer Chain (cpu=0:00:00.0 real=0:00:00.0 mem=424.6M) ***

*** None of the buffer chains at roots are modified by the re-build process.

Optimizing clock tree 'CLK' ...

Calculating post-route downstream delay for clock tree 'CLK' ...
*** Look For Reconvergent Clock Component ***
The clock tree CLK has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=424.6M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=424.6M) ***

*** None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : tcbn65gpluswc
# Operating Condition : WCCOM
# Process             : 1
# Voltage             : 0.9
# Temperature         : 125
#
********** Clock CLK Post-CTS Timing Analysis **********
Nr. of Subtrees                : 8
Nr. of Sinks                   : 139
Nr. of Buffer                  : 15
Nr. of Level (including gates) : 6
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): i_reg[1]/CP 248.4(ps)
Min trig. edge delay at sink(R): Ycc_reg[3]/CP 216(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 216~248.4(ps)          0~10(ps)            
Fall Phase Delay               : 197.1~244.1(ps)        0~10(ps)            
Trig. Edge Skew                : 32.4(ps)               128(ps)             
Rise Skew                      : 32.4(ps)               
Fall Skew                      : 47(ps)                 
Max. Rise Buffer Tran.         : 96.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 89.7(ps)               200(ps)             
Max. Rise Sink Tran.           : 153(ps)                200(ps)             
Max. Fall Sink Tran.           : 100.6(ps)              200(ps)             
Min. Rise Buffer Tran.         : 21.1(ps)               0(ps)               
Min. Fall Buffer Tran.         : 15(ps)                 0(ps)               
Min. Rise Sink Tran.           : 71.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 60.2(ps)               0(ps)               


Generating Clock Analysis Report GCC.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckECO (cpu=0:00:02.0, real=0:00:02.0, mem=424.6M) ***
**clockDesign ... cpu = 0:00:48, real = 0:00:49, mem = 424.6M **
<CMD> displayClockPhaseDelay -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...

displayClockPhaseDelay Option :  -preRoute 
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
Connected to co1313-03.ece.iastate.edu 45881 0
*** Finished dispatch of slaves (cpu=0:00:00.6) (real=0:00:03.0) ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 448.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
*** Starting trialRoute (mem=448.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=448.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.312  |
|           TNS (ns):| -20.148 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -0.006   |      6 (6)       |
|   max_tran     |     10 (54)      |   -0.251   |     10 (54)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 85.862%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 450.8M **
*** Starting optimizing excluded clock nets MEM= 450.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 450.8M) ***
*** Starting optimizing excluded clock nets MEM= 450.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 450.8M) ***
************ Started Recovering Area and Global Resizing for Timing Improvement ***************
Info: 23 nets with fixed/cover wires excluded.
Info: 23 clock nets excluded from IPO operation.
** Density before transform = 85.862% **

*** starting 1-st resizing pass: 10406 instances 
*** starting 2-nd resizing pass: 10331 instances 
*** starting 3-rd resizing pass: 8918 instances 
*** starting 4-th resizing pass: 6518 instances 
*** starting 5-th resizing pass: 2229 instances 
*** starting 6-th resizing pass: 489 instances 
*** starting 7-th resizing pass: 56 instances 


** Summary: Buffer Deletion = 45 Declone = 25 Downsize = 2060 Upsize = 2671 **
** Density Change = 2.775% **
** Density after transform = 83.087% **
*** Finish transform (0:00:11.7) ***
density before resizing = 83.087%
* summary of transition time violation fixes:
*summary:     21 instances changed cell type
density after resizing = 83.107%
************ Finished Recovering Area and Global Resizing for Timing Improvement ***************
default core: bins with density >  0.75 = 79.9 % ( 135 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.108889, incremental np is triggered.
default core: bins with density >  0.75 = 78.7 % ( 133 / 169 )
RPlace postIncrNP: Density = 1.108889 -> 1.065556.
*** cpu time = 0:00:04.6.
move report: incrNP moves 12910 insts, mean move: 2.58 um, max move: 55.80 um
	max move on inst (FE_RC_2957_0): (77.20, 161.40) --> (66.40, 116.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.4, Real Time = 0:00:16.0
move report: preRPlace moves 7240 insts, mean move: 5.36 um, max move: 101.20 um
	max move on inst (g727208): (192.20, 807.60) --> (248.40, 852.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7240 insts, mean move: 5.36 um, max move: 101.20 um
	max move on inst (g727208): (192.20, 807.60) --> (248.40, 852.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       101.20 um
  inst (g730123) with max move: (193, 807.6) -> (249.2, 852.6)
  mean    (X+Y) =         4.76 um
Total instances moved : 12936
*** cpu=0:00:15.4   mem=453.7M  mem(used)=0.0M***
*** Starting trialRoute (mem=453.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 23
There are 23 nets with 1 extra space.
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
There are 23 prerouted nets with extraSpace.
Number of multi-gpin terms=6227, multi-gpins=14205, moved blk term=0/0

Phase 1a route (0:00:00.1 462.6M):
Est net length = 7.829e+05um = 3.648e+05H + 4.181e+05V
Usage: (9.1%H 7.7%V) = (3.916e+05um 5.044e+05um) = (390677 280233)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 21323 = 21323 (10.03% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 463.6M):
Usage: (9.1%H 7.7%V) = (3.915e+05um 5.044e+05um) = (390589 280232)
Overflow: 21189 = 21189 (9.97% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 463.6M):
Usage: (9.1%H 7.7%V) = (3.913e+05um 5.044e+05um) = (390311 280202)
Overflow: 20649 = 20649 (9.72% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 463.6M):
Usage: (9.1%H 7.7%V) = (3.922e+05um 5.052e+05um) = (391263 280678)
Overflow: 4647 = 4647 (2.19% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 464.2M):
Usage: (9.1%H 7.8%V) = (3.916e+05um 5.074e+05um) = (390607 281891)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 464.2M):
Usage: (9.1%H 7.8%V) = (3.916e+05um 5.074e+05um) = (390607 281883)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	393	 0.18%	0	 0.00%
  1:	925	 0.44%	0	 0.00%
  2:	1450	 0.68%	0	 0.00%
  3:	1719	 0.81%	0	 0.00%
  4:	2395	 1.13%	4	 0.00%
  5:	2467	 1.16%	2	 0.00%
  6:	2092	 0.98%	36	 0.02%
  7:	1990	 0.94%	87	 0.04%
  8:	1762	 0.83%	301	 0.14%
  9:	1693	 0.80%	847	 0.40%
 10:	1789	 0.84%	2232	 1.05%
 11:	1828	 0.86%	5019	 2.36%
 12:	1947	 0.92%	9834	 4.63%
 13:	2078	 0.98%	18192	 8.56%
 14:	2266	 1.07%	31126	14.65%
 15:	2575	 1.21%	45737	21.52%
 16:	2932	 1.38%	57220	26.92%
 17:	3298	 1.55%	15641	 7.36%
 18:	3493	 1.64%	222	 0.10%
 19:	3527	 1.66%	164	 0.08%
 20:	169911	79.95%	25866	12.17%


Global route (cpu=0.4s real=0.0s 463.1M)
Phase 1l route (0:00:00.6 457.5M):
There are 23 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.3%H 8.0%V) = (4.007e+05um 5.240e+05um) = (399714 291114)
Overflow: 140 = 140 (0.07% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	2	 0.00%	0	 0.00%
 -2:	17	 0.01%	0	 0.00%
 -1:	112	 0.05%	0	 0.00%
--------------------------------------
  0:	649	 0.31%	0	 0.00%
  1:	1255	 0.59%	1	 0.00%
  2:	1613	 0.76%	0	 0.00%
  3:	1877	 0.88%	3	 0.00%
  4:	2345	 1.10%	9	 0.00%
  5:	2280	 1.07%	28	 0.01%
  6:	1959	 0.92%	80	 0.04%
  7:	1879	 0.88%	212	 0.10%
  8:	1681	 0.79%	526	 0.25%
  9:	1608	 0.76%	1214	 0.57%
 10:	1730	 0.81%	2743	 1.29%
 11:	1801	 0.85%	5533	 2.60%
 12:	1906	 0.90%	9995	 4.70%
 13:	2058	 0.97%	17751	 8.35%
 14:	2258	 1.06%	30431	14.32%
 15:	2537	 1.19%	45037	21.19%
 16:	2916	 1.37%	57085	26.86%
 17:	3242	 1.53%	15634	 7.36%
 18:	3467	 1.63%	219	 0.10%
 19:	3472	 1.63%	163	 0.08%
 20:	169866	79.93%	25866	12.17%



*** Completed Phase 1 route (0:00:01.1 457.0M) ***


Total length: 8.042e+05um, number of vias: 104207
M1(H) length: 1.429e+02um, number of vias: 41512
M2(V) length: 2.271e+05um, number of vias: 41111
M3(H) length: 2.063e+05um, number of vias: 10708
M4(V) length: 1.571e+05um, number of vias: 8596
M5(H) length: 1.480e+05um, number of vias: 1530
M6(V) length: 5.173e+04um, number of vias: 750
M7(H) length: 1.384e+04um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.5 453.7M) ***

*** Finished all Phases (cpu=0:00:01.6 mem=453.7M) ***
Peak Memory Usage was 467.2M 
*** Finished trialRoute (cpu=0:00:01.7 mem=453.7M) ***

Extraction called for design 'GCC' of instances=13659 and nets=13834 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 453.723M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 451.5M, InitMEM = 451.5M)
Start delay calculation (mem=451.527M)...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=451.527M 0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 451.5M) ***

------------------------------------------------------------
     Summary (cpu=0.58min real=0.58min mem=451.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.285  |
|           TNS (ns):| -19.945 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 83.107%
Routing Overflow: 0.07% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:37, mem = 451.5M **
Started binary server on port 55702
*** Starting optCritPath ***
*info: 23 clock nets excluded
*info: 2 special nets excluded.
*info: 49 no-driver nets excluded.
*info: 23 nets with fixed/cover wires excluded.
Density : 0.8311
Max route overflow : 0.0007
Current slack : -1.285 ns, density : 0.8311  End_Point: Ycc_reg[4]/D
Current slack : -1.285 ns, density : 0.8311  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.272 ns, density : 0.8314  End_Point: Ycc_reg[4]/D
Current slack : -1.259 ns, density : 0.8313  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.976 ns, density : 0.8313  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.970 ns, density : 0.8301  End_Point: Ycc_reg[4]/D
Current slack : -0.970 ns, density : 0.8301  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.970 ns, density : 0.8302  End_Point: Ycc_reg[4]/D
Current slack : -0.969 ns, density : 0.8297  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.859 ns, density : 0.8297  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.859 ns, density : 0.8291  End_Point: Ycc_reg[4]/D
Current slack : -0.859 ns, density : 0.8291  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.859 ns, density : 0.8291  End_Point: Ycc_reg[4]/D
Current slack : -0.857 ns, density : 0.8287  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.849 ns, density : 0.8287  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
*** Starting refinePlace (0:00:33.0 mem=465.5M) ***
default core: bins with density >  0.75 = 72.2 % ( 122 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.330000, incremental np is triggered.
default core: bins with density >  0.75 = 73.4 % ( 124 / 169 )
RPlace postIncrNP: Density = 1.330000 -> 1.233333.
*** cpu time = 0:00:05.3.
move report: incrNP moves 13357 insts, mean move: 7.83 um, max move: 103.20 um
	max move on inst (Compare45/g3620): (118.60, 1133.40) --> (157.00, 1068.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:09.8, Real Time = 0:00:10.0
move report: preRPlace moves 10277 insts, mean move: 6.08 um, max move: 49.60 um
	max move on inst (FE_RC_990_0): (204.40, 831.00) --> (252.20, 829.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10277 insts, mean move: 6.08 um, max move: 49.60 um
	max move on inst (FE_RC_990_0): (204.40, 831.00) --> (252.20, 829.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       109.60 um
  inst (Compare45/g3620) with max move: (118.6, 1133.4) -> (163.4, 1068.6)
  mean    (X+Y) =         9.36 um
Total instances moved : 13370
*** cpu=0:00:09.8   mem=467.1M  mem(used)=0.0M***
*** maximum move = 109.6um ***
*** Finished refinePlace (0:00:48.2 mem=467.1M) ***
*** Done re-routing un-routed nets (467.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:48.4 mem=467.1M) ***
*** Finished delays update (0:00:49.3 mem=465.5M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.870 ns, density : 0.8293  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.870 ns, density : 0.8293  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Peforming hill climbing technique
*** Starting refinePlace (0:01:02 mem=465.5M) ***
default core: bins with density >  0.75 = 79.9 % ( 135 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.108889, incremental np is triggered.
default core: bins with density >  0.75 = 79.9 % ( 135 / 169 )
RPlace postIncrNP: Density = 1.108889 -> 1.063333.
*** cpu time = 0:00:04.3.
move report: incrNP moves 12924 insts, mean move: 2.51 um, max move: 73.60 um
	max move on inst (g724213): (158.80, 1023.60) --> (169.40, 960.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.5, Real Time = 0:00:16.0
move report: preRPlace moves 8628 insts, mean move: 3.01 um, max move: 46.20 um
	max move on inst (g728357): (183.60, 807.60) --> (157.20, 787.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8628 insts, mean move: 3.01 um, max move: 46.20 um
	max move on inst (g728357): (183.60, 807.60) --> (157.20, 787.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        78.00 um
  inst (g724213) with max move: (158.8, 1023.6) -> (172, 958.8)
  mean    (X+Y) =         3.63 um
Total instances moved : 12941
*** cpu=0:00:15.5   mem=467.1M  mem(used)=0.0M***
*** maximum move = 78.0um ***
*** Finished refinePlace (0:01:22 mem=467.1M) ***
*** Done re-routing un-routed nets (467.1M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:22 mem=467.1M) ***
*** Finished delays update (0:01:23 mem=465.8M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.862 ns, density : 0.8344  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.862 ns, density : 0.8335  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.862 ns, density : 0.8331  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.861 ns, density : 0.8339  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
*** Starting refinePlace (0:01:37 mem=465.8M) ***
default core: bins with density >  0.75 = 79.9 % ( 135 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.072222, incremental np is triggered.
default core: bins with density >  0.75 = 79.3 % ( 134 / 169 )
RPlace postIncrNP: Density = 1.072222 -> 1.033333.
*** cpu time = 0:00:04.3.
move report: incrNP moves 12537 insts, mean move: 1.93 um, max move: 57.20 um
	max move on inst (FE_OCPC510_n_24862): (54.00, 291.00) --> (68.00, 247.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:15.3, Real Time = 0:00:15.0
move report: preRPlace moves 7617 insts, mean move: 1.50 um, max move: 42.00 um
	max move on inst (FE_OCP_RBC2276_n_9771): (125.80, 895.80) --> (125.20, 937.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 7617 insts, mean move: 1.50 um, max move: 42.00 um
	max move on inst (FE_OCP_RBC2276_n_9771): (125.80, 895.80) --> (125.20, 937.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        57.20 um
  inst (FE_OCPC510_n_24862) with max move: (54, 291) -> (68, 247.8)
  mean    (X+Y) =         2.21 um
Total instances moved : 12506
*** cpu=0:00:15.3   mem=465.7M  mem(used)=0.0M***
*** maximum move = 57.2um ***
*** Finished refinePlace (0:01:57 mem=465.7M) ***
*** Done re-routing un-routed nets (465.7M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:01:57 mem=465.7M) ***
*** Finished delays update (0:01:58 mem=465.5M) ***
Current slack : -0.860 ns, density : 0.8306  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.795 ns, density : 0.8370  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.766 ns, density : 0.8370  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.766 ns, density : 0.8369  End_Point: Xcc_reg[2]/D
Current slack : -0.765 ns, density : 0.8351  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.765 ns, density : 0.8354  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.765 ns, density : 0.8475  End_Point: Xcc_reg[2]/D
Current slack : -0.762 ns, density : 0.8487  End_Point: Xcc_reg[2]/D
Current slack : -0.762 ns, density : 0.8487  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.719 ns, density : 0.8505  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.719 ns, density : 0.8506  End_Point: Ycc_reg[4]/D
Current slack : -0.719 ns, density : 0.8504  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.719 ns, density : 0.8505  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.719 ns, density : 0.8513  End_Point: Ycc_reg[4]/D
Current slack : -0.719 ns, density : 0.8521  End_Point: Ycc_reg[4]/D
Current slack : -0.717 ns, density : 0.8548  End_Point: Xcc_reg[2]/D
Current slack : -0.717 ns, density : 0.8548  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.703 ns, density : 0.8554  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.703 ns, density : 0.8554  End_Point: Xcc_reg[2]/D
Current slack : -0.703 ns, density : 0.8551  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.703 ns, density : 0.8551  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.703 ns, density : 0.8558  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:02:48 mem=465.6M) ***
default core: bins with density >  0.75 = 79.3 % ( 134 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.435556, incremental np is triggered.
default core: bins with density >  0.75 = 78.7 % ( 133 / 169 )
RPlace postIncrNP: Density = 1.435556 -> 1.243333.
*** cpu time = 0:00:04.6.
move report: incrNP moves 13285 insts, mean move: 3.91 um, max move: 51.60 um
	max move on inst (g727278): (209.00, 787.80) --> (177.20, 807.60)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:08.6, Real Time = 0:00:08.0
move report: preRPlace moves 11081 insts, mean move: 14.16 um, max move: 198.60 um
	max move on inst (FE_OCP_RBC3508_n_9778): (82.60, 872.40) --> (218.20, 809.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 11081 insts, mean move: 14.16 um, max move: 198.60 um
	max move on inst (FE_OCP_RBC3508_n_9778): (82.60, 872.40) --> (218.20, 809.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       198.80 um
  inst (g727431) with max move: (77.4, 872.4) -> (213.2, 809.4)
  mean    (X+Y) =        13.16 um
Total instances moved : 13413
*** cpu=0:00:08.6   mem=467.2M  mem(used)=0.0M***
*** maximum move = 198.8um ***
*** Finished refinePlace (0:03:01 mem=467.2M) ***
*** Done re-routing un-routed nets (467.2M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:02 mem=467.2M) ***
*** Finished delays update (0:03:03 mem=465.9M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -0.913 ns, density : 0.8601  End_Point: Xcc_reg[2]/D
Current slack : -0.911 ns, density : 0.8632  End_Point: Ycc_reg[4]/D
Current slack : -0.911 ns, density : 0.8632  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.869 ns, density : 0.8598  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.864 ns, density : 0.8599  End_Point: Xcc_reg[2]/D
Current slack : -0.864 ns, density : 0.8597  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.856 ns, density : 0.8611  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.856 ns, density : 0.8615  End_Point: Xcc_reg[2]/D
Current slack : -0.854 ns, density : 0.8619  End_Point: Xcc_reg[2]/D
Current slack : -0.853 ns, density : 0.8627  End_Point: Xcc_reg[2]/D
Current slack : -0.853 ns, density : 0.8627  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.840 ns, density : 0.8577  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.840 ns, density : 0.8578  End_Point: Xcc_reg[2]/D
Current slack : -0.840 ns, density : 0.8577  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.840 ns, density : 0.8586  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.840 ns, density : 0.8586  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:03:22 mem=466.0M) ***
default core: bins with density >  0.75 = 83.4 % ( 141 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.071111, incremental np is triggered.
default core: bins with density >  0.75 = 82.2 % ( 139 / 169 )
RPlace postIncrNP: Density = 1.071111 -> 1.082222.
*** cpu time = 0:00:03.9.
move report: incrNP moves 12967 insts, mean move: 2.19 um, max move: 44.00 um
	max move on inst (FE_OCPC4897_n_962): (130.60, 1088.40) --> (133.20, 1047.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:16.8, Real Time = 0:00:17.0
move report: preRPlace moves 10599 insts, mean move: 6.55 um, max move: 217.60 um
	max move on inst (FE_OCP_RBC5608_n_9780): (202.60, 872.40) --> (206.00, 658.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10599 insts, mean move: 6.55 um, max move: 217.60 um
	max move on inst (FE_OCP_RBC5608_n_9780): (202.60, 872.40) --> (206.00, 658.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       216.40 um
  inst (FE_OCP_RBC5608_n_9780) with max move: (203.8, 872.4) -> (206, 658.2)
  mean    (X+Y) =         6.10 um
Total instances moved : 13083
*** cpu=0:00:16.8   mem=467.3M  mem(used)=0.0M***
*** maximum move = 216.4um ***
*** Finished refinePlace (0:03:43 mem=467.3M) ***
*** Done re-routing un-routed nets (467.3M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:03:43 mem=467.3M) ***
*** Finished delays update (0:03:44 mem=466.0M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -1.026 ns, density : 0.8690  End_Point: Xcc_reg[2]/D
Current slack : -1.025 ns, density : 0.8694  End_Point: Xcc_reg[2]/D
Current slack : -1.025 ns, density : 0.8694  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.980 ns, density : 0.8665  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.977 ns, density : 0.8666  End_Point: Xcc_reg[2]/D
Current slack : -0.977 ns, density : 0.8666  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.977 ns, density : 0.8670  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.977 ns, density : 0.8671  End_Point: Xcc_reg[2]/D
Current slack : -0.971 ns, density : 0.8668  End_Point: Xcc_reg[2]/D
Current slack : -0.971 ns, density : 0.8672  End_Point: Xcc_reg[2]/D
Current slack : -0.971 ns, density : 0.8672  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.938 ns, density : 0.8667  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.938 ns, density : 0.8668  End_Point: Xcc_reg[2]/D
Current slack : -0.938 ns, density : 0.8667  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.915 ns, density : 0.8676  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.915 ns, density : 0.8679  End_Point: Ycc_reg[4]/D
Current slack : -0.915 ns, density : 0.8678  End_Point: Ycc_reg[4]/D
Current slack : -0.915 ns, density : 0.8690  End_Point: Ycc_reg[4]/D
Current slack : -0.915 ns, density : 0.8690  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.894 ns, density : 0.8648  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.894 ns, density : 0.8650  End_Point: Xcc_reg[2]/D
Current slack : -0.894 ns, density : 0.8645  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.894 ns, density : 0.8652  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.894 ns, density : 0.8652  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:04:11 mem=466.0M) ***
default core: bins with density >  0.75 = 83.4 % ( 141 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.052222, incremental np is triggered.
default core: bins with density >  0.75 = 83.4 % ( 141 / 169 )
RPlace postIncrNP: Density = 1.052222 -> 1.084444.
*** cpu time = 0:00:04.2.
move report: incrNP moves 12674 insts, mean move: 2.07 um, max move: 54.00 um
	max move on inst (FE_RC_3248_0): (163.00, 701.40) --> (128.80, 721.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:16.7, Real Time = 0:00:16.0
move report: preRPlace moves 10772 insts, mean move: 5.41 um, max move: 131.00 um
	max move on inst (g727729): (246.80, 874.20) --> (250.00, 1002.00)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 10772 insts, mean move: 5.41 um, max move: 131.00 um
	max move on inst (g727729): (246.80, 874.20) --> (250.00, 1002.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       136.40 um
  inst (FE_OCP_RBC2895_n_9773) with max move: (155.4, 980.4) -> (162.2, 1110)
  mean    (X+Y) =         5.06 um
Total instances moved : 12664
*** cpu=0:00:16.7   mem=467.5M  mem(used)=0.0M***
*** maximum move = 136.4um ***
*** Finished refinePlace (0:04:32 mem=467.5M) ***
*** Done re-routing un-routed nets (467.5M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:04:32 mem=467.5M) ***
*** Finished delays update (0:04:33 mem=466.5M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -1.015 ns, density : 0.8753  End_Point: Xcc_reg[2]/D
Current slack : -1.014 ns, density : 0.8759  End_Point: Xcc_reg[2]/D
Current slack : -1.014 ns, density : 0.8759  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.964 ns, density : 0.8714  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.958 ns, density : 0.8717  End_Point: Xcc_reg[2]/D
Current slack : -0.958 ns, density : 0.8715  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.958 ns, density : 0.8719  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.958 ns, density : 0.8723  End_Point: Xcc_reg[2]/D
Current slack : -0.958 ns, density : 0.8722  End_Point: Xcc_reg[2]/D
Current slack : -0.958 ns, density : 0.8723  End_Point: Xcc_reg[2]/D
Current slack : -0.958 ns, density : 0.8723  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.941 ns, density : 0.8707  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.941 ns, density : 0.8711  End_Point: Xcc_reg[2]/D
Current slack : -0.941 ns, density : 0.8709  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.941 ns, density : 0.8711  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.941 ns, density : 0.8717  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:04:53 mem=466.5M) ***
default core: bins with density >  0.75 = 84.6 % ( 143 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.058889, incremental np is triggered.
default core: bins with density >  0.75 =   84 % ( 142 / 169 )
RPlace postIncrNP: Density = 1.058889 -> 1.072222.
*** cpu time = 0:00:04.3.
move report: incrNP moves 12857 insts, mean move: 3.02 um, max move: 83.20 um
	max move on inst (g740998): (125.60, 980.40) --> (145.80, 917.40)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:16.6, Real Time = 0:00:16.0
move report: preRPlace moves 11157 insts, mean move: 6.36 um, max move: 118.40 um
	max move on inst (FE_OCP_RBC2276_n_9771): (129.40, 1002.00) --> (52.40, 960.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 11157 insts, mean move: 6.36 um, max move: 118.40 um
	max move on inst (FE_OCP_RBC2276_n_9771): (129.40, 1002.00) --> (52.40, 960.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       145.40 um
  inst (FE_OCP_RBC2276_n_9771) with max move: (134.8, 1023.6) -> (52.4, 960.6)
  mean    (X+Y) =         6.08 um
Total instances moved : 12824
*** cpu=0:00:16.6   mem=467.6M  mem(used)=0.0M***
*** maximum move = 145.4um ***
*** Finished refinePlace (0:05:14 mem=467.6M) ***
*** Done re-routing un-routed nets (467.6M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:05:14 mem=467.6M) ***
*** Finished delays update (0:05:15 mem=466.4M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -1.044 ns, density : 0.8782  End_Point: Xcc_reg[2]/D
Current slack : -1.044 ns, density : 0.8790  End_Point: Ycc_reg[4]/D
Current slack : -1.044 ns, density : 0.8790  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.988 ns, density : 0.8728  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.985 ns, density : 0.8733  End_Point: Xcc_reg[2]/D
Current slack : -0.985 ns, density : 0.8728  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.971 ns, density : 0.8738  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.971 ns, density : 0.8744  End_Point: Ycc_reg[4]/D
Current slack : -0.972 ns, density : 0.8740  End_Point: Ycc_reg[4]/D
Current slack : -0.971 ns, density : 0.8749  End_Point: Ycc_reg[4]/D
Current slack : -0.971 ns, density : 0.8749  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.958 ns, density : 0.8713  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.958 ns, density : 0.8714  End_Point: Ycc_reg[4]/D
Current slack : -0.958 ns, density : 0.8713  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.933 ns, density : 0.8722  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.933 ns, density : 0.8726  End_Point: Xcc_reg[2]/D
Current slack : -0.934 ns, density : 0.8724  End_Point: Ycc_reg[4]/D
Current slack : -0.934 ns, density : 0.8731  End_Point: Xcc_reg[2]/D
Current slack : -0.934 ns, density : 0.8731  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.919 ns, density : 0.8652  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -0.918 ns, density : 0.8652  End_Point: Xcc_reg[2]/D
Current slack : -0.918 ns, density : 0.8651  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.918 ns, density : 0.8665  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.918 ns, density : 0.8666  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:05:50 mem=466.5M) ***
default core: bins with density >  0.75 = 84.6 % ( 143 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.067778, incremental np is triggered.
default core: bins with density >  0.75 = 84.6 % ( 143 / 169 )
RPlace postIncrNP: Density = 1.067778 -> 1.088889.
*** cpu time = 0:00:04.4.
move report: incrNP moves 12819 insts, mean move: 3.17 um, max move: 77.20 um
	max move on inst (FE_OCPC1292_n_15547): (39.60, 226.20) --> (52.00, 291.00)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:07.0, Real Time = 0:00:07.0
move report: preRPlace moves 11529 insts, mean move: 8.84 um, max move: 174.80 um
	max move on inst (g728057): (63.00, 917.40) --> (66.80, 1088.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 11529 insts, mean move: 8.84 um, max move: 174.80 um
	max move on inst (g728057): (63.00, 917.40) --> (66.80, 1088.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       213.40 um
  inst (g727609) with max move: (54, 958.8) -> (35, 764.4)
  mean    (X+Y) =         8.61 um
Total instances moved : 12798
*** cpu=0:00:07.0   mem=467.9M  mem(used)=0.0M***
*** maximum move = 213.4um ***
*** Finished refinePlace (0:06:02 mem=467.9M) ***
*** Done re-routing un-routed nets (467.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:06:02 mem=467.9M) ***
*** Finished delays update (0:06:03 mem=467.9M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
Current slack : -1.160 ns, density : 0.8858  End_Point: Ycc_reg[3]/D
Current slack : -1.159 ns, density : 0.8865  End_Point: Ycc_reg[3]/D
Current slack : -1.159 ns, density : 0.8864  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -1.084 ns, density : 0.8814  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -1.068 ns, density : 0.8817  End_Point: Xcc_reg[2]/D
Current slack : -1.068 ns, density : 0.8818  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.050 ns, density : 0.8829  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.050 ns, density : 0.8838  End_Point: Xcc_reg[2]/D
Current slack : -1.053 ns, density : 0.8835  End_Point: Xcc_reg[2]/D
Current slack : -1.049 ns, density : 0.8842  End_Point: Xcc_reg[2]/D
Current slack : -1.049 ns, density : 0.8842  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8794  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8796  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8794  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8800  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8805  End_Point: Xcc_reg[2]/D
Current slack : -1.011 ns, density : 0.8803  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8807  End_Point: Xcc_reg[2]/D
Current slack : -1.009 ns, density : 0.8807  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.989 ns, density : 0.8764  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.989 ns, density : 0.8764  End_Point: Ycc_reg[3]/D
Current slack : -0.989 ns, density : 0.8764  Worst_View: default_view_setup  End_Point: Ycc_reg[3]/D
Current slack : -0.986 ns, density : 0.8770  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.986 ns, density : 0.8770  End_Point: Xcc_reg[2]/D
Current slack : -0.978 ns, density : 0.8768  End_Point: Xcc_reg[2]/D
Current slack : -0.978 ns, density : 0.8774  End_Point: Xcc_reg[2]/D
Current slack : -0.978 ns, density : 0.8774  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.965 ns, density : 0.8695  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.965 ns, density : 0.8695  End_Point: Xcc_reg[2]/D
Current slack : -0.965 ns, density : 0.8695  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.965 ns, density : 0.8706  Worst_View: default_view_setup  End_Point: Xcc_reg[2]/D
Current slack : -0.965 ns, density : 0.8707  End_Point: Xcc_reg[2]/D
*** Starting refinePlace (0:06:50 mem=467.9M) ***
default core: bins with density >  0.75 = 85.2 % ( 144 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.073333, incremental np is triggered.
default core: bins with density >  0.75 = 85.8 % ( 145 / 169 )
RPlace postIncrNP: Density = 1.073333 -> 1.103333.
*** cpu time = 0:00:04.4.
move report: incrNP moves 12832 insts, mean move: 3.94 um, max move: 99.40 um
	max move on inst (g721780): (195.60, 116.40) --> (180.80, 31.80)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:18.3, Real Time = 0:00:18.0
move report: preRPlace moves 11946 insts, mean move: 12.66 um, max move: 283.40 um
	max move on inst (FE_OCP_RBC4106_n_6310): (108.80, 159.60) --> (106.20, 440.40)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 11946 insts, mean move: 12.66 um, max move: 283.40 um
	max move on inst (FE_OCP_RBC4106_n_6310): (108.80, 159.60) --> (106.20, 440.40)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       299.40 um
  inst (FE_OCP_RBC2671_n_17183) with max move: (137.2, 159.6) -> (155.8, 440.4)
  mean    (X+Y) =        12.41 um
Total instances moved : 12861
*** cpu=0:00:18.4   mem=468.9M  mem(used)=0.0M***
*** maximum move = 299.4um ***
*** Finished refinePlace (0:07:13 mem=468.9M) ***
*** Done re-routing un-routed nets (468.9M) ***
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:07:13 mem=468.9M) ***
*** Finished delays update (0:07:14 mem=468.9M) ***
Current slack : -2.906 ns, density : 0.8962  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -2.766 ns, density : 0.8961  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -2.372 ns, density : 0.8971  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.922 ns, density : 0.8996  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.851 ns, density : 0.8988  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.825 ns, density : 0.8989  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.738 ns, density : 0.9003  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.691 ns, density : 0.8997  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.670 ns, density : 0.8997  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.645 ns, density : 0.9010  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.643 ns, density : 0.9006  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.642 ns, density : 0.9002  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.613 ns, density : 0.9007  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9008  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9006  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9009  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9009  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9009  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9013  End_Point: Ycc_reg[4]/D
Current slack : -1.583 ns, density : 0.9013  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.484 ns, density : 0.8829  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.480 ns, density : 0.8834  End_Point: Ycc_reg[4]/D
Current slack : -1.480 ns, density : 0.8831  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.445 ns, density : 0.8843  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.445 ns, density : 0.8844  End_Point: Ycc_reg[4]/D
Current slack : -1.445 ns, density : 0.8843  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
Current slack : -1.445 ns, density : 0.8843  Worst_View: default_view_setup  End_Point: Ycc_reg[4]/D
*** Starting refinePlace (0:07:43 mem=468.9M) ***
default core: bins with density >  0.75 = 86.4 % ( 146 / 169 )
RPlace IncrNP: Rollback Lev = -3
RPlace: Density =1.066667, incremental np is triggered.
default core: bins with density >  0.75 = 86.4 % ( 146 / 169 )
RPlace postIncrNP: Density = 1.066667 -> 1.077778.
*** cpu time = 0:00:04.4.
move report: incrNP moves 13047 insts, mean move: 4.23 um, max move: 98.60 um
	max move on inst (g719945): (158.20, 310.80) --> (146.00, 397.20)
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:17.8, Real Time = 0:00:18.0
move report: preRPlace moves 11686 insts, mean move: 6.44 um, max move: 153.80 um
	max move on inst (FE_RC_3988_0): (61.60, 807.60) --> (57.20, 658.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 11686 insts, mean move: 6.44 um, max move: 153.80 um
	max move on inst (FE_RC_3988_0): (61.60, 807.60) --> (57.20, 658.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =       157.80 um
  inst (FE_OCPC4982_FE_OCP_RBN4444_n_9771) with max move: (222.2, 895.8) -> (230.6, 1045.2)
  mean    (X+Y) =         7.14 um
Total instances moved : 12856
*** cpu=0:00:17.8   mem=470.3M  mem(used)=0.0M***
*** maximum move = 157.8um ***
*** Finished refinePlace (0:08:05 mem=470.3M) ***
*** Starting trialRoute (mem=470.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 23
There are 23 nets with 1 extra space.
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
There are 23 prerouted nets with extraSpace.
Number of multi-gpin terms=6700, multi-gpins=15207, moved blk term=0/0

Phase 1a route (0:00:00.1 479.3M):
Est net length = 9.352e+05um = 3.534e+05H + 5.818e+05V
Usage: (8.8%H 10.2%V) = (3.808e+05um 6.689e+05um) = (379851 371616)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 11205 = 11205 (5.27% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 479.3M):
Usage: (8.8%H 10.2%V) = (3.807e+05um 6.689e+05um) = (379777 371616)
Overflow: 9629 = 9629 (4.53% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 479.3M):
Usage: (8.8%H 10.2%V) = (3.803e+05um 6.690e+05um) = (379367 371655)
Overflow: 8923 = 8923 (4.20% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 479.3M):
Usage: (8.8%H 10.3%V) = (3.809e+05um 6.694e+05um) = (379922 371902)
Overflow: 752 = 752 (0.35% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 479.8M):
Usage: (8.8%H 10.3%V) = (3.808e+05um 6.698e+05um) = (379820 372106)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 479.8M):
Usage: (8.8%H 10.3%V) = (3.808e+05um 6.698e+05um) = (379819 372104)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	135	 0.06%	0	 0.00%
  1:	369	 0.17%	0	 0.00%
  2:	773	 0.36%	0	 0.00%
  3:	1597	 0.75%	3	 0.00%
  4:	2525	 1.19%	9	 0.00%
  5:	2920	 1.37%	10	 0.00%
  6:	2824	 1.33%	94	 0.04%
  7:	2661	 1.25%	223	 0.10%
  8:	2197	 1.03%	820	 0.39%
  9:	1900	 0.89%	1879	 0.88%
 10:	1883	 0.89%	4043	 1.90%
 11:	1723	 0.81%	8227	 3.87%
 12:	1671	 0.79%	15937	 7.50%
 13:	1824	 0.86%	24875	11.70%
 14:	2071	 0.97%	34523	16.24%
 15:	2187	 1.03%	39903	18.78%
 16:	2204	 1.04%	44762	21.06%
 17:	2478	 1.17%	11107	 5.23%
 18:	2613	 1.23%	104	 0.05%
 19:	3340	 1.57%	211	 0.10%
 20:	172635	81.23%	25800	12.14%


Global route (cpu=0.4s real=0.0s 479.8M)
Phase 1l route (0:00:00.7 474.1M):
There are 23 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.1%H 10.6%V) = (3.923e+05um 6.910e+05um) = (391342 383875)
Overflow: 75 = 75 (0.04% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -3:	1	 0.00%	0	 0.00%
 -2:	11	 0.01%	0	 0.00%
 -1:	58	 0.03%	0	 0.00%
--------------------------------------
  0:	269	 0.13%	0	 0.00%
  1:	748	 0.35%	1	 0.00%
  2:	1212	 0.57%	2	 0.00%
  3:	1985	 0.93%	17	 0.01%
  4:	2583	 1.22%	23	 0.01%
  5:	2759	 1.30%	93	 0.04%
  6:	2545	 1.20%	164	 0.08%
  7:	2452	 1.15%	448	 0.21%
  8:	2009	 0.95%	1184	 0.56%
  9:	1787	 0.84%	2386	 1.12%
 10:	1783	 0.84%	4707	 2.21%
 11:	1665	 0.78%	8729	 4.11%
 12:	1613	 0.76%	15807	 7.44%
 13:	1821	 0.86%	23996	11.29%
 14:	2038	 0.96%	33737	15.87%
 15:	2139	 1.01%	39376	18.53%
 16:	2181	 1.03%	44649	21.01%
 17:	2426	 1.14%	11101	 5.22%
 18:	2603	 1.22%	102	 0.05%
 19:	3302	 1.55%	208	 0.10%
 20:	172540	81.18%	25800	12.14%



*** Completed Phase 1 route (0:00:01.2 473.6M) ***


Total length: 9.569e+05um, number of vias: 109771
M1(H) length: 1.401e+02um, number of vias: 41739
M2(V) length: 2.822e+05um, number of vias: 41684
M3(H) length: 1.960e+05um, number of vias: 13043
M4(V) length: 2.232e+05um, number of vias: 10434
M5(H) length: 1.490e+05um, number of vias: 2120
M6(V) length: 9.399e+04um, number of vias: 751
M7(H) length: 1.231e+04um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.6 470.3M) ***

*** Finished all Phases (cpu=0:00:01.8 mem=470.3M) ***
Peak Memory Usage was 483.8M 
*** Finished trialRoute (cpu=0:00:01.9 mem=470.3M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:08:07 mem=470.3M) ***
*** Finished delays update (0:08:08 mem=470.3M) ***
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
post refinePlace cleanup
*** Starting refinePlace (0:08:13 mem=470.3M) ***
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:13.5, Real Time = 0:00:14.0
move report: preRPlace moves 6398 insts, mean move: 2.17 um, max move: 68.40 um
	max move on inst (FE_OCP_RBC8953_n_25890): (235.60, 138.00) --> (237.40, 204.60)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 6398 insts, mean move: 2.17 um, max move: 68.40 um
	max move on inst (FE_OCP_RBC8953_n_25890): (235.60, 138.00) --> (237.40, 204.60)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        68.40 um
  inst (FE_OCP_RBC8953_n_25890) with max move: (235.6, 138) -> (237.4, 204.6)
  mean    (X+Y) =         2.17 um
Total instances moved : 6398
*** cpu=0:00:13.5   mem=470.3M  mem(used)=0.0M***
*** maximum move = 68.4um ***
*** Finished refinePlace (0:08:26 mem=470.3M) ***
*** Starting trialRoute (mem=470.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 23
There are 23 nets with 1 extra space.
routingBox: (0 0) (586370 2892000)
coreBox:    (60000 60000) (526370 2832000)
There are 23 prerouted nets with extraSpace.
Number of multi-gpin terms=6680, multi-gpins=15162, moved blk term=0/0

Phase 1a route (0:00:00.1 479.3M):
Est net length = 9.371e+05um = 3.552e+05H + 5.819e+05V
Usage: (8.9%H 10.3%V) = (3.826e+05um 6.691e+05um) = (381664 371730)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 11238 = 11238 (5.29% H) + 0 (0.00% V)

Phase 1b route (0:00:00.1 480.3M):
Usage: (8.9%H 10.3%V) = (3.826e+05um 6.691e+05um) = (381615 371729)
Overflow: 9791 = 9791 (4.61% H) + 0 (0.00% V)

Phase 1c route (0:00:00.1 480.3M):
Usage: (8.8%H 10.3%V) = (3.822e+05um 6.692e+05um) = (381273 371758)
Overflow: 9163 = 9163 (4.31% H) + 0 (0.00% V)

Phase 1d route (0:00:00.1 480.3M):
Usage: (8.9%H 10.3%V) = (3.828e+05um 6.696e+05um) = (381834 371998)
Overflow: 746 = 746 (0.35% H) + 0 (0.00% V)

Phase 1e route (0:00:00.1 480.8M):
Usage: (8.9%H 10.3%V) = (3.826e+05um 6.701e+05um) = (381633 372253)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1f route (0:00:00.1 480.8M):
Usage: (8.9%H 10.3%V) = (3.826e+05um 6.701e+05um) = (381633 372253)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  0:	159	 0.07%	0	 0.00%
  1:	408	 0.19%	0	 0.00%
  2:	813	 0.38%	1	 0.00%
  3:	1496	 0.70%	2	 0.00%
  4:	2558	 1.20%	8	 0.00%
  5:	2953	 1.39%	28	 0.01%
  6:	2921	 1.37%	88	 0.04%
  7:	2597	 1.22%	227	 0.11%
  8:	2131	 1.00%	825	 0.39%
  9:	1954	 0.92%	1947	 0.92%
 10:	1890	 0.89%	4371	 2.06%
 11:	1681	 0.79%	8308	 3.91%
 12:	1674	 0.79%	15609	 7.34%
 13:	1801	 0.85%	24312	11.44%
 14:	2124	 1.00%	34432	16.20%
 15:	2156	 1.01%	40061	18.85%
 16:	2266	 1.07%	45035	21.19%
 17:	2456	 1.16%	11167	 5.25%
 18:	2736	 1.29%	93	 0.04%
 19:	3285	 1.55%	188	 0.09%
 20:	172471	81.15%	25828	12.15%


Global route (cpu=0.5s real=0.0s 479.8M)
Phase 1l route (0:00:00.7 474.1M):
There are 23 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (9.1%H 10.6%V) = (3.941e+05um 6.912e+05um) = (393098 383981)
Overflow: 80 = 80 (0.04% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	16	 0.01%	0	 0.00%
 -1:	57	 0.03%	0	 0.00%
--------------------------------------
  0:	306	 0.14%	0	 0.00%
  1:	794	 0.37%	0	 0.00%
  2:	1218	 0.57%	7	 0.00%
  3:	1853	 0.87%	13	 0.01%
  4:	2654	 1.25%	31	 0.01%
  5:	2800	 1.32%	68	 0.03%
  6:	2599	 1.22%	186	 0.09%
  7:	2394	 1.13%	441	 0.21%
  8:	1948	 0.92%	1211	 0.57%
  9:	1901	 0.89%	2459	 1.16%
 10:	1779	 0.84%	5017	 2.36%
 11:	1580	 0.74%	8767	 4.13%
 12:	1662	 0.78%	15521	 7.30%
 13:	1792	 0.84%	23526	11.07%
 14:	2061	 0.97%	33537	15.78%
 15:	2093	 0.98%	39561	18.61%
 16:	2278	 1.07%	44916	21.13%
 17:	2394	 1.13%	11165	 5.25%
 18:	2725	 1.28%	92	 0.04%
 19:	3260	 1.53%	184	 0.09%
 20:	172366	81.10%	25828	12.15%



*** Completed Phase 1 route (0:00:01.2 473.6M) ***


Total length: 9.588e+05um, number of vias: 109733
M1(H) length: 1.403e+02um, number of vias: 41739
M2(V) length: 2.845e+05um, number of vias: 41716
M3(H) length: 1.972e+05um, number of vias: 13012
M4(V) length: 2.211e+05um, number of vias: 10396
M5(H) length: 1.493e+05um, number of vias: 2103
M6(V) length: 9.390e+04um, number of vias: 767
M7(H) length: 1.262e+04um, number of vias: 0
M8(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.6 470.3M) ***

*** Finished all Phases (cpu=0:00:01.9 mem=470.3M) ***
Peak Memory Usage was 483.8M 
*** Finished trialRoute (cpu=0:00:01.9 mem=470.3M) ***

**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:08:29 mem=470.3M) ***
*** Finished delays update (0:08:30 mem=470.3M) ***
post refinePlace cleanup
post refinePlace cleanup
** Core optimization cpu=0:07:25 real=0:13:34 (60539 evaluations)
*** Done optCritPath (cpu=0:15:56 real=0:17:00 mem=470.34M) ***

------------------------------------------------------------
     Summary (cpu=8.50min real=17.00min mem=468.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.533  |
|           TNS (ns):| -23.895 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.018   |      2 (2)       |
|   max_tran     |      2 (8)       |   -0.307   |      2 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.057%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:33, real = 0:17:37, mem = 468.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:16:33, real = 0:17:37, mem = 468.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.533  | -1.533  |  2.354  |   N/A   |   N/A   |  2.075  |
|           TNS (ns):| -23.895 | -23.895 |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   149   |   26    |   130   |   N/A   |   N/A   |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.018   |      2 (2)       |
|   max_tran     |      2 (8)       |   -0.307   |      2 (8)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.057%
Routing Overflow: 0.04% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:33, real = 0:17:38, mem = 468.3M **
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
Begin checking placement ... (start mem=464.5M, init mem=464.5M)
*info: Placed = 13594
*info: Unplaced = 0
Placement Density:90.06%(49101/54522)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=464.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (23) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=464.5M) ***
Start route 9 clock nets ...

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=464.5M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Dec 17 19:57:05 2014
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (35.920 486.290) on M1 for NET CLK__L4_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (53.920 484.510) on M1 for NET CLK__L4_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (41.320 527.710) on M1 for NET CLK__L4_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (57.920 1069.490) on M1 for NET CLK__L4_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (33.320 484.510) on M1 for NET CLK__L4_N1. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (145.720 506.110) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (132.520 486.290) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (136.320 486.290) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (159.120 873.310) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (185.920 765.310) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (165.320 486.290) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (172.920 507.890) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (165.320 507.890) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (54.720 464.690) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (57.120 506.110) on M1 for NET CLK__L4_N2. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (87.920 983.090) on M1 for NET rc_gclk_9846__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (237.720 1069.490) on M1 for NET rc_gclk_9846__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (198.120 983.090) on M1 for NET rc_gclk_9846__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN CP at (77.720 1067.710) on M1 for NET rc_gclk_9846__L1_N0. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN CP at (198.320 1091.090) on M1 for NET rc_gclk_9846__L1_N0. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#9 routed nets are extracted.
#    9 (0.06%) extracted nets are partially routed.
#14 routed nets are imported.
#13906 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 13929.
#Number of eco nets is 9
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Dec 17 19:57:07 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 17 19:57:07 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        7094         134       47236     5.82%
#  Metal 2        V        1223         242       47236    15.04%
#  Metal 3        H        7229           0       47236     0.00%
#  Metal 4        V        1466           0       47236     0.00%
#  Metal 5        H        7229           0       47236     0.00%
#  Metal 6        V        1466           0       47236     0.00%
#  Metal 7        H        1807           0       47236     0.00%
#  Metal 8        V         366           0       47236     0.00%
#  --------------------------------------------------------------
#  Total                  27881       2.30%  377888     2.61%
#
#  23 nets (0.17%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 471.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 8757 um.
#Total half perimeter of net bounding box = 5616 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 21 um.
#Total wire length on LAYER M3 = 3933 um.
#Total wire length on LAYER M4 = 4803 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 663
#Total number of multi-cut vias = 10 (  1.5%)
#Total number of single cut vias = 653 ( 98.5%)
#Up-Via Summary (total 663):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         172 ( 94.5%)        10 (  5.5%)        182
#  Metal 2         197 (100.0%)         0 (  0.0%)        197
#  Metal 3         284 (100.0%)         0 (  0.0%)        284
#-----------------------------------------------------------
#                  653 ( 98.5%)        10 (  1.5%)        663 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.00 (Mb)
#Total memory = 467.00 (Mb)
#Peak memory = 502.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 10.2% of the total area was rechecked for DRC, and 9.5% required routing.
#    number of violations = 0
#    number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 473.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 472.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 8761 um.
#Total half perimeter of net bounding box = 5616 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 44 um.
#Total wire length on LAYER M3 = 3904 um.
#Total wire length on LAYER M4 = 4812 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 673
#Total number of multi-cut vias = 10 (  1.5%)
#Total number of single cut vias = 663 ( 98.5%)
#Up-Via Summary (total 673):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1         173 ( 94.5%)        10 (  5.5%)        183
#  Metal 2         184 (100.0%)         0 (  0.0%)        184
#  Metal 3         306 (100.0%)         0 (  0.0%)        306
#-----------------------------------------------------------
#                  663 ( 98.5%)        10 (  1.5%)        673 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 467.00 (Mb)
#Peak memory = 502.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -1.00 (Mb)
#Total memory = 463.00 (Mb)
#Peak memory = 502.00 (Mb)
#Number of warnings = 25
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 17 19:57:11 2014
#

globalDetailRoute

#Start globalDetailRoute on Wed Dec 17 19:57:11 2014
#
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Dec 17 19:57:11 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 17 19:57:12 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        7094         134       47236     5.82%
#  Metal 2        V        1223         242       47236    15.04%
#  Metal 3        H        7229           0       47236     0.00%
#  Metal 4        V        1466           0       47236     0.00%
#  Metal 5        H        7229           0       47236     0.00%
#  Metal 6        V        1466           0       47236     0.00%
#  Metal 7        H        1807           0       47236     0.00%
#  Metal 8        V         366           0       47236     0.00%
#  --------------------------------------------------------------
#  Total                  27881       2.30%  377888     2.61%
#
#  23 nets (0.17%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 463.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 479.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 480.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 480.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      9(0.02%)   (0.02%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      9(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 966207 um.
#Total half perimeter of net bounding box = 927149 um.
#Total wire length on LAYER M1 = 171447 um.
#Total wire length on LAYER M2 = 383537 um.
#Total wire length on LAYER M3 = 184959 um.
#Total wire length on LAYER M4 = 224382 um.
#Total wire length on LAYER M5 = 1861 um.
#Total wire length on LAYER M6 = 21 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 80363
#Total number of multi-cut vias = 10 (  0.0%)
#Total number of single cut vias = 80353 (100.0%)
#Up-Via Summary (total 80363):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       51606 (100.0%)        10 (  0.0%)      51616
#  Metal 2       24110 (100.0%)         0 (  0.0%)      24110
#  Metal 3        4571 (100.0%)         0 (  0.0%)       4571
#  Metal 4          58 (100.0%)         0 (  0.0%)         58
#  Metal 5           4 (100.0%)         0 (  0.0%)          4
#  Metal 6           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                80353 (100.0%)        10 (  0.0%)      80363 
#
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 0.00 (Mb)
#Total memory = 463.00 (Mb)
#Peak memory = 511.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
#    number of violations = 90
#cpu time = 00:01:03, elapsed time = 00:01:03, memory = 468.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 8
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 469.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 469.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 970189 um.
#Total half perimeter of net bounding box = 927149 um.
#Total wire length on LAYER M1 = 160888 um.
#Total wire length on LAYER M2 = 381039 um.
#Total wire length on LAYER M3 = 202461 um.
#Total wire length on LAYER M4 = 223618 um.
#Total wire length on LAYER M5 = 2134 um.
#Total wire length on LAYER M6 = 48 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 104496
#Total number of multi-cut vias = 1331 (  1.3%)
#Total number of single cut vias = 103165 ( 98.7%)
#Up-Via Summary (total 104496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54653 ( 97.6%)      1331 (  2.4%)      55984
#  Metal 2       42248 (100.0%)         0 (  0.0%)      42248
#  Metal 3        6122 (100.0%)         0 (  0.0%)       6122
#  Metal 4         130 (100.0%)         0 (  0.0%)        130
#  Metal 5           8 (100.0%)         0 (  0.0%)          8
#  Metal 6           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#               103165 ( 98.7%)      1331 (  1.3%)     104496 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 467.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 970189 um.
#Total half perimeter of net bounding box = 927149 um.
#Total wire length on LAYER M1 = 160888 um.
#Total wire length on LAYER M2 = 381039 um.
#Total wire length on LAYER M3 = 202461 um.
#Total wire length on LAYER M4 = 223618 um.
#Total wire length on LAYER M5 = 2134 um.
#Total wire length on LAYER M6 = 48 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 104496
#Total number of multi-cut vias = 1331 (  1.3%)
#Total number of single cut vias = 103165 ( 98.7%)
#Up-Via Summary (total 104496):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       54653 ( 97.6%)      1331 (  2.4%)      55984
#  Metal 2       42248 (100.0%)         0 (  0.0%)      42248
#  Metal 3        6122 (100.0%)         0 (  0.0%)       6122
#  Metal 4         130 (100.0%)         0 (  0.0%)        130
#  Metal 5           8 (100.0%)         0 (  0.0%)          8
#  Metal 6           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#               103165 ( 98.7%)      1331 (  1.3%)     104496 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:05
#Elapsed time = 00:01:05
#Increased memory = 0.00 (Mb)
#Total memory = 463.00 (Mb)
#Peak memory = 511.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:19
#Increased memory = 0.00 (Mb)
#Total memory = 463.00 (Mb)
#Peak memory = 511.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 17 19:58:30 2014
#
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
Disable merging buffers from different footprints for postRoute code for non-MSV designs
COE opt is not supported in non AAE mode. Reverting to non COE postroute flow
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 469.1M **
#Created 847 library cell signatures
#Created 13929 NETS and 0 SPECIALNETS signatures
#Created 13756 instance signatures
Begin checking placement ... (start mem=469.2M, init mem=469.2M)
*info: Placed = 13733
*info: Unplaced = 0
Placement Density:90.06%(49101/54522)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=469.2M)
Setting latch borrow mode to budget during optimization.
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
**INFO : Adding temp dont-use cells (LVT only flow version : 4)
Creating information for LVT Only Flow
Include MVT Delays for Hold Opt
Num of Buffers    : 37
Num of Inverters  : 27
Num of VTs        : 2
Multi-VT timing optimization disabled based on library information.
Deleting the dont_use list
Extraction called for design 'GCC' of instances=13755 and nets=13929 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./GCC_EkMo3m_10670.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 463.4M)
Creating parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0016% (CPU Time= 0:00:00.2  MEM= 463.4M)
Extracted 20.0012% (CPU Time= 0:00:00.2  MEM= 463.4M)
Extracted 30.0018% (CPU Time= 0:00:00.3  MEM= 463.4M)
Extracted 40.0014% (CPU Time= 0:00:00.3  MEM= 463.4M)
Extracted 50.002% (CPU Time= 0:00:00.4  MEM= 463.4M)
Extracted 60.0016% (CPU Time= 0:00:00.4  MEM= 463.4M)
Extracted 70.0012% (CPU Time= 0:00:00.5  MEM= 463.4M)
Extracted 80.0018% (CPU Time= 0:00:00.6  MEM= 463.4M)
Extracted 90.0014% (CPU Time= 0:00:00.6  MEM= 463.4M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 463.4M)
Nr. Extracted Resistors     : 205451
Nr. Extracted Ground Cap.   : 219305
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:04.0  MEM: 463.363M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 469.1M, InitMEM = 469.1M)
Start delay calculation (mem=469.125M)...
delayCal using detail RC...
Opening parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 471.6M)
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=472.609M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 472.6M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.769  |
|           TNS (ns):| -42.452 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     14 (14)      |   -0.028   |     14 (14)      |
|   max_tran     |     16 (93)      |   -0.473   |     16 (93)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.057%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:06, mem = 474.5M **
*info: Start fixing DRV (Mem = 474.51M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (474.5M)
*info: 23 clock nets excluded
*info: 2 special nets excluded.
*info: 50 no-driver nets excluded.
*info: There are 17 candidate Buffer cells
*info: There are 16 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.900568
Start fixing design rules ... (0:00:00.1 476.1M)
Topological Sorting (CPU = 0:00:00.0, MEM = 477.1M, InitMEM = 477.1M)
Done fixing design rule (0:00:01.3 477.1M)

Summary:
17 buffers added on 17 nets (with 11 drivers resized)

Density after buffering = 0.901684
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.8, Real Time = 0:00:01.0
move report: preRPlace moves 213 insts, mean move: 0.72 um, max move: 21.80 um
	max move on inst (Compare23/g3947): (158.00, 1088.40) --> (158.20, 1066.80)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 213 insts, mean move: 0.72 um, max move: 21.80 um
	max move on inst (Compare23/g3947): (158.00, 1088.40) --> (158.20, 1066.80)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        21.80 um
  inst (Compare23/g3947) with max move: (158, 1088.4) -> (158.2, 1066.8)
  mean    (X+Y) =         0.72 um
Total instances moved : 213
*** cpu=0:00:00.8   mem=477.2M  mem(used)=0.1M***
*** Completed dpFixDRCViolation (0:00:02.2 477.2M)

End  of fixDrcViolation iteration 1.
*** Starting dpFixDRCViolation (477.2M)
*info: 23 clock nets excluded
*info: 2 special nets excluded.
*info: 50 no-driver nets excluded.
Start fixing design rules ... (0:00:00.1 477.2M)
Done fixing design rule (0:00:00.4 477.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.901743
*** Completed dpFixDRCViolation (0:00:00.4 477.2M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:03, Mem = 477.20M).

------------------------------------------------------------
     Summary (cpu=0.05min real=0.03min mem=477.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.769  |
|           TNS (ns):| -42.450 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.085   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.174%
------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 477.2M **
*** Timing NOT met, worst failing slack is -2.769
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -2.769
*** Check timing (0:00:00.0)
Info: 23 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=477.2M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 90.174%
total 13874 net, 1 ipo_ignored
total 41639 term, 0 ipo_ignored
total 13618 comb inst, 15 fixed, 3 dont_touch, 0 no_footp
total 154 seq inst, 7 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  17 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  73 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -2.769ns, TNS = -42.450ns (cpu=0:00:00.3 mem=477.7M)

Iter 0 ...

Collected 10443 nets for fixing
Evaluate 750(1372) resize, Select 270 cand. (cpu=0:00:02.3 mem=478.3M)

Commit 22 cand, 14 upSize, 4 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.5 mem=478.9M)

Calc. DC (cpu=0:00:02.5 mem=478.9M) ***

Estimated WNS = -2.540ns, TNS = -39.437ns (cpu=0:00:02.6 mem=478.9M)

Iter 1 ...

Collected 10442 nets for fixing
Evaluate 750(1334) resize, Select 438 cand. (cpu=0:00:04.4 mem=479.0M)

Commit 28 cand, 12 upSize, 10 downSize, 6 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.8 mem=480.0M)

Calc. DC (cpu=0:00:04.8 mem=480.0M) ***

Estimated WNS = -2.498ns, TNS = -38.539ns (cpu=0:00:04.9 mem=480.0M)

Iter 2 ...

Collected 10442 nets for fixing
Evaluate 751(1402) resize, Select 267 cand. (cpu=0:00:06.8 mem=480.1M)

Commit 25 cand, 21 upSize, 2 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.1 mem=480.9M)

Calc. DC (cpu=0:00:07.1 mem=480.9M) ***

Estimated WNS = -2.415ns, TNS = -37.093ns (cpu=0:00:07.2 mem=480.9M)

Iter 3 ...

Collected 10431 nets for fixing
Evaluate 751(1842) resize, Select 494 cand. (cpu=0:00:09.6 mem=481.0M)

Commit 28 cand, 13 upSize, 11 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.9 mem=481.8M)

Calc. DC (cpu=0:00:09.9 mem=481.9M) ***

Estimated WNS = -2.346ns, TNS = -36.497ns (cpu=0:00:10.0 mem=481.9M)

Iter 4 ...

Collected 10431 nets for fixing
Evaluate 752(1632) resize, Select 267 cand. (cpu=0:00:12.4 mem=482.0M)

Commit 20 cand, 12 upSize, 3 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.7 mem=482.5M)

Calc. DC (cpu=0:00:12.7 mem=482.5M) ***

Estimated WNS = -2.313ns, TNS = -36.085ns (cpu=0:00:12.8 mem=482.5M)

Iter 5 ...

Collected 10429 nets for fixing
Evaluate 750(1737) resize, Select 491 cand. (cpu=0:00:15.4 mem=482.7M)

Commit 36 cand, 20 upSize, 13 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.9 mem=483.8M)

Calc. DC (cpu=0:00:15.9 mem=483.8M) ***

Estimated WNS = -2.283ns, TNS = -35.448ns (cpu=0:00:16.0 mem=483.8M)

Iter 6 ...

Collected 10429 nets for fixing
Evaluate 753(2020) resize, Select 275 cand. (cpu=0:00:18.6 mem=483.9M)

Commit 14 cand, 9 upSize, 2 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.8 mem=484.3M)

Calc. DC (cpu=0:00:18.8 mem=484.3M) ***

Estimated WNS = -2.273ns, TNS = -35.349ns (cpu=0:00:18.9 mem=484.3M)

Iter 7 ...

Collected 10428 nets for fixing
Evaluate 750(1680) resize, Select 414 cand. (cpu=0:00:21.3 mem=484.5M)

Commit 14 cand, 3 upSize, 8 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:21.5 mem=484.9M)

Calc. DC (cpu=0:00:21.5 mem=485.0M) ***

Estimated WNS = -2.254ns, TNS = -35.126ns (cpu=0:00:21.6 mem=485.0M)

Iter 8 ...

Collected 10428 nets for fixing
Evaluate 754(1700) resize, Select 250 cand. (cpu=0:00:24.1 mem=485.1M)

Commit 6 cand, 3 upSize, 2 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.2 mem=485.3M)

Calc. DC (cpu=0:00:24.2 mem=485.3M) ***

Estimated WNS = -2.249ns, TNS = -35.102ns (cpu=0:00:24.2 mem=485.3M)

Iter 9 ...

Collected 10428 nets for fixing
Evaluate 751(1783) resize, Select 438 cand. (cpu=0:00:26.8 mem=485.5M)

Commit 9 cand, 2 upSize, 6 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.0 mem=485.9M)

Calc. DC (cpu=0:00:27.0 mem=485.9M) ***

Estimated WNS = -2.244ns, TNS = -35.077ns (cpu=0:00:27.1 mem=485.9M)

Iter 10 ...

Collected 10428 nets for fixing
Evaluate 750(1794) resize, Select 248 cand. (cpu=0:00:29.6 mem=486.0M)

Commit 7 cand, 1 upSize, 3 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.6 mem=486.2M)

Calc. DC (cpu=0:00:29.6 mem=486.2M) ***

Estimated WNS = -2.240ns, TNS = -35.045ns (cpu=0:00:29.7 mem=486.2M)

Iter 11 ...

Collected 10428 nets for fixing
Evaluate 750(1861) resize, Select 403 cand. (cpu=0:00:32.0 mem=486.3M)

Commit 7 cand, 2 upSize, 3 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:32.2 mem=486.6M)

Calc. DC (cpu=0:00:32.2 mem=486.6M) ***

Estimated WNS = -2.224ns, TNS = -34.928ns (cpu=0:00:32.3 mem=486.6M)

Iter 12 ...

Collected 10428 nets for fixing
Evaluate 750(1938) resize, Select 273 cand. (cpu=0:00:34.8 mem=486.8M)

Commit 17 cand, 14 upSize, 1 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.0 mem=487.2M)

Calc. DC (cpu=0:00:35.0 mem=487.2M) ***

Estimated WNS = -2.222ns, TNS = -34.678ns (cpu=0:00:35.1 mem=487.2M)

Iter 13 ...

Collected 10428 nets for fixing
Evaluate 750(1792) resize, Select 425 cand. (cpu=0:00:37.5 mem=487.3M)

Commit 7 cand, 1 upSize, 4 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:37.7 mem=487.6M)

Calc. DC (cpu=0:00:37.7 mem=487.6M) ***

Estimated WNS = -2.210ns, TNS = -34.631ns (cpu=0:00:37.8 mem=487.6M)

Iter 14 ...

Collected 10428 nets for fixing
Evaluate 751(1991) resize, Select 241 cand. (cpu=0:00:40.4 mem=487.8M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.5 mem=487.9M)

Calc. DC (cpu=0:00:40.5 mem=487.9M) ***

Estimated WNS = -2.202ns, TNS = -34.571ns (cpu=0:00:40.6 mem=487.9M)

Calc. DC (cpu=0:00:40.6 mem=487.9M) ***
*summary:    243 instances changed cell type
density after = 90.813%

*** Finish Post Route Setup Fixing (cpu=0:00:40.6 mem=487.3M) ***

Info: 23 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=487.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 90.813%
total 13874 net, 1 ipo_ignored
total 41639 term, 0 ipo_ignored
total 13618 comb inst, 15 fixed, 3 dont_touch, 0 no_footp
total 154 seq inst, 7 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  17 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  73 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -2.202ns, TNS = -34.571ns (cpu=0:00:00.3 mem=487.3M)

Iter 0 ...

Collected 10428 nets for fixing
Evaluate 750(1875) resize, Select 232 cand. (cpu=0:00:02.8 mem=488.0M)
Evaluate 86(742) addBuf, Select 9 cand. (cpu=0:00:03.3 mem=488.0M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:03.5 mem=488.2M)

Commit 13 cand, 8 upSize, 0 downSize, 1 sameSize, 2 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:03.6 mem=488.6M)

Calc. DC (cpu=0:00:03.6 mem=488.6M) ***

Estimated WNS = -2.199ns, TNS = -34.422ns (cpu=0:00:03.7 mem=488.6M)

Iter 1 ...

Collected 10428 nets for fixing
Evaluate 754(1898) resize, Select 455 cand. (cpu=0:00:06.4 mem=488.7M)
Evaluate 93(593) addBuf, Select 3 cand. (cpu=0:00:06.9 mem=488.7M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:07.1 mem=488.7M)

Commit 15 cand, 3 upSize, 8 downSize, 1 sameSize, 2 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:07.4 mem=489.4M)

Calc. DC (cpu=0:00:07.4 mem=489.4M) ***

Estimated WNS = -2.183ns, TNS = -34.361ns (cpu=0:00:07.5 mem=489.4M)

Iter 2 ...

Collected 10429 nets for fixing
Evaluate 754(1999) resize, Select 260 cand. (cpu=0:00:10.0 mem=489.5M)
Evaluate 84(423) addBuf, Select 2 cand. (cpu=0:00:10.4 mem=489.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:10.6 mem=489.5M)

Commit 15 cand, 11 upSize, 1 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:10.7 mem=489.8M)

Calc. DC (cpu=0:00:10.7 mem=489.8M) ***

Estimated WNS = -2.176ns, TNS = -34.209ns (cpu=0:00:10.8 mem=489.8M)

Iter 3 ...

Collected 10430 nets for fixing
Evaluate 750(1955) resize, Select 439 cand. (cpu=0:00:13.8 mem=490.0M)
Evaluate 80(409) addBuf, Select 8 cand. (cpu=0:00:14.2 mem=490.0M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:14.3 mem=490.0M)

Commit 24 cand, 8 upSize, 11 downSize, 1 sameSize, 4 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:14.7 mem=490.8M)

Calc. DC (cpu=0:00:14.7 mem=490.8M) ***

Estimated WNS = -2.170ns, TNS = -33.982ns (cpu=0:00:14.8 mem=490.8M)

Iter 4 ...

Collected 10434 nets for fixing
Evaluate 752(2004) resize, Select 241 cand. (cpu=0:00:17.6 mem=490.9M)
Evaluate 95(824) addBuf, Select 2 cand. (cpu=0:00:18.3 mem=490.9M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:18.4 mem=490.9M)

Commit 9 cand, 4 upSize, 2 downSize, 1 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:18.5 mem=491.1M)

Calc. DC (cpu=0:00:18.6 mem=491.1M) ***

Estimated WNS = -2.168ns, TNS = -33.971ns (cpu=0:00:18.6 mem=491.1M)

Iter 5 ...

Collected 10434 nets for fixing
Evaluate 751(2088) resize, Select 435 cand. (cpu=0:00:21.4 mem=491.2M)
Evaluate 83(290) addBuf, Select 4 cand. (cpu=0:00:21.7 mem=491.2M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:00:21.9 mem=491.2M)

Commit 10 cand, 3 upSize, 5 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.1 mem=491.7M)

Calc. DC (cpu=0:00:22.1 mem=491.7M) ***

Estimated WNS = -2.160ns, TNS = -33.913ns (cpu=0:00:22.2 mem=491.7M)

Iter 6 ...

Collected 10434 nets for fixing
Evaluate 750(1992) resize, Select 235 cand. (cpu=0:00:24.9 mem=491.8M)
Evaluate 95(878) addBuf, Select 4 cand. (cpu=0:00:25.6 mem=491.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:25.8 mem=491.8M)

Commit 6 cand, 3 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:25.8 mem=492.0M)

Calc. DC (cpu=0:00:25.9 mem=492.0M) ***

Estimated WNS = -2.159ns, TNS = -33.941ns (cpu=0:00:25.9 mem=492.0M)

Iter 7 ...

Collected 10436 nets for fixing
Evaluate 750(2086) resize, Select 428 cand. (cpu=0:00:28.7 mem=492.1M)
Evaluate 96(586) addBuf, Select 3 cand. (cpu=0:00:29.1 mem=492.1M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:29.3 mem=492.1M)

Commit 10 cand, 4 upSize, 4 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:29.5 mem=492.5M)

Calc. DC (cpu=0:00:29.5 mem=492.5M) ***

Estimated WNS = -2.155ns, TNS = -33.748ns (cpu=0:00:29.6 mem=492.5M)

Iter 8 ...

Collected 10436 nets for fixing
Evaluate 750(1920) resize, Select 233 cand. (cpu=0:00:32.3 mem=492.7M)
Evaluate 88(606) addBuf, Select 2 cand. (cpu=0:00:32.8 mem=492.7M)
Evaluate 101(101) delBuf, Select 2 cand. (cpu=0:00:33.0 mem=492.7M)

Commit 4 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:33.1 mem=492.7M)

Calc. DC (cpu=0:00:33.1 mem=492.7M) ***

Estimated WNS = -2.148ns, TNS = -33.731ns (cpu=0:00:33.2 mem=492.7M)

Iter 9 ...

Collected 10433 nets for fixing
Evaluate 751(2259) resize, Select 415 cand. (cpu=0:00:36.0 mem=492.9M)
Evaluate 92(493) addBuf, Select 2 cand. (cpu=0:00:36.4 mem=492.9M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:36.6 mem=492.9M)

Commit 14 cand, 3 upSize, 9 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:36.9 mem=493.5M)

Calc. DC (cpu=0:00:36.9 mem=493.5M) ***

Estimated WNS = -2.144ns, TNS = -33.708ns (cpu=0:00:36.9 mem=493.5M)

Iter 10 ...

Collected 10433 nets for fixing
Evaluate 751(2090) resize, Select 249 cand. (cpu=0:00:39.7 mem=493.7M)
Evaluate 87(587) addBuf, Select 3 cand. (cpu=0:00:40.3 mem=493.7M)
Evaluate 101(101) delBuf, Select 3 cand. (cpu=0:00:40.5 mem=493.7M)

Commit 7 cand, 2 upSize, 1 downSize, 1 sameSize, 1 addBuf, 2 delBuf, 0 pinSwap (cpu=0:00:40.6 mem=493.8M)

Calc. DC (cpu=0:00:40.6 mem=493.8M) ***

Estimated WNS = -2.136ns, TNS = -33.566ns (cpu=0:00:40.7 mem=493.8M)

Iter 11 ...

Collected 10425 nets for fixing
Evaluate 750(2111) resize, Select 433 cand. (cpu=0:00:43.6 mem=493.9M)
Evaluate 95(434) addBuf, Select 2 cand. (cpu=0:00:43.9 mem=493.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:44.1 mem=493.9M)

Commit 16 cand, 3 upSize, 10 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.3 mem=494.4M)

Calc. DC (cpu=0:00:44.3 mem=494.4M) ***

Estimated WNS = -2.132ns, TNS = -33.470ns (cpu=0:00:44.4 mem=494.4M)

Iter 12 ...

Collected 10424 nets for fixing
Evaluate 750(1994) resize, Select 234 cand. (cpu=0:00:47.2 mem=494.5M)
Evaluate 93(680) addBuf, Select 3 cand. (cpu=0:00:47.7 mem=494.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:47.9 mem=494.5M)

Commit 3 cand, 3 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:47.9 mem=494.6M)

Calc. DC (cpu=0:00:47.9 mem=494.6M) ***

Estimated WNS = -2.128ns, TNS = -33.436ns (cpu=0:00:48.0 mem=494.6M)

Iter 13 ...

Collected 10424 nets for fixing
Evaluate 751(2124) resize, Select 434 cand. (cpu=0:00:51.0 mem=494.8M)
Evaluate 93(534) addBuf, Select 6 cand. (cpu=0:00:51.3 mem=494.8M)
Evaluate 102(102) delBuf, Select 0 cand. (cpu=0:00:51.5 mem=494.8M)

Commit 7 cand, 3 upSize, 2 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:51.7 mem=495.3M)

Calc. DC (cpu=0:00:51.7 mem=495.3M) ***

Estimated WNS = -2.124ns, TNS = -33.398ns (cpu=0:00:51.8 mem=495.3M)

Iter 14 ...

Collected 10425 nets for fixing
Evaluate 751(2078) resize, Select 257 cand. (cpu=0:00:54.7 mem=495.4M)
Evaluate 94(994) addBuf, Select 6 cand. (cpu=0:00:55.5 mem=495.4M)
Evaluate 104(104) delBuf, Select 0 cand. (cpu=0:00:55.7 mem=495.4M)

Commit 10 cand, 5 upSize, 0 downSize, 3 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:55.8 mem=495.6M)

Calc. DC (cpu=0:00:55.8 mem=495.6M) ***

Estimated WNS = -2.117ns, TNS = -33.312ns (cpu=0:00:55.9 mem=495.6M)
*summary:    141 instances changed cell type
density after = 90.870%

*** Finish Post Route Setup Fixing (cpu=0:00:56.0 mem=495.6M) ***

*** Timing NOT met, worst failing slack is -2.117
*** Check timing (0:00:00.0)
Info: 23 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=495.6M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 90.870%
total 13882 net, 1 ipo_ignored
total 41655 term, 0 ipo_ignored
total 13626 comb inst, 15 fixed, 3 dont_touch, 0 no_footp
total 154 seq inst, 7 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  17 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  73 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)


Estimated WNS = -2.117ns, TNS = -33.312ns (cpu=0:00:00.3 mem=495.6M)

Iter 0 ...

Collected 10427 nets for fixing
Evaluate 750(2297) resize, Select 257 cand. (cpu=0:00:03.3 mem=495.6M)

Commit 6 cand, 4 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.4 mem=495.6M)

Calc. DC (cpu=0:00:03.4 mem=495.6M) ***

Estimated WNS = -2.115ns, TNS = -33.235ns (cpu=0:00:03.5 mem=495.6M)

Iter 1 ...

Collected 10427 nets for fixing
Evaluate 751(1968) resize, Select 442 cand. (cpu=0:00:06.1 mem=495.8M)

Commit 10 cand, 3 upSize, 5 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:06.3 mem=496.1M)

Calc. DC (cpu=0:00:06.3 mem=496.2M) ***

Estimated WNS = -2.111ns, TNS = -33.190ns (cpu=0:00:06.4 mem=496.2M)

Iter 2 ...

Collected 10427 nets for fixing
Evaluate 751(2038) resize, Select 258 cand. (cpu=0:00:08.9 mem=496.2M)

Commit 4 cand, 2 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.0 mem=496.5M)

Calc. DC (cpu=0:00:09.0 mem=496.5M) ***

Estimated WNS = -2.108ns, TNS = -33.168ns (cpu=0:00:09.1 mem=496.5M)

Iter 3 ...

Collected 10427 nets for fixing
Evaluate 752(2672) resize, Select 413 cand. (cpu=0:00:12.3 mem=496.6M)

Commit 9 cand, 3 upSize, 3 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:12.6 mem=497.6M)

Calc. DC (cpu=0:00:12.6 mem=497.6M) ***

Estimated WNS = -2.105ns, TNS = -33.112ns (cpu=0:00:12.7 mem=497.6M)

Iter 4 ...

Collected 10427 nets for fixing
Evaluate 753(2412) resize, Select 247 cand. (cpu=0:00:15.4 mem=497.8M)

Commit 8 cand, 6 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.5 mem=498.0M)

Calc. DC (cpu=0:00:15.5 mem=498.0M) ***

Estimated WNS = -2.101ns, TNS = -33.038ns (cpu=0:00:15.6 mem=498.0M)

Iter 5 ...

Collected 10427 nets for fixing
Evaluate 753(2089) resize, Select 417 cand. (cpu=0:00:18.3 mem=498.2M)

Commit 7 cand, 2 upSize, 4 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:18.5 mem=498.6M)

Calc. DC (cpu=0:00:18.5 mem=498.6M) ***

Estimated WNS = -2.100ns, TNS = -32.965ns (cpu=0:00:18.6 mem=498.6M)

Iter 6 ...

Collected 10426 nets for fixing
Evaluate 750(2101) resize, Select 250 cand. (cpu=0:00:21.3 mem=498.8M)

Commit 2 cand, 1 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:21.4 mem=498.8M)

Calc. DC (cpu=0:00:21.4 mem=498.8M) ***

Estimated WNS = -2.095ns, TNS = -32.931ns (cpu=0:00:21.5 mem=498.8M)

Iter 7 ...

Collected 10426 nets for fixing
Evaluate 750(2211) resize, Select 404 cand. (cpu=0:00:24.3 mem=499.0M)

Commit 5 cand, 1 upSize, 3 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:24.4 mem=499.4M)

Calc. DC (cpu=0:00:24.4 mem=499.4M) ***

Estimated WNS = -2.094ns, TNS = -32.921ns (cpu=0:00:24.5 mem=499.4M)

Iter 8 ...

Collected 10426 nets for fixing
Evaluate 751(2498) resize, Select 246 cand. (cpu=0:00:27.8 mem=499.5M)

Commit 5 cand, 5 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:27.9 mem=499.7M)

Calc. DC (cpu=0:00:27.9 mem=499.7M) ***

Estimated WNS = -2.089ns, TNS = -32.924ns (cpu=0:00:27.9 mem=499.7M)

Iter 9 ...

Collected 10425 nets for fixing
Evaluate 754(2480) resize, Select 392 cand. (cpu=0:00:31.2 mem=499.8M)

Commit 6 cand, 4 upSize, 1 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:31.4 mem=500.5M)

Calc. DC (cpu=0:00:31.4 mem=500.5M) ***

Estimated WNS = -2.087ns, TNS = -32.898ns (cpu=0:00:31.5 mem=500.5M)

Iter 10 ...

Collected 10425 nets for fixing
Evaluate 750(2986) resize, Select 244 cand. (cpu=0:00:34.9 mem=500.7M)

Commit 9 cand, 6 upSize, 1 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:35.1 mem=501.2M)

Calc. DC (cpu=0:00:35.1 mem=501.2M) ***

Estimated WNS = -2.084ns, TNS = -32.868ns (cpu=0:00:35.1 mem=501.2M)

Iter 11 ...

Collected 10425 nets for fixing
Evaluate 750(2626) resize, Select 377 cand. (cpu=0:00:38.1 mem=501.4M)

Commit 3 cand, 2 upSize, 1 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:38.4 mem=502.0M)

Calc. DC (cpu=0:00:38.4 mem=502.0M) ***

Estimated WNS = -2.082ns, TNS = -32.810ns (cpu=0:00:38.4 mem=502.0M)

Iter 12 ...

Collected 10425 nets for fixing
Evaluate 753(2238) resize, Select 231 cand. (cpu=0:00:41.2 mem=502.2M)

Commit 6 cand, 6 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:41.3 mem=502.4M)

Calc. DC (cpu=0:00:41.3 mem=502.4M) ***

Estimated WNS = -2.079ns, TNS = -32.758ns (cpu=0:00:41.3 mem=502.4M)

Iter 13 ...

Collected 10424 nets for fixing
Evaluate 753(2476) resize, Select 399 cand. (cpu=0:00:44.5 mem=502.6M)

Commit 9 cand, 3 upSize, 5 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.7 mem=503.3M)

Calc. DC (cpu=0:00:44.7 mem=503.3M) ***

Estimated WNS = -2.076ns, TNS = -32.698ns (cpu=0:00:44.8 mem=503.3M)

Iter 14 ...

Collected 10424 nets for fixing
Evaluate 750(2287) resize, Select 231 cand. (cpu=0:00:47.6 mem=503.5M)

Commit 12 cand, 10 upSize, 0 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:47.7 mem=503.7M)

Calc. DC (cpu=0:00:47.7 mem=503.7M) ***

Estimated WNS = -2.072ns, TNS = -32.634ns (cpu=0:00:47.8 mem=503.7M)

Calc. DC (cpu=0:00:47.8 mem=503.7M) ***
*summary:    101 instances changed cell type
density after = 91.053%

*** Finish Post Route Setup Fixing (cpu=0:00:47.8 mem=503.7M) ***

Info: 23 clock nets excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=503.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
Incr POM Mode        : on
On Demand POM Mode   : on
CTE SubNetWork Mode   : on
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 91.053%
total 13882 net, 1 ipo_ignored
total 41655 term, 0 ipo_ignored
total 13626 comb inst, 15 fixed, 3 dont_touch, 0 no_footp
total 154 seq inst, 7 fixed, 0 dont_touch, 0 no_footp
total 176 footprint(s)
  17 footprint(s) with 0 cell(s)
   0 footprint(s) with 1 cell(s)
  12 footprint(s) with 2 cell(s)
  30 footprint(s) with 3 cell(s)
  73 footprint(s) with 4 cell(s)
   8 footprint(s) with 5 cell(s)
  21 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   9 footprint(s) with 8 cell(s)
   1 footprint(s) with 9 cell(s)
   5 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUFFD1) :
  BUFFD0 CKBD0(s) BUFFD1 GBUFFD1(st) CKBD1
  GBUFFD2(st) CKBD2 BUFFD2 CKBD3 GBUFFD3(st)
  BUFFD3 BUFFD4 CKBD4 GBUFFD4(st) BUFFD6
  CKBD6 GBUFFD8(st) CKBD8 BUFFD8 BUFFD12
  CKBD12 CKBD16 BUFFD16 CKBD20(st) BUFFD20(st)
  CKBD24(st) BUFFD24(st)

DELAY FOOTPRINT (DEL0) :
  DEL4 DEL1 DEL3 DEL2 DEL0
  DEL02 DEL015 DEL005 DEL01


Estimated WNS = -2.072ns, TNS = -32.634ns (cpu=0:00:00.3 mem=503.7M)

Iter 0 ...

Collected 10424 nets for fixing
Evaluate 750(2205) resize, Select 220 cand. (cpu=0:00:03.1 mem=503.7M)
Evaluate 94(786) addBuf, Select 4 cand. (cpu=0:00:03.7 mem=503.7M)
Evaluate 102(102) delBuf, Select 1 cand. (cpu=0:00:03.8 mem=503.9M)

Commit 5 cand, 2 upSize, 0 downSize, 1 sameSize, 1 addBuf, 1 delBuf, 0 pinSwap (cpu=0:00:03.9 mem=504.1M)

Calc. DC (cpu=0:00:03.9 mem=504.1M) ***

Estimated WNS = -2.071ns, TNS = -32.618ns (cpu=0:00:04.0 mem=504.1M)

Iter 1 ...

Collected 10424 nets for fixing
Evaluate 750(1909) resize, Select 391 cand. (cpu=0:00:06.4 mem=504.3M)
Evaluate 94(783) addBuf, Select 7 cand. (cpu=0:00:06.9 mem=504.3M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:07.1 mem=504.3M)

Commit 7 cand, 1 upSize, 3 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.2 mem=504.7M)

Calc. DC (cpu=0:00:07.2 mem=504.7M) ***

Estimated WNS = -2.069ns, TNS = -32.595ns (cpu=0:00:07.3 mem=504.7M)

Iter 2 ...

Collected 10425 nets for fixing
Evaluate 750(2120) resize, Select 219 cand. (cpu=0:00:10.2 mem=504.8M)
Evaluate 96(1019) addBuf, Select 7 cand. (cpu=0:00:10.9 mem=504.8M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:11.1 mem=504.8M)

Commit 5 cand, 2 upSize, 0 downSize, 1 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:11.2 mem=505.1M)

Calc. DC (cpu=0:00:11.2 mem=505.1M) ***

Estimated WNS = -2.067ns, TNS = -32.577ns (cpu=0:00:11.3 mem=505.1M)

Iter 3 ...

Collected 10427 nets for fixing
Evaluate 753(2158) resize, Select 390 cand. (cpu=0:00:14.3 mem=505.3M)
Evaluate 93(884) addBuf, Select 8 cand. (cpu=0:00:14.9 mem=505.3M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:15.1 mem=505.3M)

Commit 8 cand, 5 upSize, 1 downSize, 0 sameSize, 2 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:15.3 mem=505.8M)

Calc. DC (cpu=0:00:15.4 mem=505.8M) ***

Estimated WNS = -2.066ns, TNS = -32.554ns (cpu=0:00:15.4 mem=505.8M)

Iter 4 ...

Collected 10427 nets for fixing
Evaluate 752(2512) resize, Select 228 cand. (cpu=0:00:18.3 mem=505.9M)
Evaluate 96(795) addBuf, Select 4 cand. (cpu=0:00:18.9 mem=505.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:19.1 mem=505.9M)

Commit 4 cand, 4 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:19.2 mem=506.2M)

Calc. DC (cpu=0:00:19.2 mem=506.2M) ***

Estimated WNS = -2.064ns, TNS = -32.529ns (cpu=0:00:19.3 mem=506.2M)

Iter 5 ...

Collected 10427 nets for fixing
Evaluate 750(2357) resize, Select 371 cand. (cpu=0:00:22.0 mem=506.4M)
Evaluate 89(534) addBuf, Select 3 cand. (cpu=0:00:22.3 mem=506.4M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:22.5 mem=506.4M)

Commit 9 cand, 4 upSize, 4 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:22.7 mem=506.9M)

Calc. DC (cpu=0:00:22.7 mem=506.9M) ***

Estimated WNS = -2.063ns, TNS = -32.509ns (cpu=0:00:22.8 mem=506.9M)

Iter 6 ...

Collected 10427 nets for fixing
Evaluate 752(2308) resize, Select 220 cand. (cpu=0:00:25.4 mem=507.1M)
Evaluate 96(921) addBuf, Select 4 cand. (cpu=0:00:26.0 mem=507.1M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:26.2 mem=507.1M)

Commit 3 cand, 2 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:26.3 mem=507.2M)

Calc. DC (cpu=0:00:26.3 mem=507.2M) ***

Estimated WNS = -2.062ns, TNS = -32.483ns (cpu=0:00:26.4 mem=507.2M)

Iter 7 ...

Collected 10427 nets for fixing
Evaluate 750(2342) resize, Select 384 cand. (cpu=0:00:29.2 mem=507.4M)
Evaluate 96(869) addBuf, Select 3 cand. (cpu=0:00:29.8 mem=507.4M)
Evaluate 101(101) delBuf, Select 1 cand. (cpu=0:00:30.0 mem=507.4M)

Commit 9 cand, 3 upSize, 4 downSize, 2 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:30.3 mem=508.0M)

Calc. DC (cpu=0:00:30.3 mem=508.0M) ***

Estimated WNS = -2.058ns, TNS = -32.364ns (cpu=0:00:30.4 mem=508.0M)

Iter 8 ...

Collected 10427 nets for fixing
Evaluate 752(1950) resize, Select 236 cand. (cpu=0:00:32.7 mem=508.2M)
Evaluate 94(1069) addBuf, Select 5 cand. (cpu=0:00:33.5 mem=508.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:33.7 mem=508.2M)

Commit 10 cand, 4 upSize, 1 downSize, 2 sameSize, 3 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:33.7 mem=508.2M)

Calc. DC (cpu=0:00:33.8 mem=508.2M) ***

Estimated WNS = -2.054ns, TNS = -32.319ns (cpu=0:00:33.9 mem=508.2M)

Iter 9 ...

Collected 10430 nets for fixing
Evaluate 755(2064) resize, Select 378 cand. (cpu=0:00:36.2 mem=508.4M)
Evaluate 85(702) addBuf, Select 6 cand. (cpu=0:00:36.7 mem=508.4M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:36.9 mem=508.4M)

Commit 8 cand, 2 upSize, 2 downSize, 3 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:37.1 mem=508.7M)

Calc. DC (cpu=0:00:37.1 mem=508.7M) ***

Estimated WNS = -2.051ns, TNS = -32.305ns (cpu=0:00:37.1 mem=508.7M)

Iter 10 ...

Collected 10431 nets for fixing
Evaluate 751(1950) resize, Select 233 cand. (cpu=0:00:39.8 mem=508.9M)
Evaluate 94(994) addBuf, Select 7 cand. (cpu=0:00:40.6 mem=508.9M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:40.8 mem=508.9M)

Commit 7 cand, 3 upSize, 1 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:40.8 mem=508.9M)

Calc. DC (cpu=0:00:40.8 mem=508.9M) ***

Estimated WNS = -2.049ns, TNS = -32.246ns (cpu=0:00:40.9 mem=508.9M)

Iter 11 ...

Collected 10431 nets for fixing
Evaluate 753(1940) resize, Select 366 cand. (cpu=0:00:43.4 mem=509.1M)
Evaluate 92(595) addBuf, Select 7 cand. (cpu=0:00:43.9 mem=509.1M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:44.1 mem=509.1M)

Commit 6 cand, 1 upSize, 4 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:44.2 mem=509.4M)

Calc. DC (cpu=0:00:44.2 mem=509.4M) ***

Estimated WNS = -2.047ns, TNS = -32.239ns (cpu=0:00:44.3 mem=509.4M)

Iter 12 ...

Collected 10431 nets for fixing
Evaluate 750(1880) resize, Select 211 cand. (cpu=0:00:46.9 mem=509.5M)
Evaluate 95(939) addBuf, Select 6 cand. (cpu=0:00:47.6 mem=509.5M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:47.8 mem=509.5M)

Commit 2 cand, 1 upSize, 0 downSize, 0 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:47.8 mem=509.5M)

Calc. DC (cpu=0:00:47.8 mem=509.5M) ***

Estimated WNS = -2.046ns, TNS = -32.234ns (cpu=0:00:47.9 mem=509.5M)

Iter 13 ...

Collected 10432 nets for fixing
Evaluate 753(2340) resize, Select 377 cand. (cpu=0:00:50.9 mem=509.7M)
Evaluate 87(521) addBuf, Select 5 cand. (cpu=0:00:51.4 mem=509.7M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:51.5 mem=509.7M)

Commit 5 cand, 2 upSize, 1 downSize, 1 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:51.7 mem=510.1M)

Calc. DC (cpu=0:00:51.7 mem=510.1M) ***

Estimated WNS = -2.043ns, TNS = -32.205ns (cpu=0:00:51.8 mem=510.1M)

Iter 14 ...

Collected 10433 nets for fixing
Evaluate 750(2677) resize, Select 224 cand. (cpu=0:00:55.0 mem=510.2M)
Evaluate 91(770) addBuf, Select 4 cand. (cpu=0:00:55.7 mem=510.2M)
Evaluate 101(101) delBuf, Select 0 cand. (cpu=0:00:55.9 mem=510.2M)

Commit 6 cand, 2 upSize, 1 downSize, 2 sameSize, 1 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:56.0 mem=510.5M)

Calc. DC (cpu=0:00:56.0 mem=510.5M) ***

Estimated WNS = -2.042ns, TNS = -32.164ns (cpu=0:00:56.1 mem=510.5M)
*summary:     79 instances changed cell type
density after = 91.185%

*** Finish Post Route Setup Fixing (cpu=0:00:56.1 mem=510.5M) ***

*** Timing NOT met, worst failing slack is -2.042
*** Check timing (0:00:00.0)
Starting refinePlace ...
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:02.9, Real Time = 0:00:03.0
move report: preRPlace moves 8826 insts, mean move: 5.49 um, max move: 49.40 um
	max move on inst (FE_OCPC4987_x_3__4_): (40.00, 1110.00) --> (33.80, 1153.20)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 8826 insts, mean move: 5.49 um, max move: 49.40 um
	max move on inst (FE_OCPC4987_x_3__4_): (40.00, 1110.00) --> (33.80, 1153.20)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        49.40 um
  inst (FE_OCPC4987_x_3__4_) with max move: (40, 1110) -> (33.8, 1153.2)
  mean    (X+Y) =         5.49 um
Total instances moved : 8826
*** cpu=0:00:02.9   mem=510.5M  mem(used)=0.0M***
Total net length = 9.723e+05 (3.705e+05 6.019e+05) (ext = 8.079e+03)
default core: bins with density >  0.75 = 87.6 % ( 148 / 169 )

------------------------------------------------------------
     Summary (cpu=3.40min real=3.40min mem=510.5M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -2.041  |
|           TNS (ns):| -32.164 |
|    Violating Paths:|   16    |
|          All Paths:|   149   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.005   |      1 (1)       |
|   max_tran     |      1 (5)       |   -0.085   |      1 (5)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.185%
------------------------------------------------------------
**optDesign ... cpu = 0:03:30, real = 0:03:33, mem = 510.5M **
*** Timing NOT met, worst failing slack is -2.042
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing NOT met, worst failing slack is -2.042
*** Check timing (0:00:00.2)
Active setup views: default_view_setup 
Active hold views: default_view_hold 
-routeWithEco false                      # bool, default=false, user setting
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Dec 17 20:02:34 2014
#
Closing parasitic data file './GCC_EkMo3m_10670.rcdb.d'. 13868 times net's RC data read were performed.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definition for instance-pin connection. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definition for instance-pin connection. This will cause routability problems later.
#NanoRoute Version v10.12-s010 NR110720-1815/10_10_USR2-UB
#Loading the last recorded routing design signature
#Created 259 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 8003
#  Number of instances deleted (including moved) = 7965
#  Number of instances resized = 850
#  Number of instances with same cell size swap = 4
#  Number of instances with pin swaps = 62
#  Total number of placement changes (moved instances are counted twice) = 16818
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#Merging special wires...
#10725 routed nets are extracted.
#    10405 (74.50%) extracted nets are partially routed.
#3177 routed nets are imported.
#4 (0.03%) nets are without wires.
#61 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 13967.
#Number of eco nets is 10405
#
#Start data preparation...
#Force regenerating Ggrids.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#
#Data preparation is done on Wed Dec 17 20:02:36 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Wed Dec 17 20:02:36 2014
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        7094         134       47236     5.83%
#  Metal 2        V        1223         242       47236    15.04%
#  Metal 3        H        7229           0       47236     0.00%
#  Metal 4        V        1466           0       47236     0.00%
#  Metal 5        H        7229           0       47236     0.00%
#  Metal 6        V        1466           0       47236     0.00%
#  Metal 7        H        1807           0       47236     0.00%
#  Metal 8        V         366           0       47236     0.00%
#  --------------------------------------------------------------
#  Total                  27881       2.30%  377888     2.61%
#
#  23 nets (0.16%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 519.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 544.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 544.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 544.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1    300(0.67%)      4(0.01%)      0(0.00%)      0(0.00%)   (0.68%)
#   Metal 2    315(0.78%)     70(0.17%)     13(0.03%)      1(0.00%)   (0.99%)
#   Metal 3    375(0.79%)    103(0.22%)     20(0.04%)      1(0.00%)   (1.06%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    990(0.27%)    177(0.05%)     33(0.01%)      2(0.00%)   (0.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 1023870 um.
#Total half perimeter of net bounding box = 950360 um.
#Total wire length on LAYER M1 = 166182 um.
#Total wire length on LAYER M2 = 401911 um.
#Total wire length on LAYER M3 = 230387 um.
#Total wire length on LAYER M4 = 223238 um.
#Total wire length on LAYER M5 = 2103 um.
#Total wire length on LAYER M6 = 48 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 110944
#Total number of multi-cut vias = 731 (  0.7%)
#Total number of single cut vias = 110213 ( 99.3%)
#Up-Via Summary (total 110944):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       55448 ( 98.7%)       731 (  1.3%)      56179
#  Metal 2       48579 (100.0%)         0 (  0.0%)      48579
#  Metal 3        6050 (100.0%)         0 (  0.0%)       6050
#  Metal 4         124 (100.0%)         0 (  0.0%)        124
#  Metal 5           8 (100.0%)         0 (  0.0%)          8
#  Metal 6           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#               110213 ( 99.3%)       731 (  0.7%)     110944 
#
#Max overcon = 12 tracks.
#Total overcon = 0.33%.
#Worst layer Gcell overcon rate = 1.06%.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.00 (Mb)
#Total memory = 516.00 (Mb)
#Peak memory = 575.00 (Mb)
#
#Start Detail Routing...
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 62.3% required routing.
#    number of violations = 204
#    number of violations = 376
#cpu time = 00:01:09, elapsed time = 00:01:09, memory = 524.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 46
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 525.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 525.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 525.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 525.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 1019155 um.
#Total half perimeter of net bounding box = 950360 um.
#Total wire length on LAYER M1 = 169365 um.
#Total wire length on LAYER M2 = 395816 um.
#Total wire length on LAYER M3 = 222202 um.
#Total wire length on LAYER M4 = 228477 um.
#Total wire length on LAYER M5 = 3219 um.
#Total wire length on LAYER M6 = 76 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 118167
#Total number of multi-cut vias = 1436 (  1.2%)
#Total number of single cut vias = 116731 ( 98.8%)
#Up-Via Summary (total 118167):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       57900 ( 97.6%)      1436 (  2.4%)      59336
#  Metal 2       49691 (100.0%)         0 (  0.0%)      49691
#  Metal 3        8725 (100.0%)         0 (  0.0%)       8725
#  Metal 4         401 (100.0%)         0 (  0.0%)        401
#  Metal 5          10 (100.0%)         0 (  0.0%)         10
#  Metal 6           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#               116731 ( 98.8%)      1436 (  1.2%)     118167 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 534.00 (Mb)
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 1019155 um.
#Total half perimeter of net bounding box = 950360 um.
#Total wire length on LAYER M1 = 169365 um.
#Total wire length on LAYER M2 = 395816 um.
#Total wire length on LAYER M3 = 222202 um.
#Total wire length on LAYER M4 = 228477 um.
#Total wire length on LAYER M5 = 3219 um.
#Total wire length on LAYER M6 = 76 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 118167
#Total number of multi-cut vias = 1436 (  1.2%)
#Total number of single cut vias = 116731 ( 98.8%)
#Up-Via Summary (total 118167):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       57900 ( 97.6%)      1436 (  2.4%)      59336
#  Metal 2       49691 (100.0%)         0 (  0.0%)      49691
#  Metal 3        8725 (100.0%)         0 (  0.0%)       8725
#  Metal 4         401 (100.0%)         0 (  0.0%)        401
#  Metal 5          10 (100.0%)         0 (  0.0%)         10
#  Metal 6           4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#               116731 ( 98.8%)      1436 (  1.2%)     118167 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 0
#Total number of violations on LAYER M2 = 0
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:15
#Elapsed time = 00:01:16
#Increased memory = 14.00 (Mb)
#Total memory = 530.00 (Mb)
#Peak memory = 575.00 (Mb)
#Updating routing design signature
#Created 847 library cell signatures
#Created 13967 NETS and 0 SPECIALNETS signatures
#Created 13794 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:01:19
#Elapsed time = 00:01:20
#Increased memory = 13.00 (Mb)
#Total memory = 521.00 (Mb)
#Peak memory = 575.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec 17 20:03:53 2014
#
**optDesign ... cpu = 0:04:50, real = 0:04:53, mem = 521.1M **
-routeWithEco false                      # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'GCC' of instances=13793 and nets=13967 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design GCC.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.18
      Min Width        : 0.09
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.22
      Min Width        : 0.1
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.9
      Min Width        : 0.4
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./GCC_EkMo3m_10670.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 521.1M)
Creating parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' in memory efficient access mode for storing RC.
Extracted 10.0014% (CPU Time= 0:00:00.2  MEM= 521.1M)
Extracted 20.001% (CPU Time= 0:00:00.3  MEM= 521.1M)
Extracted 30.0016% (CPU Time= 0:00:00.3  MEM= 521.1M)
Extracted 40.0012% (CPU Time= 0:00:00.4  MEM= 521.1M)
Extracted 50.0017% (CPU Time= 0:00:00.5  MEM= 521.1M)
Extracted 60.0014% (CPU Time= 0:00:00.5  MEM= 521.1M)
Extracted 70.001% (CPU Time= 0:00:00.6  MEM= 521.1M)
Extracted 80.0016% (CPU Time= 0:00:00.7  MEM= 521.1M)
Extracted 90.0012% (CPU Time= 0:00:00.8  MEM= 521.1M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 521.1M)
Nr. Extracted Resistors     : 233813
Nr. Extracted Ground Cap.   : 247709
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:04.0  MEM: 521.059M)
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 526.8M, InitMEM = 526.8M)
Start delay calculation (mem=526.820M)...
delayCal using detail RC...
Opening parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' for reading.
RC Database In Completed (CPU Time= 0:00:00.1  MEM= 528.9M)
Delay calculation completed. (cpu=0:00:00.8 real=0:00:01.0 mem=528.867M 0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 528.9M) ***
*** Timing NOT met, worst failing slack is -2.550
*** Check timing (0:00:00.0)
Clearing footprints for all libraries
Loading footprints for 'max' libraries
***** CTE Mode is Operational *****
Info: 23 clock nets excluded from IPO operation.
*** Starting new resizing ***
density before resizing = 91.185%
start postIPO sizing
7 instances have been resized
*summary:      7 instances changed cell type
density after resizing = 91.185%
*** Finish new resizing (cpu=0:00:01.4 mem=532.2M) ***
*** Starting resizing for timing improvement ***
121 instances have been resized
density change = 0.000%
*summary:    121 instances changed cell type
*** Finish resizing for timing improvement (cpu=0:00:00.4 mem=530.0M) ***
Instances Resized for DRV   : 0
Instances Resized for Timing: 128
Total Instances Resized     : 128
Current TNS:  -37.476    Prev TNS:  -37.772 
Current WNS:  -2.527    Prev WNS:  -2.550 
Restoring original footprint information
Clearing footprints for all libraries
Loading footprints for 'max' libraries
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:04:56, real = 0:05:01, mem = 529.0M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -2.520  | -2.520  |  2.138  |   N/A   |   N/A   |  1.770  |
|           TNS (ns):| -37.382 | -37.382 |  0.000  |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   16    |   16    |    0    |   N/A   |   N/A   |    0    |
|          All Paths:|   149   |   26    |   130   |   N/A   |   N/A   |    7    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.008   |      4 (4)       |
|   max_tran     |      6 (28)      |   -0.258   |      6 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.185%
------------------------------------------------------------
**optDesign ... cpu = 0:04:57, real = 0:05:03, mem = 529.0M **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> uiSetTool ruler
<CMD> panCenter 90.475 683.619
<CMD> panCenter 328.560 1382.828
<CMD> panCenter 361.827 1433.266
<CMD> fit
<CMD> fit
<CMD> report_timing
Path 1: VIOLATED Setup Check with Pin Xcc_reg[2]/CP 
Endpoint:   Xcc_reg[2]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: w_reg[4][1]/Q (^) triggered by  leading edge of 'CLK'
Other End Arrival Time          0.237
- Setup                        -0.007
+ Phase Shift                   3.200
= Required Time                 3.444
- Arrival Time                  5.964
= Slack Time                   -2.520
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.254
     = Beginpoint Arrival Time       0.254
     +------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                             |              |          |       |  Time   |   Time   | 
     |-----------------------------+--------------+----------+-------+---------+----------| 
     | w_reg[4][1]                 | CP ^         |          |       |   0.254 |   -2.266 | 
     | w_reg[4][1]                 | CP ^ -> Q ^  | DFQD4    | 0.282 |   0.535 |   -1.984 | 
     | FE_RC_3337_0                | B1 ^ -> ZN v | IND2D4   | 0.075 |   0.610 |   -1.910 | 
     | FE_RC_3336_0                | I v -> ZN ^  | INVD6    | 0.075 |   0.684 |   -1.835 | 
     | FE_RC_3988_0                | A2 ^ -> Z ^  | OR2XD1   | 0.151 |   0.835 |   -1.684 | 
     | FE_RC_3045_0                | B2 ^ -> ZN v | IND3D2   | 0.232 |   1.067 |   -1.453 | 
     | g742458                     | A1 v -> ZN ^ | ND2D4    | 0.144 |   1.211 |   -1.308 | 
     | FE_OCP_RBC1784_n_26816      | I ^ -> ZN v  | INVD4    | 0.093 |   1.304 |   -1.215 | 
     | FE_RC_3044_0                | A1 v -> Z v  | OR2D4    | 0.109 |   1.413 |   -1.106 | 
     | FE_RC_2677_0                | A2 v -> ZN ^ | ND2D8    | 0.053 |   1.466 |   -1.054 | 
     | g741921                     | A1 ^ -> ZN v | ND2D2    | 0.060 |   1.525 |   -0.994 | 
     | FE_RC_3656_0                | A1 v -> ZN v | INR2XD4  | 0.070 |   1.596 |   -0.924 | 
     | g741917                     | A1 v -> ZN ^ | NR2XD8   | 0.032 |   1.628 |   -0.892 | 
     | FE_RC_2649_0                | A1 ^ -> ZN ^ | IND2D4   | 0.054 |   1.681 |   -0.838 | 
     | FE_RC_3864_0                | A1 ^ -> ZN v | ND3D4    | 0.041 |   1.723 |   -0.797 | 
     | FE_RC_3863_0                | I v -> ZN ^  | CKND4    | 0.033 |   1.756 |   -0.764 | 
     | g737477                     | A1 ^ -> ZN v | NR2XD3   | 0.035 |   1.791 |   -0.728 | 
     | FE_OCP_RBC6843_n_20249      | I v -> ZN ^  | CKND4    | 0.023 |   1.814 |   -0.706 | 
     | g741651                     | A1 ^ -> ZN v | CKND2D4  | 0.026 |   1.840 |   -0.679 | 
     | g737474                     | A1 v -> ZN ^ | ND2D4    | 0.029 |   1.869 |   -0.651 | 
     | FE_RC_2915_0                | A2 ^ -> ZN v | ND2D3    | 0.031 |   1.900 |   -0.619 | 
     | FE_RC_2914_0                | I v -> ZN ^  | INVD4    | 0.028 |   1.929 |   -0.591 | 
     | FE_RC_3978_0                | A2 ^ -> ZN v | NR3D4    | 0.026 |   1.955 |   -0.565 | 
     | g734762                     | A2 v -> ZN ^ | NR2D4    | 0.045 |   2.000 |   -0.520 | 
     | g734761                     | A1 ^ -> ZN v | NR2XD4   | 0.048 |   2.047 |   -0.472 | 
     | g721956                     | A1 v -> ZN ^ | OAI21D4  | 0.055 |   2.102 |   -0.417 | 
     | FE_OCP_RBC9899_n_5409       | I ^ -> ZN v  | CKND3    | 0.038 |   2.140 |   -0.379 | 
     | FE_RC_3827_0                | A1 v -> Z v  | OR2D4    | 0.070 |   2.210 |   -0.309 | 
     | FE_RC_3828_0                | A1 v -> ZN ^ | ND3D4    | 0.039 |   2.249 |   -0.271 | 
     | g738171                     | A1 ^ -> ZN v | ND2D4    | 0.060 |   2.309 |   -0.211 | 
     | g737832                     | A1 v -> ZN ^ | CKND2D4  | 0.061 |   2.370 |   -0.150 | 
     | g741826                     | A1 ^ -> ZN v | ND2D3    | 0.047 |   2.417 |   -0.103 | 
     | g741822                     | A2 v -> ZN ^ | NR2D8    | 0.076 |   2.493 |   -0.026 | 
     | FE_RC_28_0                  | A1 ^ -> ZN ^ | IND3D4   | 0.068 |   2.561 |    0.041 | 
     | g741734                     | A1 ^ -> ZN v | ND2D8    | 0.068 |   2.629 |    0.110 | 
     | g741736                     | A1 v -> ZN ^ | AOI31D4  | 0.149 |   2.779 |    0.259 | 
     | FE_RC_2949_0                | A1 ^ -> ZN v | OAI21D2  | 0.102 |   2.880 |    0.361 | 
     | FE_OCP_RBC9972_FE_RN_1557_0 | I v -> ZN ^  | INVD2    | 0.062 |   2.942 |    0.423 | 
     | g742787                     | A2 ^ -> ZN v | ND2D8    | 0.047 |   2.989 |    0.470 | 
     | FE_RC_1461_0                | A2 v -> ZN ^ | ND2D8    | 0.057 |   3.046 |    0.526 | 
     | g730586                     | B1 ^ -> ZN v | INR2D4   | 0.044 |   3.090 |    0.570 | 
     | g736153                     | A1 v -> ZN ^ | NR2XD4   | 0.033 |   3.123 |    0.603 | 
     | g41                         | A2 ^ -> ZN v | ND3D8    | 0.102 |   3.224 |    0.705 | 
     | g737922                     | A1 v -> ZN ^ | CKND2D1  | 0.143 |   3.367 |    0.848 | 
     | FE_RC_2977_0                | A1 ^ -> ZN v | CKND2D4  | 0.087 |   3.454 |    0.935 | 
     | g737919                     | A2 v -> ZN ^ | ND2D4    | 0.051 |   3.505 |    0.986 | 
     | g737918                     | A2 ^ -> ZN v | ND2D8    | 0.041 |   3.546 |    1.027 | 
     | FE_RC_3543_0                | A2 v -> ZN ^ | ND2D8    | 0.046 |   3.592 |    1.073 | 
     | FE_OCP_RBC8622_n_17976      | I ^ -> ZN v  | CKND8    | 0.028 |   3.620 |    1.100 | 
     | g731848                     | A1 v -> ZN ^ | CKND2D3  | 0.057 |   3.677 |    1.158 | 
     | g736354                     | A2 ^ -> ZN v | ND3D8    | 0.077 |   3.755 |    1.235 | 
     | g736356                     | I v -> ZN ^  | INVD4    | 0.064 |   3.819 |    1.299 | 
     | FE_OCP_RBC6103_n_18812      | I ^ -> ZN v  | INVD2    | 0.035 |   3.853 |    1.334 | 
     | g731210                     | A1 v -> ZN ^ | NR2XD2   | 0.091 |   3.944 |    1.424 | 
     | g731209                     | I ^ -> ZN v  | INVD3    | 0.098 |   4.042 |    1.522 | 
     | FE_RC_1541_0                | A2 v -> ZN ^ | ND3D2    | 0.058 |   4.100 |    1.580 | 
     | FE_RC_1542_0                | A2 ^ -> ZN v | ND2D3    | 0.080 |   4.179 |    1.660 | 
     | g729752                     | B1 v -> ZN ^ | IND2D4   | 0.046 |   4.225 |    1.705 | 
     | g719195                     | A2 ^ -> ZN v | CKND2D2  | 0.052 |   4.277 |    1.757 | 
     | g719004                     | A2 v -> ZN ^ | CKND2D2  | 0.057 |   4.334 |    1.814 | 
     | g736264                     | A2 ^ -> ZN v | ND2D3    | 0.065 |   4.399 |    1.879 | 
     | g736263                     | A2 v -> ZN ^ | NR2XD4   | 0.070 |   4.469 |    1.949 | 
     | g718938                     | I ^ -> ZN v  | INVD6    | 0.046 |   4.515 |    1.996 | 
     | g718937                     | I v -> ZN ^  | CKND2    | 0.046 |   4.562 |    2.042 | 
     | FE_RC_1581_0                | A1 ^ -> ZN v | CKND2D2  | 0.028 |   4.590 |    2.070 | 
     | FE_OCP_RBC10138_n_21255     | I v -> ZN ^  | CKND2    | 0.036 |   4.626 |    2.107 | 
     | g738150                     | A1 ^ -> ZN v | CKND2D4  | 0.045 |   4.672 |    2.152 | 
     | g741257                     | A1 v -> ZN ^ | NR2XD8   | 0.037 |   4.709 |    2.189 | 
     | g737169                     | A2 ^ -> ZN v | ND2D8    | 0.056 |   4.765 |    2.245 | 
     | g735991                     | A1 v -> ZN ^ | ND3D2    | 0.048 |   4.813 |    2.293 | 
     | g735990                     | B ^ -> ZN v  | IOA21D2  | 0.061 |   4.874 |    2.354 | 
     | g741264                     | A2 v -> ZN ^ | NR2D3    | 0.055 |   4.929 |    2.409 | 
     | g741263                     | A1 ^ -> ZN v | NR2XD3   | 0.035 |   4.964 |    2.444 | 
     | g730689                     | A1 v -> ZN ^ | CKND2D8  | 0.048 |   5.012 |    2.492 | 
     | g735652                     | A1 ^ -> ZN v | NR2XD1   | 0.049 |   5.061 |    2.541 | 
     | fopt742600                  | I v -> ZN ^  | CKND1    | 0.080 |   5.141 |    2.621 | 
     | fopt742599                  | I ^ -> ZN v  | CKND1    | 0.065 |   5.206 |    2.686 | 
     | g717382                     | A1 v -> ZN ^ | OAI211D1 | 0.138 |   5.344 |    2.824 | 
     | FE_RC_286_0                 | A2 ^ -> ZN v | ND3D1    | 0.121 |   5.465 |    2.945 | 
     | FE_RC_287_0                 | A2 v -> ZN ^ | NR2XD2   | 0.068 |   5.533 |    3.014 | 
     | g717243                     | A1 ^ -> ZN v | NR2D2    | 0.029 |   5.562 |    3.043 | 
     | g738300                     | A1 v -> ZN ^ | ND2D3    | 0.034 |   5.596 |    3.076 | 
     | FE_RC_2781_0                | A1 ^ -> ZN v | ND3D4    | 0.044 |   5.640 |    3.121 | 
     | g736509                     | A2 v -> ZN ^ | NR2XD4   | 0.040 |   5.680 |    3.160 | 
     | g740276                     | A2 ^ -> ZN v | NR2XD4   | 0.030 |   5.711 |    3.191 | 
     | FE_RC_2737_0                | A1 v -> ZN ^ | CKND2D4  | 0.034 |   5.744 |    3.225 | 
     | FE_RC_3030_0                | A1 ^ -> ZN v | ND2D8    | 0.057 |   5.801 |    3.282 | 
     | FE_RC_3031_0                | A1 v -> ZN ^ | CKND2D8  | 0.082 |   5.884 |    3.364 | 
     | FE_RC_3032_0                | A1 ^ -> ZN v | ND2D4    | 0.080 |   5.963 |    3.443 | 
     | Xcc_reg[2]                  | D v          | DFD1     | 0.001 |   5.964 |    3.444 | 
     +------------------------------------------------------------------------------------+ 

<CMD> get_time_unit
<CMD> report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
report_timing -machine_readable -max_points 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
<CMD> load_timing_debug_report -name default_report top.mtarpt
Parsing file top.mtarpt...
<CMD> dbGet top.statusRouted
<CMD> report_power


CPE found ground net: VSS
CPE found power net: VDD  voltage: 0.9V

Warning:
  There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.
[PowermeterNetlistLib::InfoMergingRails]
WARNING (POWER-2035): There are 2 power/gnd nets that are not connected
VSS VDD ...
Use 'globalNetConnect' to define rail connections.


INFO (POWER-1606): Found clock 'CLK' with frequency 312.5MHz from SDC file.


Propagating signal activity...


Starting Levelizing
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT)
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 5%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 10%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 15%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 20%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 25%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 30%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 35%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 40%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 45%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 50%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 55%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 60%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 65%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 70%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 75%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 80%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 85%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 90%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 95%

Finished Levelizing
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT)

Starting Activity Propagation
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT)
INFO (POWER-1356):   No default input activity has been set.  Defaulting to 0.2.

2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 5%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 10%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 15%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 20%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 25%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 30%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 35%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 40%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 45%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 50%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 55%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 60%

Finished Activity Propagation
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT)

Starting Calculating power
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT)

Calculating power dissipation...

 ... Calculating switching power
  instance FE_PSC10268_n_21588 is not connected to any rail
  instance FE_PSC10267_n_5815 is not connected to any rail
  instance FE_PSC10266_n_15138 is not connected to any rail
  instance FE_PSC10265_n_24642 is not connected to any rail
  instance FE_PSC10264_n_26983 is not connected to any rail
  only first five unconnected instances are listed...
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 5%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 10%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 15%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 20%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 25%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 30%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 35%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 40%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 45%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 50%
 ... Calculating internal and leakage power
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 55%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 60%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 65%
2014-Dec-17 20:09:05 (2014-Dec-18 02:09:05 GMT): 70%
2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT): 75%
2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT): 80%
2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT): 85%
2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT): 90%
2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT): 95%

Finished Calculating power
2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT)
*----------------------------------------------------------------------------------------
*	Encounter 10.12-s181_1 (32bit) 07/28/2011 22:56 (Linux 2.6)
*	
*
* 	Date & Time:	2014-Dec-17 20:09:06 (2014-Dec-18 02:09:06 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: GCC
*
*	Liberty Libraries used:
*	        ./../../encounter/libdir/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       8.861      29.02%
Total Switching Power:       21.11      69.12%
Total Leakage Power:      0.5663      1.855%
Total Power:       30.53
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.3498      0.3917     0.01642      0.7579       2.482
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      8.425       20.45      0.5475       29.43       96.38
Clock (Combinational)            0.06905      0.2499    0.002137      0.3211       1.052
Clock (Sequential)               0.01721    0.008798   0.0002841     0.02629     0.08612
-----------------------------------------------------------------------------------------
Total                              8.861       21.11      0.5663       30.53         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Default                   0.9      8.861       21.11      0.5663       30.53         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
CLK                              0.08626      0.2587    0.002421      0.3474       1.138
-----------------------------------------------------------------------------------------
Total                            0.08626      0.2587    0.002421      0.3474       1.138
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power: FE_OCP_RBC4789_FE_OFN128_n_19912 (BUFFD16): 	   0.05429
* 		Highest Leakage Power:                CLK__L2_I1 (BUFFD20): 	 0.0003066
* 		Total Cap: 	2.33577e-10 F
* 		Total instances in design: 13793
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
report_power consumed time (real time) 00:00:02 : peak memory (698M) .
<CMD> saveNetlist -excludeLeafCell design_pr.v
Writing Netlist "design_pr.v" ...
<CMD> rcOut -spef design.spef
Opening parasitic data file './GCC_EkMo3m_10670.rcdb.d/header.da' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.5  MEM= 538.0M)
Closing parasitic data file './GCC_EkMo3m_10670.rcdb.d'. 13906 times net's RC data read were performed.
<CMD> write_sdf -ideal_clock_network GCC.sdf
Using new Cte TW Api base...#################################################################################
# Design Stage: PostRoute
# Design Mode: 90nm
# Analysis Mode: non-MMMC non-OCV
# Extraction Mode: detail/spef
# Delay Calculation Options: engine=default signOff=true SIAware=false(opt)
# Switching Delay Calculation Engine to feDC
#################################################################################
Topological Sorting (CPU = 0:00:00.0, MEM = 534.2M, InitMEM = 534.2M)
Start delay calculation (mem=534.246M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=534.504M 0)
Topological Sorting (CPU = 0:00:00.0, MEM = 534.5M, InitMEM = 534.5M)
Start delay calculation (mem=534.504M)...
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.7 real=0:00:00.0 mem=534.504M 0)
*** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 534.5M) ***

*** Memory Usage v#8 (Current mem = 528.484M, initial mem = 45.898M) ***
--- Ending "Encounter" (totcpu=0:57:36, real=2:14:44, mem=528.5M) ---
