// Seed: 3473995410
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    output id_4,
    output id_5,
    input id_6,
    output id_7
);
  always @(1) id_5 = 1;
  type_11 id_8 (
      .id_0(id_5),
      .id_1(id_4),
      .id_2(~id_3)
  );
endmodule
