// Seed: 483602348
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    input  wor   id_3,
    output tri   id_4
);
  uwire id_6 = id_3, id_7, id_8;
  tri0 id_9 = 1'b0, id_10, id_11;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri1 id_3,
    input wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input tri id_7,
    output supply1 id_8,
    output wand id_9,
    input wor id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    input tri id_14,
    output uwire id_15
);
  supply0 id_17;
  module_0(
      id_3, id_11, id_13, id_5, id_1
  );
  integer id_18;
  assign id_17 = id_5;
endmodule
