Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 03:56:09 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.106        0.000                      0                 5616        0.059        0.000                      0                 5616        3.000        0.000                       0                  2426  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.106        0.000                      0                 5616        0.059        0.000                      0                 5616        6.712        0.000                       0                  2422  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]_rep__2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__2/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X50Y109        FDRE (Setup_fdre_C_R)       -0.524    13.691    minesweeper/fifo_ind_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__3/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X50Y109        FDRE (Setup_fdre_C_R)       -0.524    13.691    minesweeper/fifo_ind_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__4/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X50Y109        FDRE (Setup_fdre_C_R)       -0.524    13.691    minesweeper/fifo_ind_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X50Y109        FDRE (Setup_fdre_C_R)       -0.524    13.691    minesweeper/fifo_ind_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[1]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X50Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep__0/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X50Y109        FDRE (Setup_fdre_C_R)       -0.524    13.691    minesweeper/fifo_ind_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X51Y109        FDRE (Setup_fdre_C_R)       -0.429    13.786    minesweeper/fifo_ind_reg[0]
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X51Y109        FDRE (Setup_fdre_C_R)       -0.429    13.786    minesweeper/fifo_ind_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[0]_rep__0/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X51Y109        FDRE (Setup_fdre_C_R)       -0.429    13.786    minesweeper/fifo_ind_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[1]_rep__3/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep__3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep__3/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X51Y109        FDRE (Setup_fdre_C_R)       -0.429    13.786    minesweeper/fifo_ind_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/fifo_ind_reg[1]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.515ns  (logic 4.591ns (31.630%)  route 9.924ns (68.370%))
  Logic Levels:           19  (CARRY4=5 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.610    -0.930    MouseCtl/clk_65mhz
    SLICE_X56Y104        FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.518    -0.412 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.912     0.500    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X54Y104        LUT3 (Prop_lut3_I1_O)        0.124     0.624 f  MouseCtl/fifo_y[2]_i_49/O
                         net (fo=2, routed)           0.511     1.134    MouseCtl/fifo_y[2]_i_49_n_0
    SLICE_X54Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.258 r  MouseCtl/fifo_y[2]_i_21/O
                         net (fo=2, routed)           0.307     1.565    MouseCtl/fifo_y[2]_i_21_n_0
    SLICE_X55Y104        LUT5 (Prop_lut5_I0_O)        0.124     1.689 r  MouseCtl/fifo_y[2]_i_25/O
                         net (fo=1, routed)           0.000     1.689    MouseCtl/fifo_y[2]_i_25_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.090 r  MouseCtl/fifo_y_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.090    MouseCtl/fifo_y_reg[2]_i_5_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.329 r  MouseCtl/tile_status_reg[7][5][0]_i_5/O[2]
                         net (fo=36, routed)          0.653     2.982    MouseCtl_n_36
    SLICE_X56Y106        LUT2 (Prop_lut2_I1_O)        0.302     3.284 r  fifo_y[2]_i_29/O
                         net (fo=1, routed)           0.000     3.284    fifo_y[2]_i_29_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.660 r  fifo_y_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.660    fifo_y_reg[2]_i_6_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.975 r  fifo_y_reg[2]_i_3/O[3]
                         net (fo=21, routed)          0.714     4.689    MouseCtl/fifo_y_reg[1][3]
    SLICE_X57Y107        LUT4 (Prop_lut4_I2_O)        0.307     4.996 r  MouseCtl/fifo_y[2]_i_16/O
                         net (fo=1, routed)           0.000     4.996    MouseCtl/fifo_y[2]_i_16_n_0
    SLICE_X57Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.397 r  MouseCtl/fifo_y_reg[2]_i_4/CO[3]
                         net (fo=20, routed)          0.861     6.258    MouseCtl/fifo_y_reg[2]_i_4_n_0
    SLICE_X58Y105        LUT4 (Prop_lut4_I3_O)        0.124     6.382 r  MouseCtl/tile_status[6][2][1]_i_8/O
                         net (fo=107, routed)         1.238     7.620    minesweeper/flag_counter_reg[6]_i_103_0
    SLICE_X72Y103        LUT6 (Prop_lut6_I4_O)        0.124     7.744 f  minesweeper/fifo_ind[3]_i_195/O
                         net (fo=1, routed)           1.201     8.945    minesweeper/fifo_ind[3]_i_195_n_0
    SLICE_X59Y105        LUT6 (Prop_lut6_I3_O)        0.124     9.069 f  minesweeper/fifo_ind[3]_i_112/O
                         net (fo=1, routed)           0.740     9.810    minesweeper/fifo_ind[3]_i_112_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I5_O)        0.124     9.934 f  minesweeper/fifo_ind[3]_i_54/O
                         net (fo=1, routed)           0.000     9.934    minesweeper/fifo_ind[3]_i_54_n_0
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I0_O)      0.209    10.143 f  minesweeper/fifo_ind_reg[3]_i_25/O
                         net (fo=1, routed)           0.000    10.143    minesweeper/fifo_ind_reg[3]_i_25_n_0
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    10.231 f  minesweeper/fifo_ind_reg[3]_i_15/O
                         net (fo=1, routed)           0.651    10.882    minesweeper/fifo_ind_reg[3]_i_15_n_0
    SLICE_X53Y105        LUT6 (Prop_lut6_I5_O)        0.319    11.201 f  minesweeper/fifo_ind[3]_i_12/O
                         net (fo=3, routed)           0.647    11.848    minesweeper/fifo_ind[3]_i_12_n_0
    SLICE_X53Y110        LUT6 (Prop_lut6_I5_O)        0.124    11.972 r  minesweeper/fifo_ind[3]_i_5/O
                         net (fo=54, routed)          0.832    12.804    minesweeper/fifo_ind[3]_i_5_n_0
    SLICE_X51Y109        LUT6 (Prop_lut6_I1_O)        0.124    12.928 r  minesweeper/fifo_ind[3]_i_1/O
                         net (fo=18, routed)          0.656    13.585    minesweeper/fifo_ind[3]_i_1_n_0
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        1.493    13.857    minesweeper/clk_65mhz
    SLICE_X51Y109        FDRE                                         r  minesweeper/fifo_ind_reg[1]_rep__4/C
                         clock pessimism              0.488    14.345    
                         clock uncertainty           -0.130    14.215    
    SLICE_X51Y109        FDRE (Setup_fdre_C_R)       -0.429    13.786    minesweeper/fifo_ind_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                         13.786    
                         arrival time                         -13.585    
  -------------------------------------------------------------------
                         slack                                  0.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.184ns (43.025%)  route 0.244ns (56.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.559    -0.605    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X51Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=8, routed)           0.244    -0.221    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X52Y82         LUT5 (Prop_lut5_I2_O)        0.043    -0.178 r  MouseCtl/Inst_Ps2Interface/delay_20us_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    MouseCtl/Inst_Ps2Interface/plusOp__0[4]
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.826    -0.847    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.107    -0.236    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.290%)  route 0.244ns (56.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.559    -0.605    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X51Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=8, routed)           0.244    -0.221    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]
    SLICE_X52Y82         LUT4 (Prop_lut4_I2_O)        0.045    -0.176 r  MouseCtl/Inst_Ps2Interface/delay_20us_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    MouseCtl/Inst_Ps2Interface/plusOp__0[3]
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.826    -0.847    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.092    -0.251    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.227ns (50.591%)  route 0.222ns (49.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.559    -0.605    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X51Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.477 r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/Q
                         net (fo=7, routed)           0.222    -0.256    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]
    SLICE_X52Y82         LUT6 (Prop_lut6_I1_O)        0.099    -0.157 r  MouseCtl/Inst_Ps2Interface/delay_20us_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    MouseCtl/Inst_Ps2Interface/plusOp__0[5]
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.826    -0.847    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.092    -0.251    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.562    -0.602    mouse_renderer/clk_65mhz
    SLICE_X64Y82         FDRE                                         r  mouse_renderer/pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mouse_renderer/pixel_reg[2]/Q
                         net (fo=1, routed)           0.053    -0.408    mouse_renderer/pixel[2]
    SLICE_X65Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.363 r  mouse_renderer/pixel_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.363    mouse_renderer/pixel_out[2]_i_1__0_n_0
    SLICE_X65Y82         FDRE                                         r  mouse_renderer/pixel_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.832    -0.841    mouse_renderer/clk_65mhz
    SLICE_X65Y82         FDRE                                         r  mouse_renderer/pixel_out_reg[2]/C
                         clock pessimism              0.252    -0.589    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.092    -0.497    mouse_renderer/pixel_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.559    -0.605    mouse_renderer/clk_65mhz
    SLICE_X61Y81         FDRE                                         r  mouse_renderer/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  mouse_renderer/pixel_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.377    mouse_renderer/pixel[1]
    SLICE_X60Y81         LUT6 (Prop_lut6_I5_O)        0.045    -0.332 r  mouse_renderer/pixel_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.332    mouse_renderer/pixel_out[1]_i_1__0_n_0
    SLICE_X60Y81         FDRE                                         r  mouse_renderer/pixel_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.828    -0.845    mouse_renderer/clk_65mhz
    SLICE_X60Y81         FDRE                                         r  mouse_renderer/pixel_out_reg[1]/C
                         clock pessimism              0.253    -0.592    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.120    -0.472    mouse_renderer/pixel_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.647%)  route 0.122ns (46.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.562    -0.602    mouse_renderer/clk_65mhz
    SLICE_X63Y82         FDRE                                         r  mouse_renderer/pixel_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mouse_renderer/pixel_out_reg[7]/Q
                         net (fo=1, routed)           0.122    -0.339    mouse_pixel[7]
    SLICE_X64Y82         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.832    -0.841    clk_65mhz
    SLICE_X64Y82         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism              0.275    -0.566    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.078    -0.488    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.759%)  route 0.349ns (65.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.558    -0.606    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X52Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/Q
                         net (fo=4, routed)           0.349    -0.116    MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]
    SLICE_X50Y82         LUT6 (Prop_lut6_I0_O)        0.045    -0.071 r  MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000    -0.071    MouseCtl/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X50Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.827    -0.846    MouseCtl/Inst_Ps2Interface/clk_65mhz
    SLICE_X50Y82         FDRE                                         r  MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism              0.504    -0.342    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.121    -0.221    MouseCtl/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.046%)  route 0.115ns (44.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.562    -0.602    mouse_renderer/clk_65mhz
    SLICE_X63Y82         FDRE                                         r  mouse_renderer/pixel_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  mouse_renderer/pixel_out_reg[10]/Q
                         net (fo=1, routed)           0.115    -0.346    mouse_pixel[10]
    SLICE_X65Y81         FDRE                                         r  rgb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.831    -0.842    clk_65mhz
    SLICE_X65Y81         FDRE                                         r  rgb_reg[10]/C
                         clock pessimism              0.275    -0.567    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.070    -0.497    rgb_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mouse_renderer/pixel_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            mouse_renderer/pixel_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.562    -0.602    mouse_renderer/clk_65mhz
    SLICE_X62Y82         FDRE                                         r  mouse_renderer/pixel_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  mouse_renderer/pixel_reg[10]/Q
                         net (fo=1, routed)           0.051    -0.387    mouse_renderer/pixel[10]
    SLICE_X63Y82         LUT6 (Prop_lut6_I5_O)        0.045    -0.342 r  mouse_renderer/pixel_out[10]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.342    mouse_renderer/pixel_out[10]_i_1__0_n_0
    SLICE_X63Y82         FDRE                                         r  mouse_renderer/pixel_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.831    -0.842    mouse_renderer/clk_65mhz
    SLICE_X63Y82         FDRE                                         r  mouse_renderer/pixel_out_reg[10]/C
                         clock pessimism              0.253    -0.589    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.091    -0.498    mouse_renderer/pixel_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 minesweeper/y_temp_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_numbers_reg[13][8][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.520%)  route 0.323ns (63.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.568    -0.596    minesweeper/clk_65mhz
    SLICE_X45Y95         FDRE                                         r  minesweeper/y_temp_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  minesweeper/y_temp_reg[2]_rep__1/Q
                         net (fo=121, routed)         0.323    -0.132    minesweeper/y_temp_reg[2]_rep__1_n_0
    SLICE_X53Y95         LUT5 (Prop_lut5_I2_O)        0.045    -0.087 r  minesweeper/tile_numbers[13][8][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    minesweeper/tile_numbers[13][8][1]_i_1_n_0
    SLICE_X53Y95         FDRE                                         r  minesweeper/tile_numbers_reg[13][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2421, routed)        0.834    -0.839    minesweeper/clk_65mhz
    SLICE_X53Y95         FDRE                                         r  minesweeper/tile_numbers_reg[13][8][1]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.091    -0.244    minesweeper/tile_numbers_reg[13][8][1]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.385      12.441     RAMB18_X0Y40     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         15.385      12.441     RAMB18_X0Y40     minesweeper/clear_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y26     minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y26     minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y36     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y21     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y21     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y20     minesweeper/td/three_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y20     minesweeper/td/three_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][0]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][0]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][1]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][1]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][2]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][2]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][3]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][3]_srl5/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][4]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][1]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][2]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][3]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][4]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][5]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][6]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y90     minesweeper/vcount_reg[1][7]_srl5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y81     minesweeper/hcount_reg[1][0]_srl5/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



