--- # ALPS Formula File version WW07.1 2013

 # R : R * C Residency
 # C : R * C Cdyn weight

CrClocks: R
FPS: R

EU:
  GRF:
     PS2_GA_GRF_1Read: R * C
     PS2_GA_GRF_1Write: R * C
     PS2_GRF_SEND_PATH: R * C
     PS2_GA_GRF_Floor: R * C
  Accumulator:
     PS2_Accumulator_READ: R * C
     PS2_Accumulator_WRITE: R * C

  FPU0:
     PS2_EU_FPU0:
      FPU0_mad_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp16: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_fp32: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mov_fp64: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mad_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mul_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_add_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_mac_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_sel_floatbypass: R[PS2_EU_FPU0] * R * LINEST[C,R[FPU0_toggle_rate]]
      FPU0_DP4A_exec: R[PS2_EU_FPU0] * R * C
      FPU0_mixmode_mad_fp32: R[PS2_EU_FPU0] * R * C
   
  FPU1: 
    PS2_EU_FPU1:
      FPU1_mad_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mov_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int16: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mad_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mul_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_add_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_sel_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]
      FPU1_mac_int32: R[PS2_EU_FPU1] * R * LINEST[C,R[FPU1_toggle_rate]]

  EM:
      EM_transc_fp32: R * LINEST[C,R[FPU1_toggle_rate]]

  ExtraPipe:
      ExtraPipe_DPAS_Float: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_BFloat: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]] 
      ExtraPipe_DPAS_SInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPASW_Float: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPASW_BFloat: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]] 
      ExtraPipe_DPASW_SInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPASW_UInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_UInt8: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_SInt4: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]
      ExtraPipe_DPAS_UInt4: R[Bypass_factor] * R * LINEST[C,R[DPAS_toggle_rate]]

  GA:
    PS2_GA:
      PS2_GA_Syn_FLOOR: R * C 
      PS2_GA_Syn_1Read: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_Syn_1Write: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_1Read_FPU0_dispatch: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_1Read_FPU1_dispatch: R * LINEST[C,R[GA_toggle_rate]]
      PS2_GA_1Read_DPAS_dispatch: R * LINEST[C,R[GA_toggle_rate]]
  TC:
    PS2_TC:
      PS2_TC_1Dispatch: R * C
    
GA_toggle_rate: R
FPU1_toggle_rate: R
FPU0_toggle_rate: R
DPAS_toggle_rate: R
Bypass_factor: R

L3_Bank:
  LTCD_Data:
    PS2_CAM_L3_BANK: R * C
    PS2_CAM_L3_NODE: R * C
    PS2_CAM_L3_INFRA: R * C
    PS2_CAM_ARB: R * C
    PS2_CAM_ARB_INFRA: R * C

FabricsSpine:
  SpineCompute:
    PS2_CAM_SPINE: R * C

Other:
  Others: 
    PS2_CAM_COMPUTE_ROGT: R * C
    PS2_CAM_OTHER_INFRA: R * C
    PS2_CAM_COMPRESSION: R * C
    PS2_CAM_COMP_INFRA: R * C

GAM: 
 GAMFTLB:
    PS2_CAM_GAM: R * C
    PS2_CAM_GAM_INFRA: R * C
 SQIDI:
    PS2_CAM_SQIDI: R * C
    PS2_CAM_SQIDI_INFRA: R * C

LSC:
   LSC:
    PS2_CAM_LSC: R * C
    PS0_CAM_LSC: R * C

ROW:
   ROW:
    PS2_CAM_ROW: R * C
    PS2_CAM_ROW_INFRA: R * C
