<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767171460" />
    <testcase name="test_controller_reset" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="178" time="0.0005619525909423828" sim_time_ns="150.0" ratio_time="266926.4319049639" />
    <testcase name="test_controller_receives_command" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="192" time="0.029497146606445312" sim_time_ns="97950.0" ratio_time="3320660.1745877787" />
    <testcase name="test_cmd_status" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="210" time="0.043630123138427734" sim_time_ns="165380.0" ratio_time="3790500.4181466466" />
    <testcase name="test_cmd_execute" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="245" time="0.08020901679992676" sim_time_ns="88940.0" ratio_time="1108852.8889694756" />
    <testcase name="test_cmd_write_weight" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="275" time="0.11103200912475586" sim_time_ns="444109.99999999994" ratio_time="3999837.5558619024" />
    <testcase name="test_cmd_write_act" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="300" time="0.11029410362243652" sim_time_ns="444109.9999999999" ratio_time="4026597.8453417253" />
    <testcase name="test_cmd_read_result" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="324" time="0.10409688949584961" sim_time_ns="425870.0" ratio_time="4091092.462632898" />
    <testcase name="test_cmd_read_result_signed" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="372" time="0.10467982292175293" sim_time_ns="425850.0" ratio_time="4068119.224067836" />
    <testcase name="test_multiple_commands_sequence" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="390" time="0.2804269790649414" sim_time_ns="1134050.0" ratio_time="4044011.755863819" />
    <testcase name="test_unknown_command" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="424" time="0.023735761642456055" sim_time_ns="89940.0" ratio_time="3789219.0423384057" />
    <testcase name="test_status_various_states" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="441" time="0.19501018524169922" sim_time_ns="700960.0" ratio_time="3594478.919812405" />
    <testcase name="test_weight_sequence_timing" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="471" time="0.5637192726135254" sim_time_ns="539110.0" ratio_time="956344.8088275722" />
    <testcase name="test_execute_pulse_timing" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="520" time="0.08515620231628418" sim_time_ns="88950.0" ratio_time="1044551.043617763" />
    <testcase name="test_read_result_zero" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="546" time="0.10479378700256348" sim_time_ns="425860.0" ratio_time="4063790.5374064073" />
    <testcase name="test_write_act_sequence" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="562" time="0.5707182884216309" sim_time_ns="539100.0" ratio_time="944599.132246009" />
  </testsuite>
</testsuites>