part=xa7z020-clg400-1I

[hls]
clock=100MHz
flow_target=vitis
syn.file=example.cpp
syn.top=example
tb.file=example_test.cpp
package.output.format=xo
package.output.syn=false

