{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# advanced contexts\n",
    "\n",
    "We already introduced synthesizable contexts in the form of `std.sequential` and `std.concurrent`. Since these are part of the `std` module they are not magic and receive no special treatment by the compiler. This section covers the underlying CoHDL functions and demonstrates how custom contexts can be defined."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Example is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data_in : in unsigned(7 downto 0);\n",
      "    data_valid : in std_logic;\n",
      "    data_ready : out std_logic;\n",
      "    sum : out unsigned(7 downto 0)\n",
      "    );\n",
      "end Example;\n",
      "\n",
      "\n",
      "architecture arch_Example of Example is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_data_ready : std_logic := '0';\n",
      "  signal buffer_sum : unsigned(7 downto 0) := unsigned(std_logic_vector'(\"00000000\"));\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  data_ready <= buffer_data_ready;\n",
      "  sum <= buffer_sum;\n",
      "  \n",
      "\n",
      "  proc: process(clk)\n",
      "    variable temp : unsigned(7 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      if reset = '1' then\n",
      "        buffer_sum <= unsigned(std_logic_vector'(\"00000000\"));\n",
      "        buffer_data_ready <= '0';\n",
      "      else\n",
      "        buffer_data_ready <= '0';\n",
      "        if data_valid = '1' then\n",
      "          temp := (buffer_sum) + (data_in);\n",
      "          buffer_sum <= temp;\n",
      "          buffer_data_ready <= '1';\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Example;\n"
     ]
    }
   ],
   "source": [
    "from cohdl import Entity, Port, Unsigned, Bit\n",
    "from cohdl import std\n",
    "import cohdl\n",
    "\n",
    "\n",
    "class Example(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data_in = Port.input(Unsigned[8])\n",
    "    data_valid = Port.input(Bit)\n",
    "    data_ready = Port.output(Bit, default=False)\n",
    "\n",
    "    sum = Port.output(Unsigned[8], default=0)\n",
    "\n",
    "    def architecture(self):\n",
    "        @std.sequential(std.Clock(self.clk), std.Reset(self.reset))\n",
    "        async def proc():\n",
    "            await self.data_valid\n",
    "            self.sum <<= self.sum + self.data_in\n",
    "            self.data_ready ^= True\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Example))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "`std.sequential` is built around these CoHDL builtins\n",
    "\n",
    "* `sensitivity`\n",
    "* `rising_edge`/`falling_edge`\n",
    "* `reset_context`\n",
    "* `reset_pushed`\n",
    "* `coroutine_step`\n",
    "\n",
    "the next code block shows how they can replace `std.sequential` to produce the same VHDL as before."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Example is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data_in : in unsigned(7 downto 0);\n",
      "    data_valid : in std_logic;\n",
      "    data_ready : out std_logic;\n",
      "    sum : out unsigned(7 downto 0)\n",
      "    );\n",
      "end Example;\n",
      "\n",
      "\n",
      "architecture arch_Example of Example is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_data_ready : std_logic := '0';\n",
      "  signal buffer_sum : unsigned(7 downto 0) := unsigned(std_logic_vector'(\"00000000\"));\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  data_ready <= buffer_data_ready;\n",
      "  sum <= buffer_sum;\n",
      "  \n",
      "\n",
      "  wrapper: process(clk, reset)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : unsigned(7 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      temp := reset = '1';\n",
      "      if temp then\n",
      "        buffer_sum <= unsigned(std_logic_vector'(\"00000000\"));\n",
      "        buffer_data_ready <= '0';\n",
      "      else\n",
      "        buffer_data_ready <= '0';\n",
      "        if data_valid = '1' then\n",
      "          temp_1 := (buffer_sum) + (data_in);\n",
      "          buffer_sum <= temp_1;\n",
      "          buffer_data_ready <= '1';\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Example;\n"
     ]
    }
   ],
   "source": [
    "class Example(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data_in = Port.input(Unsigned[8])\n",
    "    data_valid = Port.input(Bit)\n",
    "    data_ready = Port.output(Bit, default=False)\n",
    "\n",
    "    sum = Port.output(Unsigned[8], default=0)\n",
    "\n",
    "    def architecture(self):\n",
    "        # cohdl.sequential_context only operates on normal functions\n",
    "        # not coroutines. State machines are actually inferred by\n",
    "        # cohdl.coroutine_step.\n",
    "        async def proc():\n",
    "            await self.data_valid\n",
    "            self.sum <<= self.sum + self.data_in\n",
    "            self.data_ready ^= True\n",
    "        \n",
    "        # std.sequential wraps coroutines in normal functions\n",
    "        # and builds clock/reset code around it\n",
    "        @cohdl.sequential_context\n",
    "        def wrapper():\n",
    "            # When the compiler encounters a call to cohdl.sensitivity.list\n",
    "            # it sets the sensitivity list of the generated VHDL process.\n",
    "            # Otherwise the sensitivity list will be filled with all\n",
    "            # signals read in this context.\n",
    "            cohdl.sensitivity.list(self.clk, self.reset)\n",
    "\n",
    "            # std.sequential() adds if-rising_edge or if-falling_edge\n",
    "            # depending on the given clock argument\n",
    "            if cohdl.rising_edge(self.clk):\n",
    "                if self.reset:\n",
    "                    # the compiler replaces each call to cohdl.reset_context\n",
    "                    # with default assignments to all Signals/Variables driven\n",
    "                    # by this context\n",
    "                    cohdl.reset_context()\n",
    "                else:\n",
    "                    # cohdl.reset_pushed works like cohdl.reset_context\n",
    "                    # but only pushed (^= operator) Signals are reset\n",
    "                    cohdl.reset_pushed()\n",
    "\n",
    "                    # cohdl.coroutine_step is replaced with the state machine\n",
    "                    # inferred from the given coroutine\n",
    "                    cohdl.coroutine_step(proc())\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Example))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With that knowledge we can define our own striped down version of `std.sequential()` and apply it to coroutines.\n",
    "\n",
    "`std.sequential()` has a few more configuration parameters\n",
    "\n",
    "* rising/falling edge clocks\n",
    "* sync/async/high-active/low-active reset\n",
    "* determines if the argument is a normal function or coroutine\n",
    "\n",
    "but is otherwise implemented like the simple example."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Example is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    data_in : in unsigned(7 downto 0);\n",
      "    data_valid : in std_logic;\n",
      "    data_ready : out std_logic;\n",
      "    sum : out unsigned(7 downto 0)\n",
      "    );\n",
      "end Example;\n",
      "\n",
      "\n",
      "architecture arch_Example of Example is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_data_ready : std_logic := '0';\n",
      "  signal buffer_sum : unsigned(7 downto 0) := unsigned(std_logic_vector'(\"00000000\"));\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  data_ready <= buffer_data_ready;\n",
      "  sum <= buffer_sum;\n",
      "  \n",
      "\n",
      "  sequential_fn: process(clk, reset)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : unsigned(7 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      temp := reset = '1';\n",
      "      if temp then\n",
      "        buffer_sum <= unsigned(std_logic_vector'(\"00000000\"));\n",
      "        buffer_data_ready <= '0';\n",
      "      else\n",
      "        buffer_data_ready <= '0';\n",
      "        if data_valid = '1' then\n",
      "          temp_1 := (buffer_sum) + (data_in);\n",
      "          buffer_sum <= temp_1;\n",
      "          buffer_data_ready <= '1';\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Example;\n"
     ]
    }
   ],
   "source": [
    "def simple_sequential(clk, reset):\n",
    "    def wrapper(coro):\n",
    "\n",
    "        @cohdl.sequential_context\n",
    "        def sequential_fn():\n",
    "            cohdl.sensitivity.list(clk, reset)\n",
    "\n",
    "            if cohdl.rising_edge(clk):\n",
    "                if reset:\n",
    "                    cohdl.reset_context()\n",
    "                else:\n",
    "                    cohdl.reset_pushed()\n",
    "                    cohdl.coroutine_step(coro())\n",
    "    \n",
    "    return wrapper\n",
    "            \n",
    "\n",
    "class Example(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "\n",
    "    data_in = Port.input(Unsigned[8])\n",
    "    data_valid = Port.input(Bit)\n",
    "    data_ready = Port.output(Bit, default=False)\n",
    "\n",
    "    sum = Port.output(Unsigned[8], default=0)\n",
    "\n",
    "    def architecture(self):\n",
    "        @simple_sequential(self.clk, self.reset)\n",
    "        async def proc():\n",
    "            await self.data_valid\n",
    "            self.sum <<= self.sum + self.data_in\n",
    "            self.data_ready ^= True\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Example))"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "That explains the difference between `std.sequential` and the fundamental `cohdl.sequential_context`. `std.concurrent` only exists for symmetry with `std.sequential` and is otherwise equivalent to `cohdl.concurrent_context`.\n",
    "\n",
    "`std.sequential` should cover more than 95% of all use cases. However sometimes the added flexibility of the underlying API is needed. For example the code below defines a design where the state machine is only advanced when an enable signal is set."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "library ieee;\n",
      "use ieee.std_logic_1164.all;\n",
      "use ieee.numeric_std.all;\n",
      "\n",
      "\n",
      "entity Example is\n",
      "  port (\n",
      "    clk : in std_logic;\n",
      "    reset : in std_logic;\n",
      "    enable : in std_logic;\n",
      "    data_in : in unsigned(7 downto 0);\n",
      "    data_valid : in std_logic;\n",
      "    data_ready : out std_logic;\n",
      "    sum : out unsigned(7 downto 0)\n",
      "    );\n",
      "end Example;\n",
      "\n",
      "\n",
      "architecture arch_Example of Example is\n",
      "  function cohdl_bool_to_std_logic(inp: boolean) return std_logic is\n",
      "  begin\n",
      "    if inp then\n",
      "      return('1');\n",
      "    else\n",
      "      return('0');\n",
      "    end if;\n",
      "  end function cohdl_bool_to_std_logic;\n",
      "  signal buffer_data_ready : std_logic := '0';\n",
      "  signal buffer_sum : unsigned(7 downto 0) := unsigned(std_logic_vector'(\"00000000\"));\n",
      "begin\n",
      "  \n",
      "  -- CONCURRENT BLOCK (buffer assignment)\n",
      "  data_ready <= buffer_data_ready;\n",
      "  sum <= buffer_sum;\n",
      "  \n",
      "\n",
      "  sequential_fn: process(clk, reset)\n",
      "    variable temp : boolean;\n",
      "    variable temp_1 : boolean;\n",
      "    variable temp_2 : unsigned(7 downto 0);\n",
      "  begin\n",
      "    if rising_edge(clk) then\n",
      "      temp := reset = '1';\n",
      "      if temp then\n",
      "        buffer_sum <= unsigned(std_logic_vector'(\"00000000\"));\n",
      "        buffer_data_ready <= '0';\n",
      "      else\n",
      "        buffer_data_ready <= '0';\n",
      "        temp_1 := enable = '1';\n",
      "        if temp_1 then\n",
      "          if data_valid = '1' then\n",
      "            temp_2 := (buffer_sum) + (data_in);\n",
      "            buffer_sum <= temp_2;\n",
      "            buffer_data_ready <= '1';\n",
      "          end if;\n",
      "        end if;\n",
      "      end if;\n",
      "    end if;\n",
      "  end process;\n",
      "end architecture arch_Example;\n"
     ]
    }
   ],
   "source": [
    "def enabled_sequential(clk, reset, enable):\n",
    "    def wrapper(coro):\n",
    "\n",
    "        @cohdl.sequential_context\n",
    "        def sequential_fn():\n",
    "            cohdl.sensitivity.list(clk, reset)\n",
    "\n",
    "            if cohdl.rising_edge(clk):\n",
    "                if reset:\n",
    "                    cohdl.reset_context()\n",
    "                else:\n",
    "                    cohdl.reset_pushed()\n",
    "\n",
    "                    if enable:\n",
    "                        # only advance the state machine\n",
    "                        # when enable is true\n",
    "                        cohdl.coroutine_step(coro())\n",
    "    \n",
    "    return wrapper\n",
    "\n",
    "class Example(Entity):\n",
    "    clk = Port.input(Bit)\n",
    "    reset = Port.input(Bit)\n",
    "    enable = Port.input(Bit)\n",
    "\n",
    "    data_in = Port.input(Unsigned[8])\n",
    "    data_valid = Port.input(Bit)\n",
    "    data_ready = Port.output(Bit, default=False)\n",
    "\n",
    "    sum = Port.output(Unsigned[8], default=0)\n",
    "\n",
    "    def architecture(self):\n",
    "        @enabled_sequential(self.clk, self.reset, self.enable)\n",
    "        async def proc():\n",
    "            await self.data_valid\n",
    "            self.sum <<= self.sum + self.data_in\n",
    "            self.data_ready ^= True\n",
    "\n",
    "print(std.VhdlCompiler.to_string(Example))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.1"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "60ab8bcd754584b08389d6b054437a32e700a496bfd0359bc451192bf91e662c"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
