Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  2 14:10:12 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.079        0.000                      0                  232        0.150        0.000                      0                  232        3.000        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       41.379        0.000                      0                  173        0.249        0.000                      0                  173       49.500        0.000                       0                    90  
  clk_out2_design_1_clk_wiz_0_0        6.763        0.000                      0                   35        0.188        0.000                      0                   35        5.750        0.000                       0                    37  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        5.079        0.000                      0                   59        0.150        0.000                      0                   59  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       41.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.931ns  (logic 23.516ns (40.593%)  route 34.415ns (59.407%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 98.735 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.588    57.325    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    98.735    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[0]/C
                         clock pessimism              0.588    99.323    
                         clock uncertainty           -0.190    99.133    
    SLICE_X39Y28         FDSE (Setup_fdse_C_S)       -0.429    98.704    design_1_i/hsv_to_rgb_0/inst/G_reg[0]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -57.325    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.931ns  (logic 23.516ns (40.593%)  route 34.415ns (59.407%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 98.735 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.588    57.325    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    98.735    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                         clock pessimism              0.588    99.323    
                         clock uncertainty           -0.190    99.133    
    SLICE_X39Y28         FDSE (Setup_fdse_C_S)       -0.429    98.704    design_1_i/hsv_to_rgb_0/inst/G_reg[4]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -57.325    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.931ns  (logic 23.516ns (40.593%)  route 34.415ns (59.407%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 98.735 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.588    57.325    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    98.735    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[5]/C
                         clock pessimism              0.588    99.323    
                         clock uncertainty           -0.190    99.133    
    SLICE_X39Y28         FDSE (Setup_fdse_C_S)       -0.429    98.704    design_1_i/hsv_to_rgb_0/inst/G_reg[5]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -57.325    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.931ns  (logic 23.516ns (40.593%)  route 34.415ns (59.407%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 98.735 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.588    57.325    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.566    98.735    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y28         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[6]/C
                         clock pessimism              0.588    99.323    
                         clock uncertainty           -0.190    99.133    
    SLICE_X39Y28         FDSE (Setup_fdse_C_S)       -0.429    98.704    design_1_i/hsv_to_rgb_0/inst/G_reg[6]
  -------------------------------------------------------------------
                         required time                         98.704    
                         arrival time                         -57.325    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.834ns  (logic 23.516ns (40.661%)  route 34.318ns (59.339%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 98.733 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.491    57.228    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.564    98.733    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
                         clock pessimism              0.588    99.321    
                         clock uncertainty           -0.190    99.131    
    SLICE_X38Y27         FDSE (Setup_fdse_C_S)       -0.524    98.607    design_1_i/hsv_to_rgb_0/inst/G_reg[1]
  -------------------------------------------------------------------
                         required time                         98.607    
                         arrival time                         -57.228    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.834ns  (logic 23.516ns (40.661%)  route 34.318ns (59.339%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 98.733 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.491    57.228    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.564    98.733    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                         clock pessimism              0.588    99.321    
                         clock uncertainty           -0.190    99.131    
    SLICE_X38Y27         FDSE (Setup_fdse_C_S)       -0.524    98.607    design_1_i/hsv_to_rgb_0/inst/G_reg[2]
  -------------------------------------------------------------------
                         required time                         98.607    
                         arrival time                         -57.228    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.379ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.834ns  (logic 23.516ns (40.661%)  route 34.318ns (59.339%))
  Logic Levels:           65  (CARRY4=35 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=8)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 98.733 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.715    26.624    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X24Y15         LUT6 (Prop_lut6_I1_O)        0.124    26.748 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303/O
                         net (fo=1, routed)           0.000    26.748    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1303_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    27.128 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095/CO[3]
                         net (fo=1, routed)           0.000    27.128    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1095_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.451 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324/O[1]
                         net (fo=12, routed)          1.251    28.703    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_324_n_6
    SLICE_X24Y25         LUT2 (Prop_lut2_I1_O)        0.306    29.009 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110/O
                         net (fo=1, routed)           0.000    29.009    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1110_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.652 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921/O[3]
                         net (fo=4, routed)           1.155    30.807    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_921_n_4
    SLICE_X21Y26         LUT6 (Prop_lut6_I3_O)        0.307    31.114 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_705/O
                         net (fo=2, routed)           0.903    32.017    design_1_i/hsv_to_rgb_0/inst/R[6]_i_705_n_0
    SLICE_X23Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.141 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_709/O
                         net (fo=1, routed)           0.000    32.141    design_1_i/hsv_to_rgb_0/inst/R[6]_i_709_n_0
    SLICE_X23Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.691 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484/CO[3]
                         net (fo=1, routed)           0.000    32.691    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_484_n_0
    SLICE_X23Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.025 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483/O[1]
                         net (fo=16, routed)          1.243    34.268    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_483_n_6
    SLICE_X20Y33         LUT1 (Prop_lut1_I0_O)        0.303    34.571 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_723/O
                         net (fo=1, routed)           0.000    34.571    design_1_i/hsv_to_rgb_0/inst/R[6]_i_723_n_0
    SLICE_X20Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.947 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489/CO[3]
                         net (fo=1, routed)           0.000    34.947    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_489_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.064 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450/CO[3]
                         net (fo=1, routed)           0.000    35.064    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_450_n_0
    SLICE_X20Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.303 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181/O[2]
                         net (fo=13, routed)          1.778    37.081    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_181_n_5
    SLICE_X22Y40         LUT3 (Prop_lut3_I0_O)        0.329    37.410 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_481/O
                         net (fo=12, routed)          0.989    38.399    design_1_i/hsv_to_rgb_0/inst/R[6]_i_481_n_0
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.326    38.725 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_142/O
                         net (fo=2, routed)           0.820    39.545    design_1_i/hsv_to_rgb_0/inst/R[0]_i_142_n_0
    SLICE_X22Y36         LUT6 (Prop_lut6_I1_O)        0.124    39.669 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_146/O
                         net (fo=1, routed)           0.000    39.669    design_1_i/hsv_to_rgb_0/inst/R[0]_i_146_n_0
    SLICE_X22Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.219 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61/CO[3]
                         net (fo=1, routed)           0.000    40.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_61_n_0
    SLICE_X22Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.333 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98/CO[3]
                         net (fo=1, routed)           0.000    40.333    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_98_n_0
    SLICE_X22Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    40.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90/O[1]
                         net (fo=2, routed)           1.574    42.241    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_90_n_6
    SLICE_X13Y36         LUT5 (Prop_lut5_I0_O)        0.303    42.544 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_30/O
                         net (fo=2, routed)           0.586    43.130    design_1_i/hsv_to_rgb_0/inst/R[6]_i_30_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    43.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_34/O
                         net (fo=1, routed)           0.000    43.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_34_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.634 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.634    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_12_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.853 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883/O[0]
                         net (fo=9, routed)           1.597    45.451    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_883_n_7
    SLICE_X26Y38         LUT3 (Prop_lut3_I1_O)        0.295    45.746 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_875/O
                         net (fo=1, routed)           0.769    46.515    design_1_i/hsv_to_rgb_0/inst/R[6]_i_875_n_0
    SLICE_X25Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673/CO[3]
                         net (fo=1, routed)           0.000    46.900    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_673_n_0
    SLICE_X25Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.014 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455/CO[3]
                         net (fo=1, routed)           0.000    47.014    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_455_n_0
    SLICE_X25Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.348 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186/O[1]
                         net (fo=3, routed)           0.432    47.780    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_186_n_6
    SLICE_X23Y40         LUT4 (Prop_lut4_I0_O)        0.303    48.083 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_443/O
                         net (fo=1, routed)           0.940    49.023    design_1_i/hsv_to_rgb_0/inst/R[6]_i_443_n_0
    SLICE_X24Y38         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    49.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171/CO[3]
                         net (fo=1, routed)           0.000    49.543    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_171_n_0
    SLICE_X24Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.660 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75/CO[3]
                         net (fo=1, routed)           0.000    49.660    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_75_n_0
    SLICE_X24Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.817 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26/CO[1]
                         net (fo=7, routed)           1.387    51.204    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_26_n_2
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.332    51.536 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_11/O
                         net (fo=6, routed)           0.318    51.854    design_1_i/hsv_to_rgb_0/inst/R[6]_i_11_n_0
    SLICE_X30Y32         LUT5 (Prop_lut5_I3_O)        0.124    51.978 f  design_1_i/hsv_to_rgb_0/inst/R[2]_i_7/O
                         net (fo=5, routed)           0.977    52.955    design_1_i/hsv_to_rgb_0/inst/R[2]_i_7_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I3_O)        0.124    53.079 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=2, routed)           0.901    53.981    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124    54.105 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=3, routed)           0.813    54.918    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X39Y31         LUT5 (Prop_lut5_I4_O)        0.152    55.070 r  design_1_i/hsv_to_rgb_0/inst/G[7]_i_2/O
                         net (fo=2, routed)           1.340    56.411    design_1_i/hsv_to_rgb_0/inst/G[7]_i_2_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.326    56.737 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_1/O
                         net (fo=7, routed)           0.491    57.228    design_1_i/hsv_to_rgb_0/inst/G[6]_i_1_n_0
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.564    98.733    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                         clock pessimism              0.588    99.321    
                         clock uncertainty           -0.190    99.131    
    SLICE_X38Y27         FDSE (Setup_fdse_C_S)       -0.524    98.607    design_1_i/hsv_to_rgb_0/inst/G_reg[3]
  -------------------------------------------------------------------
                         required time                         98.607    
                         arrival time                         -57.228    
  -------------------------------------------------------------------
                         slack                                 41.379    

Slack (MET) :             41.833ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.518ns  (logic 23.105ns (40.170%)  route 34.413ns (59.830%))
  Logic Levels:           61  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 98.738 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.725    26.634    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.758 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_415/O
                         net (fo=1, routed)           0.000    26.758    design_1_i/hsv_to_rgb_0/inst/R[5]_i_415_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_366/CO[3]
                         net (fo=1, routed)           0.000    27.308    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_366_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.642 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_303/O[1]
                         net (fo=12, routed)          1.846    29.488    design_1_i/hsv_to_rgb_0/inst/p_0_in[13]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.303    29.791 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_369/O
                         net (fo=1, routed)           0.000    29.791    design_1_i/hsv_to_rgb_0/inst/R[5]_i_369_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.371 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_293/O[2]
                         net (fo=4, routed)           1.318    31.689    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_293_n_5
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.302    31.991 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_205/O
                         net (fo=2, routed)           0.811    32.802    design_1_i/hsv_to_rgb_0/inst/R[5]_i_205_n_0
    SLICE_X31Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.926 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_209/O
                         net (fo=1, routed)           0.000    32.926    design_1_i/hsv_to_rgb_0/inst/R[5]_i_209_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.458 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.458    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_118_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.771 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_52/O[3]
                         net (fo=18, routed)          1.177    34.948    design_1_i/hsv_to_rgb_0/inst/p_1_in[26]
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.306    35.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_274/O
                         net (fo=1, routed)           0.000    35.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_274_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.894 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_122/O[3]
                         net (fo=20, routed)          2.334    38.228    design_1_i/hsv_to_rgb_0/inst/R3[28]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.328    38.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_565/O
                         net (fo=7, routed)           1.206    39.762    design_1_i/hsv_to_rgb_0/inst/R[6]_i_565_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.328    40.090 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_331/O
                         net (fo=1, routed)           0.000    40.090    design_1_i/hsv_to_rgb_0/inst/R[6]_i_331_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.640 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_140/CO[3]
                         net (fo=1, routed)           0.000    40.640    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_140_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.754 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_132/CO[3]
                         net (fo=1, routed)           0.000    40.754    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_132_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.976 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1322/O[0]
                         net (fo=2, routed)           1.568    42.544    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1322_n_7
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.299    42.843 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1147/O
                         net (fo=2, routed)           0.801    43.644    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1147_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124    43.768 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1151/O
                         net (fo=1, routed)           0.000    43.768    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1151_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.348 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_949/O[2]
                         net (fo=9, routed)           1.148    45.496    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_949_n_5
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.302    45.798 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_941/O
                         net (fo=1, routed)           0.630    46.428    design_1_i/hsv_to_rgb_0/inst/R[6]_i_941_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    46.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_744/CO[3]
                         net (fo=1, routed)           0.000    46.824    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_744_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.941 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_524/CO[3]
                         net (fo=1, routed)           0.000    46.941    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_524_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    47.256 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_276/O[3]
                         net (fo=3, routed)           1.389    48.645    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_276_n_4
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.307    48.952 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_510/O
                         net (fo=1, routed)           0.632    49.584    design_1_i/hsv_to_rgb_0/inst/R[6]_i_510_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    49.969 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_261/CO[3]
                         net (fo=1, routed)           0.000    49.969    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_261_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.083 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    50.083    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_117_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.240 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_45/CO[1]
                         net (fo=7, routed)           1.365    51.605    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_45_n_2
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.329    51.934 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_17/O
                         net (fo=6, routed)           0.474    52.408    design_1_i/hsv_to_rgb_0/inst/R[6]_i_17_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124    52.532 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_8/O
                         net (fo=1, routed)           0.837    53.370    design_1_i/hsv_to_rgb_0/inst/R[1]_i_8_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124    53.494 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_4/O
                         net (fo=3, routed)           0.612    54.106    design_1_i/hsv_to_rgb_0/inst/R[1]_i_4_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.150    54.256 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=2, routed)           0.967    55.223    design_1_i/hsv_to_rgb_0/inst/R[1]_i_1_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.328    55.551 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=2, routed)           0.877    56.428    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    56.552 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=7, routed)           0.360    56.912    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1_n_0
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.569    98.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                         clock pessimism              0.626    99.364    
                         clock uncertainty           -0.190    99.174    
    SLICE_X40Y31         FDSE (Setup_fdse_C_S)       -0.429    98.745    design_1_i/hsv_to_rgb_0/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         98.745    
                         arrival time                         -56.912    
  -------------------------------------------------------------------
                         slack                                 41.833    

Slack (MET) :             41.833ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.518ns  (logic 23.105ns (40.170%)  route 34.413ns (59.830%))
  Logic Levels:           61  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 98.738 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.725    26.634    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.758 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_415/O
                         net (fo=1, routed)           0.000    26.758    design_1_i/hsv_to_rgb_0/inst/R[5]_i_415_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_366/CO[3]
                         net (fo=1, routed)           0.000    27.308    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_366_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.642 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_303/O[1]
                         net (fo=12, routed)          1.846    29.488    design_1_i/hsv_to_rgb_0/inst/p_0_in[13]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.303    29.791 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_369/O
                         net (fo=1, routed)           0.000    29.791    design_1_i/hsv_to_rgb_0/inst/R[5]_i_369_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.371 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_293/O[2]
                         net (fo=4, routed)           1.318    31.689    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_293_n_5
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.302    31.991 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_205/O
                         net (fo=2, routed)           0.811    32.802    design_1_i/hsv_to_rgb_0/inst/R[5]_i_205_n_0
    SLICE_X31Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.926 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_209/O
                         net (fo=1, routed)           0.000    32.926    design_1_i/hsv_to_rgb_0/inst/R[5]_i_209_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.458 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.458    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_118_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.771 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_52/O[3]
                         net (fo=18, routed)          1.177    34.948    design_1_i/hsv_to_rgb_0/inst/p_1_in[26]
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.306    35.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_274/O
                         net (fo=1, routed)           0.000    35.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_274_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.894 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_122/O[3]
                         net (fo=20, routed)          2.334    38.228    design_1_i/hsv_to_rgb_0/inst/R3[28]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.328    38.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_565/O
                         net (fo=7, routed)           1.206    39.762    design_1_i/hsv_to_rgb_0/inst/R[6]_i_565_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.328    40.090 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_331/O
                         net (fo=1, routed)           0.000    40.090    design_1_i/hsv_to_rgb_0/inst/R[6]_i_331_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.640 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_140/CO[3]
                         net (fo=1, routed)           0.000    40.640    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_140_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.754 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_132/CO[3]
                         net (fo=1, routed)           0.000    40.754    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_132_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.976 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1322/O[0]
                         net (fo=2, routed)           1.568    42.544    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1322_n_7
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.299    42.843 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1147/O
                         net (fo=2, routed)           0.801    43.644    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1147_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124    43.768 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1151/O
                         net (fo=1, routed)           0.000    43.768    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1151_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.348 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_949/O[2]
                         net (fo=9, routed)           1.148    45.496    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_949_n_5
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.302    45.798 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_941/O
                         net (fo=1, routed)           0.630    46.428    design_1_i/hsv_to_rgb_0/inst/R[6]_i_941_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    46.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_744/CO[3]
                         net (fo=1, routed)           0.000    46.824    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_744_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.941 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_524/CO[3]
                         net (fo=1, routed)           0.000    46.941    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_524_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    47.256 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_276/O[3]
                         net (fo=3, routed)           1.389    48.645    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_276_n_4
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.307    48.952 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_510/O
                         net (fo=1, routed)           0.632    49.584    design_1_i/hsv_to_rgb_0/inst/R[6]_i_510_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    49.969 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_261/CO[3]
                         net (fo=1, routed)           0.000    49.969    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_261_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.083 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    50.083    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_117_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.240 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_45/CO[1]
                         net (fo=7, routed)           1.365    51.605    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_45_n_2
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.329    51.934 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_17/O
                         net (fo=6, routed)           0.474    52.408    design_1_i/hsv_to_rgb_0/inst/R[6]_i_17_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124    52.532 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_8/O
                         net (fo=1, routed)           0.837    53.370    design_1_i/hsv_to_rgb_0/inst/R[1]_i_8_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124    53.494 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_4/O
                         net (fo=3, routed)           0.612    54.106    design_1_i/hsv_to_rgb_0/inst/R[1]_i_4_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.150    54.256 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=2, routed)           0.967    55.223    design_1_i/hsv_to_rgb_0/inst/R[1]_i_1_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.328    55.551 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=2, routed)           0.877    56.428    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    56.552 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=7, routed)           0.360    56.912    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1_n_0
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.569    98.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                         clock pessimism              0.626    99.364    
                         clock uncertainty           -0.190    99.174    
    SLICE_X40Y31         FDSE (Setup_fdse_C_S)       -0.429    98.745    design_1_i/hsv_to_rgb_0/inst/R_reg[3]
  -------------------------------------------------------------------
                         required time                         98.745    
                         arrival time                         -56.912    
  -------------------------------------------------------------------
                         slack                                 41.833    

Slack (MET) :             41.833ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        57.518ns  (logic 23.105ns (40.170%)  route 34.413ns (59.830%))
  Logic Levels:           61  (CARRY4=32 DSP48E1=2 LUT1=1 LUT2=3 LUT3=6 LUT4=5 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 98.738 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.752    -0.606    design_1_i/BTNs_test_0/inst/clk
    SLICE_X42Y36         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.518    -0.088 r  design_1_i/BTNs_test_0/inst/H_reg[7]/Q
                         net (fo=28, routed)          1.493     1.404    design_1_i/hsv_to_rgb_0/inst/H[7]
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.152     1.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_105/O
                         net (fo=6, routed)           0.589     2.145    design_1_i/hsv_to_rgb_0/inst_n_49
    SLICE_X42Y34         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.749     2.894 r  design_1_i/hsv_to_rgb_0/R6__1_i_51/O[2]
                         net (fo=1, routed)           0.287     3.181    design_1_i/hsv_to_rgb_0/inst/H[6][1]
    SLICE_X41Y34         LUT2 (Prop_lut2_I1_O)        0.301     3.482 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_36/O
                         net (fo=1, routed)           0.000     3.482    design_1_i/hsv_to_rgb_0/inst/R6__1_i_36_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.730 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_11/O[2]
                         net (fo=4, routed)           0.972     4.702    design_1_i/hsv_to_rgb_0/inst/R6__1_i_11_n_5
    SLICE_X38Y32         LUT5 (Prop_lut5_I4_O)        0.302     5.004 r  design_1_i/hsv_to_rgb_0/inst/R6__1_i_3/O
                         net (fo=1, routed)           1.280     6.283    design_1_i/hsv_to_rgb_0/inst/R6__1_i_3_n_0
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    10.134 r  design_1_i/hsv_to_rgb_0/inst/R6__1/PCOUT[47]
                         net (fo=1, routed)           0.002    10.136    design_1_i/hsv_to_rgb_0/inst/R6__1_n_106
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.654 r  design_1_i/hsv_to_rgb_0/inst/R6__2/P[0]
                         net (fo=15, routed)          1.806    13.461    design_1_i/hsv_to_rgb_0/inst/R6__2_n_105
    SLICE_X28Y13         LUT3 (Prop_lut3_I1_O)        0.153    13.614 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_859/O
                         net (fo=4, routed)           0.440    14.054    design_1_i/hsv_to_rgb_0/inst/R[0]_i_859_n_0
    SLICE_X27Y12         LUT4 (Prop_lut4_I0_O)        0.331    14.385 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_899/O
                         net (fo=1, routed)           0.000    14.385    design_1_i/hsv_to_rgb_0/inst/R[0]_i_899_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.786 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872/CO[3]
                         net (fo=1, routed)           0.000    14.786    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_872_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.900 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853/CO[3]
                         net (fo=1, routed)           0.000    14.900    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_853_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.213 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852/O[3]
                         net (fo=2, routed)           1.007    16.219    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_852_n_4
    SLICE_X26Y12         LUT3 (Prop_lut3_I2_O)        0.336    16.555 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_808/O
                         net (fo=2, routed)           0.811    17.367    design_1_i/hsv_to_rgb_0/inst/R[0]_i_808_n_0
    SLICE_X26Y12         LUT4 (Prop_lut4_I3_O)        0.327    17.694 r  design_1_i/hsv_to_rgb_0/inst/R[0]_i_811/O
                         net (fo=1, routed)           0.000    17.694    design_1_i/hsv_to_rgb_0/inst/R[0]_i_811_n_0
    SLICE_X26Y12         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    18.095 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770/CO[3]
                         net (fo=1, routed)           0.000    18.095    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_770_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.209 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700/CO[3]
                         net (fo=1, routed)           0.000    18.209    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_700_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.543 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699/O[1]
                         net (fo=6, routed)           1.856    20.399    design_1_i/hsv_to_rgb_0/inst/R_reg[0]_i_699_n_6
    SLICE_X26Y2          LUT2 (Prop_lut2_I0_O)        0.303    20.702 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_524/O
                         net (fo=1, routed)           0.000    20.702    design_1_i/hsv_to_rgb_0/inst/R[5]_i_524_n_0
    SLICE_X26Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.103 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509/CO[3]
                         net (fo=1, routed)           0.000    21.103    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_509_n_0
    SLICE_X26Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.217 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495/CO[3]
                         net (fo=1, routed)           0.000    21.217    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_495_n_0
    SLICE_X26Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473/CO[3]
                         net (fo=1, routed)           0.000    21.331    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_473_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.445 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437/CO[3]
                         net (fo=1, routed)           0.000    21.445    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_437_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.667 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406/O[0]
                         net (fo=3, routed)           0.871    22.538    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_406_n_7
    SLICE_X27Y6          LUT4 (Prop_lut4_I1_O)        0.299    22.837 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_435/O
                         net (fo=1, routed)           0.000    22.837    design_1_i/hsv_to_rgb_0/inst/R[5]_i_435_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.387 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397/CO[3]
                         net (fo=1, routed)           0.000    23.387    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_397_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.501 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343/CO[3]
                         net (fo=1, routed)           0.000    23.501    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_343_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.658 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274/CO[1]
                         net (fo=5, routed)           0.922    24.580    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_274_n_2
    SLICE_X27Y20         LUT3 (Prop_lut3_I0_O)        0.329    24.909 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_277/O
                         net (fo=50, routed)          1.725    26.634    design_1_i/hsv_to_rgb_0/inst/R[5]_i_277_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I1_O)        0.124    26.758 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_415/O
                         net (fo=1, routed)           0.000    26.758    design_1_i/hsv_to_rgb_0/inst/R[5]_i_415_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.308 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_366/CO[3]
                         net (fo=1, routed)           0.000    27.308    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_366_n_0
    SLICE_X25Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.642 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_303/O[1]
                         net (fo=12, routed)          1.846    29.488    design_1_i/hsv_to_rgb_0/inst/p_0_in[13]
    SLICE_X29Y25         LUT2 (Prop_lut2_I1_O)        0.303    29.791 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_369/O
                         net (fo=1, routed)           0.000    29.791    design_1_i/hsv_to_rgb_0/inst/R[5]_i_369_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    30.371 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_293/O[2]
                         net (fo=4, routed)           1.318    31.689    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_293_n_5
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.302    31.991 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_205/O
                         net (fo=2, routed)           0.811    32.802    design_1_i/hsv_to_rgb_0/inst/R[5]_i_205_n_0
    SLICE_X31Y26         LUT5 (Prop_lut5_I0_O)        0.124    32.926 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_209/O
                         net (fo=1, routed)           0.000    32.926    design_1_i/hsv_to_rgb_0/inst/R[5]_i_209_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.458 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.458    design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_118_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    33.771 f  design_1_i/hsv_to_rgb_0/inst/R_reg[5]_i_52/O[3]
                         net (fo=18, routed)          1.177    34.948    design_1_i/hsv_to_rgb_0/inst/p_1_in[26]
    SLICE_X33Y35         LUT1 (Prop_lut1_I0_O)        0.306    35.254 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_274/O
                         net (fo=1, routed)           0.000    35.254    design_1_i/hsv_to_rgb_0/inst/R[6]_i_274_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    35.894 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_122/O[3]
                         net (fo=20, routed)          2.334    38.228    design_1_i/hsv_to_rgb_0/inst/R3[28]
    SLICE_X34Y46         LUT3 (Prop_lut3_I0_O)        0.328    38.556 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_565/O
                         net (fo=7, routed)           1.206    39.762    design_1_i/hsv_to_rgb_0/inst/R[6]_i_565_n_0
    SLICE_X31Y40         LUT6 (Prop_lut6_I1_O)        0.328    40.090 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_331/O
                         net (fo=1, routed)           0.000    40.090    design_1_i/hsv_to_rgb_0/inst/R[6]_i_331_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.640 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_140/CO[3]
                         net (fo=1, routed)           0.000    40.640    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_140_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.754 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_132/CO[3]
                         net (fo=1, routed)           0.000    40.754    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_132_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.976 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1322/O[0]
                         net (fo=2, routed)           1.568    42.544    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_1322_n_7
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.299    42.843 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1147/O
                         net (fo=2, routed)           0.801    43.644    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1147_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I0_O)        0.124    43.768 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1151/O
                         net (fo=1, routed)           0.000    43.768    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1151_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    44.348 f  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_949/O[2]
                         net (fo=9, routed)           1.148    45.496    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_949_n_5
    SLICE_X40Y44         LUT3 (Prop_lut3_I0_O)        0.302    45.798 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_941/O
                         net (fo=1, routed)           0.630    46.428    design_1_i/hsv_to_rgb_0/inst/R[6]_i_941_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    46.824 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_744/CO[3]
                         net (fo=1, routed)           0.000    46.824    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_744_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.941 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_524/CO[3]
                         net (fo=1, routed)           0.000    46.941    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_524_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    47.256 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_276/O[3]
                         net (fo=3, routed)           1.389    48.645    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_276_n_4
    SLICE_X31Y44         LUT4 (Prop_lut4_I0_O)        0.307    48.952 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_510/O
                         net (fo=1, routed)           0.632    49.584    design_1_i/hsv_to_rgb_0/inst/R[6]_i_510_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    49.969 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_261/CO[3]
                         net (fo=1, routed)           0.000    49.969    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_261_n_0
    SLICE_X33Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.083 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_117/CO[3]
                         net (fo=1, routed)           0.000    50.083    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_117_n_0
    SLICE_X33Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.240 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_45/CO[1]
                         net (fo=7, routed)           1.365    51.605    design_1_i/hsv_to_rgb_0/inst/R_reg[6]_i_45_n_2
    SLICE_X38Y36         LUT4 (Prop_lut4_I0_O)        0.329    51.934 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_17/O
                         net (fo=6, routed)           0.474    52.408    design_1_i/hsv_to_rgb_0/inst/R[6]_i_17_n_0
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124    52.532 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_8/O
                         net (fo=1, routed)           0.837    53.370    design_1_i/hsv_to_rgb_0/inst/R[1]_i_8_n_0
    SLICE_X37Y29         LUT5 (Prop_lut5_I4_O)        0.124    53.494 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_4/O
                         net (fo=3, routed)           0.612    54.106    design_1_i/hsv_to_rgb_0/inst/R[1]_i_4_n_0
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.150    54.256 f  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=2, routed)           0.967    55.223    design_1_i/hsv_to_rgb_0/inst/R[1]_i_1_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I5_O)        0.328    55.551 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_3/O
                         net (fo=2, routed)           0.877    56.428    design_1_i/hsv_to_rgb_0/inst/R[7]_i_3_n_0
    SLICE_X40Y32         LUT6 (Prop_lut6_I1_O)        0.124    56.552 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=7, routed)           0.360    56.912    design_1_i/hsv_to_rgb_0/inst/R[6]_i_1_n_0
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.569    98.738    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[4]/C
                         clock pessimism              0.626    99.364    
                         clock uncertainty           -0.190    99.174    
    SLICE_X40Y31         FDSE (Setup_fdse_C_S)       -0.429    98.745    design_1_i/hsv_to_rgb_0/inst/R_reg[4]
  -------------------------------------------------------------------
                         required time                         98.745    
                         arrival time                         -56.912    
  -------------------------------------------------------------------
                         slack                                 41.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/H_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/H_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.265ns (74.936%)  route 0.089ns (25.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.590    -0.470    design_1_i/BTNs_test_0/inst/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  design_1_i/BTNs_test_0/inst/H_reg[0]/Q
                         net (fo=4, routed)           0.089    -0.241    design_1_i/BTNs_test_0/inst/H[0]
    SLICE_X40Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.117 r  design_1_i/BTNs_test_0/inst/h1_carry_i_4/O[1]
                         net (fo=1, routed)           0.000    -0.117    design_1_i/BTNs_test_0/inst/h2[1]
    SLICE_X40Y35         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X40Y35         FDRE                                         r  design_1_i/BTNs_test_0/inst/H_reg[1]/C
                         clock pessimism              0.234    -0.470    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.105    -0.365    design_1_i/BTNs_test_0/inst/H_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588    -0.472    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/Q
                         net (fo=2, routed)           0.118    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[3]
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[0]_i_1_n_4
    SLICE_X41Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y54         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[3]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y54         FDRE (Hold_fdre_C_D)         0.105    -0.367    design_1_i/BTNs_test_0/inst/counter1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588    -0.472    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.212    design_1_i/BTNs_test_0/inst/counter1_reg[11]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.104 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.104    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_4
    SLICE_X41Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[11]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.105    -0.367    design_1_i/BTNs_test_0/inst/counter1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[15]
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[12]_i_1_n_4
    SLICE_X41Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y57         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[19]
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[16]_i_1_n_4
    SLICE_X41Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y58         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[19]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/Q
                         net (fo=2, routed)           0.119    -0.213    design_1_i/BTNs_test_0/inst/counter1_reg[23]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.105 r  design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/BTNs_test_0/inst/counter1_reg[20]_i_1_n_4
    SLICE_X41Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.857    -0.706    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y59         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[23]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X41Y59         FDRE (Hold_fdre_C_D)         0.105    -0.368    design_1_i/BTNs_test_0/inst/counter1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[27]
    SLICE_X41Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[24]_i_1_n_4
    SLICE_X41Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y60         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[27]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/Q
                         net (fo=2, routed)           0.119    -0.214    design_1_i/BTNs_test_0/inst/counter1_reg[31]
    SLICE_X41Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.106 r  design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.106    design_1_i/BTNs_test_0/inst/counter1_reg[28]_i_1_n_4
    SLICE_X41Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.856    -0.707    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y61         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[31]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X41Y61         FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/BTNs_test_0/inst/counter1_reg[31]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588    -0.472    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.212    design_1_i/BTNs_test_0/inst/counter1_reg[7]
    SLICE_X41Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.104 r  design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.104    design_1_i/BTNs_test_0/inst/counter1_reg[4]_i_1_n_4
    SLICE_X41Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y55         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[7]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y55         FDRE (Hold_fdre_C_D)         0.105    -0.367    design_1_i/BTNs_test_0/inst/counter1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588    -0.472    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/Q
                         net (fo=2, routed)           0.120    -0.211    design_1_i/BTNs_test_0/inst/counter1_reg[10]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.100 r  design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.100    design_1_i/BTNs_test_0/inst/counter1_reg[8]_i_1_n_5
    SLICE_X41Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.858    -0.705    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y56         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter1_reg[10]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.105    -0.367    design_1_i/BTNs_test_0/inst/counter1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y35     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X40Y35     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y37     design_1_i/BTNs_test_0/inst/H_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y36     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y36     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y35     design_1_i/BTNs_test_0/inst/H_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y35     design_1_i/BTNs_test_0/inst/H_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y36     design_1_i/BTNs_test_0/inst/H_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y36     design_1_i/BTNs_test_0/inst/H_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y60     design_1_i/BTNs_test_0/inst/counter1_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y60     design_1_i/BTNs_test_0/inst/counter1_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y60     design_1_i/BTNs_test_0/inst/counter1_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y35     design_1_i/BTNs_test_0/inst/H_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y35     design_1_i/BTNs_test_0/inst/H_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y36     design_1_i/BTNs_test_0/inst/H_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y36     design_1_i/BTNs_test_0/inst/H_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y36     design_1_i/BTNs_test_0/inst/H_reg[7]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         50.000      49.500     SLICE_X41Y31     design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y54     design_1_i/BTNs_test_0/inst/counter1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y56     design_1_i/BTNs_test_0/inst/counter1_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.380ns  (logic 1.999ns (37.159%)  route 3.381ns (62.841%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.207     4.110    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I2_O)        0.124     4.234 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     4.234    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.766 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.626    11.863    
                         clock uncertainty           -0.135    11.728    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.198    11.530    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.999ns (39.268%)  route 3.092ns (60.732%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.918     3.821    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     3.945 r  design_1_i/PWM_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     3.945    design_1_i/PWM_0/inst/i__carry_i_8_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.477 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.477    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X43Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X43Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.626    11.863    
                         clock uncertainty           -0.135    11.728    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)       -0.198    11.530    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.530    
                         arrival time                          -4.477    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.068ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.033ns  (logic 1.493ns (29.664%)  route 3.540ns (70.336%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.031     3.934    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I3_O)        0.150     4.084 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.336     4.420    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.626    11.863    
                         clock uncertainty           -0.135    11.728    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.240    11.488    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.488    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                  7.068    

Slack (MET) :             7.176ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 2.017ns (40.596%)  route 2.951ns (59.404%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 11.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.778     3.681    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.124     3.805 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.805    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.355 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.355    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.569    11.238    design_1_i/PWM_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.626    11.864    
                         clock uncertainty           -0.135    11.729    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.198    11.531    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                  7.176    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.343ns (29.391%)  route 3.226ns (70.609%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.053     3.956    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.626    11.862    
                         clock uncertainty           -0.135    11.727    
    SLICE_X41Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.522    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 1.343ns (29.391%)  route 3.226ns (70.609%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.053     3.956    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.626    11.862    
                         clock uncertainty           -0.135    11.727    
    SLICE_X41Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.522    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -3.956    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.343ns (30.661%)  route 3.037ns (69.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     3.767    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.626    11.862    
                         clock uncertainty           -0.135    11.727    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.522    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.343ns (30.661%)  route 3.037ns (69.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     3.767    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.626    11.862    
                         clock uncertainty           -0.135    11.727    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.522    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.343ns (30.661%)  route 3.037ns (69.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     3.767    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.626    11.862    
                         clock uncertainty           -0.135    11.727    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.522    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 1.343ns (30.661%)  route 3.037ns (69.340%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.745    -0.613    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.194 r  design_1_i/PWM_0/inst/temp3_reg[6]/Q
                         net (fo=1, routed)           1.259     1.065    design_1_i/PWM_0/inst/temp3[6]
    SLICE_X42Y30         LUT4 (Prop_lut4_I3_O)        0.296     1.361 r  design_1_i/PWM_0/inst/counter2_carry_i_1/O
                         net (fo=1, routed)           0.000     1.361    design_1_i/PWM_0/inst/counter2_carry_i_1_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318     1.679 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=4, routed)           0.914     2.593    design_1_i/PWM_0/inst/counter2
    SLICE_X42Y31         LUT3 (Prop_lut3_I1_O)        0.310     2.903 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     3.767    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.626    11.862    
                         clock uncertainty           -0.135    11.727    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.522    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  7.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.609%)  route 0.137ns (42.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.137    -0.198    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X42Y29         LUT5 (Prop_lut5_I0_O)        0.045    -0.153 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.249    -0.461    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.121    -0.340    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.148    -0.325 r  design_1_i/PWM_0/inst/counter_reg[1]/Q
                         net (fo=12, routed)          0.087    -0.239    design_1_i/PWM_0/inst/counter_reg_n_0_[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I1_O)        0.098    -0.141 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.235    -0.473    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121    -0.352    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 r  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=10, routed)          0.187    -0.124    design_1_i/PWM_0/inst/counter_reg_n_0_[4]
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.079 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.235    -0.475    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.120    -0.355    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.207ns (49.707%)  route 0.209ns (50.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.209    -0.100    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X42Y31         LUT5 (Prop_lut5_I0_O)        0.043    -0.057 r  design_1_i/PWM_0/inst/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    design_1_i/PWM_0/inst/p_0_in[1]
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[1]/C
                         clock pessimism              0.235    -0.473    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.131    -0.342    design_1_i/PWM_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.197    -0.138    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.045    -0.093 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.235    -0.475    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.091    -0.384    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.209ns (49.948%)  route 0.209ns (50.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.209    -0.100    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X42Y31         LUT4 (Prop_lut4_I3_O)        0.045    -0.055 r  design_1_i/PWM_0/inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    design_1_i/PWM_0/inst/p_0_in[0]
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
                         clock pessimism              0.235    -0.473    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.120    -0.353    design_1_i/PWM_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.046%)  route 0.267ns (58.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=9, routed)           0.267    -0.067    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X40Y29         LUT5 (Prop_lut5_I2_O)        0.045    -0.022 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.022    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.235    -0.475    
    SLICE_X40Y29         FDRE (Hold_fdre_C_D)         0.092    -0.383    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.282ns (63.373%)  route 0.163ns (36.627%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X40Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.334 f  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=8, routed)           0.163    -0.171    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X41Y29         LUT5 (Prop_lut5_I3_O)        0.049    -0.122 r  design_1_i/PWM_0/inst/i__carry_i_1__1/O
                         net (fo=1, routed)           0.000    -0.122    design_1_i/PWM_0/inst/i__carry_i_1__1_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092    -0.030 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.030    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.852    -0.711    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.248    -0.462    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.026    -0.436    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.344ns (72.814%)  route 0.128ns (27.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.587    -0.473    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.309 f  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=13, routed)          0.128    -0.181    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.048    -0.133 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_4_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132    -0.001 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.001    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.248    -0.460    
    SLICE_X43Y31         FDRE (Hold_fdre_C_D)         0.026    -0.434    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.309ns (56.885%)  route 0.234ns (43.115%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.585    -0.475    design_1_i/PWM_0/inst/clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.311 f  design_1_i/PWM_0/inst/counter_reg[4]/Q
                         net (fo=10, routed)          0.234    -0.077    design_1_i/PWM_0/inst/counter_reg_n_0_[4]
    SLICE_X43Y30         LUT5 (Prop_lut5_I3_O)        0.051    -0.026 r  design_1_i/PWM_0/inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    -0.026    design_1_i/PWM_0/inst/i__carry_i_2__0_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.068 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.068    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X43Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X43Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.249    -0.460    
    SLICE_X43Y30         FDRE (Hold_fdre_C_D)         0.026    -0.434    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.502    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y29     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y29     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X42Y29     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y31     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y28     design_1_i/PWM_0/inst/temp2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y28     design_1_i/PWM_0/inst/temp2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y28     design_1_i/PWM_0/inst/temp2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y28     design_1_i/PWM_0/inst/temp2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y28     design_1_i/PWM_0/inst/temp2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y28     design_1_i/PWM_0/inst/temp2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y31     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y29     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y29     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y29     design_1_i/PWM_0/inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X42Y29     design_1_i/PWM_0/inst/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X43Y31     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y29     design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.084ns (31.744%)  route 4.481ns (68.256%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.207     5.297    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y29         LUT5 (Prop_lut5_I2_O)        0.124     5.421 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.421    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.953 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.953    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X41Y29         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.198    11.032    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.368ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 2.084ns (33.206%)  route 4.192ns (66.794%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.918     5.008    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X43Y30         LUT5 (Prop_lut5_I2_O)        0.124     5.132 r  design_1_i/PWM_0/inst/i__carry_i_8/O
                         net (fo=1, routed)           0.000     5.132    design_1_i/PWM_0/inst/i__carry_i_8_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.664 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.664    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X43Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X43Y30         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X43Y30         FDRE (Setup_fdre_C_D)       -0.198    11.032    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.032    
                         arrival time                          -5.664    
  -------------------------------------------------------------------
                         slack                                  5.368    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.218ns  (logic 1.578ns (25.376%)  route 4.640ns (74.624%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 11.237 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 f  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.031     5.120    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X42Y29         LUT5 (Prop_lut5_I3_O)        0.150     5.270 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.336     5.606    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.568    11.237    design_1_i/PWM_0/inst/clk
    SLICE_X42Y29         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.303    11.539    
                         clock uncertainty           -0.310    11.230    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.240    10.990    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.990    
                         arrival time                          -5.606    
  -------------------------------------------------------------------
                         slack                                  5.383    

Slack (MET) :             5.491ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 2.102ns (34.157%)  route 4.052ns (65.843%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 11.238 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.778     4.868    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X43Y31         LUT5 (Prop_lut5_I3_O)        0.124     4.992 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7/O
                         net (fo=1, routed)           0.000     4.992    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_7_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.542 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.542    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.569    11.238    design_1_i/PWM_0/inst/clk
    SLICE_X43Y31         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.540    
                         clock uncertainty           -0.310    11.231    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.198    11.033    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.033    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                  5.491    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.428ns (24.814%)  route 4.327ns (75.186%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.053     5.143    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[0]/C
                         clock pessimism              0.303    11.538    
                         clock uncertainty           -0.310    11.229    
    SLICE_X41Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.024    design_1_i/PWM_0/inst/temp2_reg[0]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.428ns (24.814%)  route 4.327ns (75.186%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          1.053     5.143    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.303    11.538    
                         clock uncertainty           -0.310    11.229    
    SLICE_X41Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.024    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.428ns (25.657%)  route 4.138ns (74.343%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     4.953    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[1]/C
                         clock pessimism              0.303    11.538    
                         clock uncertainty           -0.310    11.229    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.024    design_1_i/PWM_0/inst/temp2_reg[1]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.428ns (25.657%)  route 4.138ns (74.343%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     4.953    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.303    11.538    
                         clock uncertainty           -0.310    11.229    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.024    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.428ns (25.657%)  route 4.138ns (74.343%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     4.953    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.303    11.538    
                         clock uncertainty           -0.310    11.229    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.024    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  6.070    

Slack (MET) :             6.070ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 1.428ns (25.657%)  route 4.138ns (74.343%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 11.236 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          1.746    -0.612    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDSE (Prop_fdse_C_Q)         0.456    -0.156 r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/Q
                         net (fo=5, routed)           2.392     2.236    design_1_i/PWM_0/inst/R[2]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124     2.360 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     2.360    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     2.898 r  design_1_i/PWM_0/inst/counter3_inferred__0/i__carry/CO[2]
                         net (fo=4, routed)           0.881     3.780    design_1_i/PWM_0/inst/counter30_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.310     4.090 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=53, routed)          0.864     4.953    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.567    11.236    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.303    11.538    
                         clock uncertainty           -0.310    11.229    
    SLICE_X40Y28         FDRE (Setup_fdre_C_CE)      -0.205    11.024    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.024    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                  6.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.481ns (53.310%)  route 0.421ns (46.690%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.314 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=5, routed)           0.124    -0.191    design_1_i/PWM_0/inst/G[3]
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.045    -0.146 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000    -0.146    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     0.016 f  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=4, routed)           0.298     0.314    design_1_i/PWM_0/inst/counter3
    SLICE_X42Y31         LUT6 (Prop_lut6_I5_O)        0.110     0.424 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.424    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.854    -0.709    design_1_i/PWM_0/inst/clk
    SLICE_X42Y31         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.552    -0.157    
                         clock uncertainty            0.310     0.153    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     0.274    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.164ns (18.304%)  route 0.732ns (81.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.314 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=5, routed)           0.732     0.418    design_1_i/PWM_0/inst/G[3]
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.552    -0.160    
                         clock uncertainty            0.310     0.150    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.070     0.220    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.418    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.440%)  route 0.772ns (84.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.588    -0.472    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y32         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/Q
                         net (fo=5, routed)           0.772     0.441    design_1_i/PWM_0/inst/R[7]
    SLICE_X42Y32         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.310     0.154    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.088     0.242    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.441    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.141ns (15.441%)  route 0.772ns (84.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/Q
                         net (fo=5, routed)           0.772     0.440    design_1_i/PWM_0/inst/R[6]
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X41Y32         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.310     0.154    
    SLICE_X41Y32         FDRE (Hold_fdre_C_D)         0.071     0.225    design_1_i/PWM_0/inst/temp1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.225    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.141ns (15.269%)  route 0.782ns (84.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.586    -0.474    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y30         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.333 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=5, routed)           0.782     0.449    design_1_i/PWM_0/inst/B[4]
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.158    
                         clock uncertainty            0.310     0.152    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.072     0.224    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.224    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.482%)  route 0.770ns (84.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.584    -0.476    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y30         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.335 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=5, routed)           0.770     0.434    design_1_i/PWM_0/inst/B[2]
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X41Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[2]/C
                         clock pessimism              0.552    -0.158    
                         clock uncertainty            0.310     0.152    
    SLICE_X41Y30         FDRE (Hold_fdre_C_D)         0.047     0.199    design_1_i/PWM_0/inst/temp3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.633%)  route 0.823ns (85.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.587    -0.473    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y31         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  design_1_i/hsv_to_rgb_0/inst/R_reg[0]/Q
                         net (fo=5, routed)           0.823     0.490    design_1_i/PWM_0/inst/R[0]
    SLICE_X42Y32         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.855    -0.708    design_1_i/PWM_0/inst/clk
    SLICE_X42Y32         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[0]/C
                         clock pessimism              0.552    -0.156    
                         clock uncertainty            0.310     0.154    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.083     0.237    design_1_i/PWM_0/inst/temp1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.943ns  (logic 0.164ns (17.391%)  route 0.779ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y28         FDRE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/Q
                         net (fo=5, routed)           0.779     0.465    design_1_i/PWM_0/inst/G[7]
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X41Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.552    -0.160    
                         clock uncertainty            0.310     0.150    
    SLICE_X41Y28         FDRE (Hold_fdre_C_D)         0.060     0.210    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.164ns (17.495%)  route 0.773ns (82.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.582    -0.478    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y27         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.164    -0.314 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=5, routed)           0.773     0.459    design_1_i/PWM_0/inst/G[2]
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.851    -0.712    design_1_i/PWM_0/inst/clk
    SLICE_X40Y28         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[2]/C
                         clock pessimism              0.552    -0.160    
                         clock uncertainty            0.310     0.150    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.047     0.197    design_1_i/PWM_0/inst/temp2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.141ns (14.445%)  route 0.835ns (85.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=88, routed)          0.584    -0.476    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X39Y30         FDSE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.335 r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/Q
                         net (fo=5, routed)           0.835     0.500    design_1_i/PWM_0/inst/B[0]
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.853    -0.710    design_1_i/PWM_0/inst/clk
    SLICE_X42Y30         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.552    -0.158    
                         clock uncertainty            0.310     0.152    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.083     0.235    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.235    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.265    





