// Seed: 2416906156
module module_0 #(
    parameter id_1 = 32'd66,
    parameter id_3 = 32'd36,
    parameter id_4 = 32'd35
);
  parameter id_1 = 1;
  logic [7:0][-1 'h0 : id_1  ||  id_1] id_2, _id_3;
  wire _id_4;
  ;
  wire id_5[id_4 : 1  &  id_4];
  wire [-1 : 1] id_6;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    output tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri id_6,
    output tri id_7
);
  logic [-1  *  1 : -1] id_9;
  id_10 :
  assert property (@(posedge id_10) id_4)
  else $signed(55);
  ;
  wire id_11, id_12;
  assign id_7 = -1;
  wire id_13;
  wire id_14;
  module_0 modCall_1 ();
endmodule
