

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_ap_ufixed_2u_array_ap_fixed_16_6_5_3_0_2u_config5_s'
================================================================
* Date:           Mon Apr 29 02:51:11 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.134 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      107|      107|  0.535 us|  0.535 us|  107|  107|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      105|      105|         3|          1|          1|   104|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer5_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %layer4_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln109 = store i7 0, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 9 'store' 'store_ln109' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln109 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 10 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%icmp_ln109 = icmp_eq  i7 %indvar_flatten_load, i7 104" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 12 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln109 = add i7 %indvar_flatten_load, i7 1" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 13 'add' 'add_ln109' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15, void %for.end17" [firmware/nnet_utils/nnet_pooling_stream.h:109]   --->   Operation 14 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sX_1_load = load i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 15 'load' 'sX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.88ns)   --->   "%icmp_ln55 = icmp_eq  i32 %sX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 16 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_1_load = load i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 17 'load' 'pX_1_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.end.i, void %land.lhs.true.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 18 'br' 'br_ln55' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pY_1_load = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 19 'load' 'pY_1_load' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%icmp_ln55_5 = icmp_sgt  i32 %pY_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 20 'icmp' 'icmp_ln55_5' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%icmp_ln55_6 = icmp_sgt  i32 %pX_1_load, i32 0" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 21 'icmp' 'icmp_ln55_6' <Predicate = (!icmp_ln109 & icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %pX_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 22 'add' 'add_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln76 = icmp_eq  i32 %add_ln76, i32 13" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 23 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %if.else40.i, void %if.then29.i" [firmware/nnet_utils/nnet_pooling_stream.h:76->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 24 'br' 'br_ln76' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln89 = store i32 %add_ln76, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:89->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 25 'store' 'store_ln89' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln91)   --->   "%select_ln91 = select i1 %icmp_ln55, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 26 'select' 'select_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln91 = add i32 %sX_1_load, i32 %select_ln91" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 27 'add' 'add_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 28 'store' 'store_ln91' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln109 & !icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln78 = store i32 0, i32 %pX_1" [firmware/nnet_utils/nnet_pooling_stream.h:78->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 30 'store' 'store_ln78' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln79 = store i32 0, i32 %sX_1" [firmware/nnet_utils/nnet_pooling_stream.h:79->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 31 'store' 'store_ln79' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%pY_1_load_1 = load i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 32 'load' 'pY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln80 = add i32 %pY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 33 'add' 'add_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln80 = icmp_eq  i32 %add_ln80, i32 8" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 34 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %if.else.i, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:80->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 35 'br' 'br_ln80' <Predicate = (!icmp_ln109 & icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln84 = store i32 %add_ln80, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:84->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 36 'store' 'store_ln84' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln81 = store i32 0, i32 %pY_1" [firmware/nnet_utils/nnet_pooling_stream.h:81->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 37 'store' 'store_ln81' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln83 = br void %if.end39.i" [firmware/nnet_utils/nnet_pooling_stream.h:83->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 38 'br' 'br_ln83' <Predicate = (!icmp_ln109 & icmp_ln76 & icmp_ln80)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln111 = store i7 %add_ln109, i7 %indvar_flatten" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 39 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln111 = br void %entry2.i" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 40 'br' 'br_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.13>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 41 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 104, i64 104, i64 104"   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_pooling_stream.h:113]   --->   Operation 43 'specpipeline' 'specpipeline_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [firmware/nnet_utils/nnet_pooling_stream.h:111]   --->   Operation 44 'specloopname' 'specloopname_ln111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.26ns)   --->   "%layer4_out_read = read i48 @_ssdm_op_Read.ap_fifo.volatile.i48P0A, i48 %layer4_out" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 45 'read' 'layer4_out_read' <Predicate = true> <Delay = 1.26> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 104> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i48 %layer4_out_read" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 46 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln115_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %layer4_out_read, i32 24, i32 47" [firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 47 'partselect' 'trunc_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.61ns)   --->   "%p_s = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 48 'memshiftread' 'p_s' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 49 [1/1] (0.61ns)   --->   "%p_0 = memshiftread i24 @_ssdm_op_MemShiftRead.[13 x i24]P0A, i24 12, i24 %trunc_ln115_4, i1 1" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 49 'memshiftread' 'p_0' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 24> <Depth = 13> <ShiftMem>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 50 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 51 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 52 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15 = load i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 53 'load' 'void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_s, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 54 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %p_0, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 55 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 56 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln214 = store i24 %trunc_ln115_4, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 57 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sY_1_load = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 58 'load' 'sY_1_load' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln55_4 = icmp_eq  i32 %sY_1_load, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 59 'icmp' 'icmp_ln55_4' <Predicate = (icmp_ln55)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln55_2)   --->   "%and_ln55 = and i1 %icmp_ln55_5, i1 %icmp_ln55_6" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 60 'and' 'and_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln55_2 = and i1 %and_ln55, i1 %icmp_ln55_4" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 61 'and' 'and_ln55_2' <Predicate = (icmp_ln55)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %and_ln55_2, void %if.end.i, void %for.body19.i" [firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 62 'br' 'br_ln55' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_12, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln63_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %p_s, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 64 'bitconcatenate' 'shl_ln63_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln63_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_14, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 65 'bitconcatenate' 'shl_ln63_1' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln63_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %trunc_ln115, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 66 'bitconcatenate' 'shl_ln63_2' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln65 = icmp_ult  i30 %shl_ln, i30 %shl_ln63_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 67 'icmp' 'icmp_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln65)   --->   "%xor_ln65 = xor i1 %icmp_ln65, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 68 'xor' 'xor_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65 = select i1 %xor_ln65, i30 %shl_ln, i30 %shl_ln63_s" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 69 'select' 'select_ln65' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.86ns)   --->   "%icmp_ln65_12 = icmp_ult  i30 %shl_ln63_1, i30 %shl_ln63_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 70 'icmp' 'icmp_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_12)   --->   "%xor_ln65_12 = xor i1 %icmp_ln65_12, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 71 'xor' 'xor_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65_12 = select i1 %xor_ln65_12, i30 %shl_ln63_1, i30 %shl_ln63_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 72 'select' 'select_ln65_12' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.86ns)   --->   "%icmp_ln65_13 = icmp_ult  i30 %select_ln65, i30 %select_ln65_12" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 73 'icmp' 'icmp_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%xor_ln65_13 = xor i1 %icmp_ln65_13, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 74 'xor' 'xor_ln65_13' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 75 'partselect' 'tmp_s' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node res_pack)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65_12, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 76 'partselect' 'tmp_8' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.24ns) (out node of the LUT)   --->   "%res_pack = select i1 %xor_ln65_13, i16 %tmp_s, i16 %tmp_8" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 77 'select' 'res_pack' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln63_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_13, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 78 'bitconcatenate' 'shl_ln63_3' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln63_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %p_0, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 79 'bitconcatenate' 'shl_ln63_4' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln63_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_15, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 80 'bitconcatenate' 'shl_ln63_5' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln63_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %trunc_ln115_4, i6 0" [firmware/nnet_utils/nnet_pooling_stream.h:63->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 81 'bitconcatenate' 'shl_ln63_6' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.86ns)   --->   "%icmp_ln65_14 = icmp_ult  i30 %shl_ln63_3, i30 %shl_ln63_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 82 'icmp' 'icmp_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_14)   --->   "%xor_ln65_14 = xor i1 %icmp_ln65_14, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 83 'xor' 'xor_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65_14 = select i1 %xor_ln65_14, i30 %shl_ln63_3, i30 %shl_ln63_4" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 84 'select' 'select_ln65_14' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.86ns)   --->   "%icmp_ln65_15 = icmp_ult  i30 %shl_ln63_5, i30 %shl_ln63_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 85 'icmp' 'icmp_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln65_15)   --->   "%xor_ln65_15 = xor i1 %icmp_ln65_15, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 86 'xor' 'xor_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln65_15 = select i1 %xor_ln65_15, i30 %shl_ln63_5, i30 %shl_ln63_6" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 87 'select' 'select_ln65_15' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.86ns)   --->   "%icmp_ln65_16 = icmp_ult  i30 %select_ln65_14, i30 %select_ln65_15" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 88 'icmp' 'icmp_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node res_pack_7)   --->   "%xor_ln65_16 = xor i1 %icmp_ln65_16, i1 1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 89 'xor' 'xor_ln65_16' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node res_pack_7)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65_14, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 90 'partselect' 'tmp_9' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node res_pack_7)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %select_ln65_15, i32 12, i32 27" [firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 91 'partselect' 'tmp_10' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.24ns) (out node of the LUT)   --->   "%res_pack_7 = select i1 %xor_ln65_16, i16 %tmp_9, i16 %tmp_10" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 92 'select' 'res_pack_7' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sY_1_load_1 = load i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 93 'load' 'sY_1_load_1' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i32 %sY_1_load_1, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 94 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%select_ln86 = select i1 %icmp_ln86, i32 4294967295, i32 1" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 95 'select' 'select_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %sY_1_load_1, i32 %select_ln86" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 96 'add' 'add_ln86' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln0 = br void %if.end39.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln109 & icmp_ln76 & !icmp_ln80)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %add_ln86, void %if.else.i, i32 0, void %if.then32.i" [firmware/nnet_utils/nnet_pooling_stream.h:86->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 98 'phi' 'storemerge' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln82 = store i32 %storemerge, i32 %sY_1" [firmware/nnet_utils/nnet_pooling_stream.h:82->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 99 'store' 'store_ln82' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [firmware/nnet_utils/nnet_pooling_stream.h:88->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 100 'br' 'br_ln88' <Predicate = (icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln118 = ret" [firmware/nnet_utils/nnet_pooling_stream.h:118]   --->   Operation 104 'ret' 'ret_ln118' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %res_pack_7, i16 %res_pack" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 101 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.40ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %layer5_out, i32 %tmp_6" [firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 102 'write' 'write_ln72' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 24> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end.i" [firmware/nnet_utils/nnet_pooling_stream.h:73->firmware/nnet_utils/nnet_pooling_stream.h:115]   --->   Operation 103 'br' 'br_ln73' <Predicate = (icmp_ln55 & and_ln55_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.269ns
The critical path consists of the following:
	'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115) on static variable 'sX_1' [39]  (0.000 ns)
	'icmp' operation ('icmp_ln55', firmware/nnet_utils/nnet_pooling_stream.h:55->firmware/nnet_utils/nnet_pooling_stream.h:115) [40]  (0.880 ns)
	'select' operation ('select_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115) [92]  (0.000 ns)
	'add' operation ('add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115) [93]  (0.880 ns)
	'store' operation ('store_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115) of variable 'add_ln91', firmware/nnet_utils/nnet_pooling_stream.h:91->firmware/nnet_utils/nnet_pooling_stream.h:115 on static variable 'sX_1' [94]  (0.387 ns)
	blocking operation 0.122 ns on control path)

 <State 2>: 4.134ns
The critical path consists of the following:
	fifo read operation ('layer4_out_read', firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer4_out' (firmware/nnet_utils/nnet_pooling_stream.h:115) [26]  (1.268 ns)
	'memshiftread' operation ('p_s', firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_pooling_stream.h:52->firmware/nnet_utils/nnet_pooling_stream.h:115) [29]  (0.611 ns)
	'icmp' operation ('icmp_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [57]  (0.868 ns)
	'xor' operation ('xor_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [58]  (0.000 ns)
	'select' operation ('select_ln65', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [59]  (0.276 ns)
	'icmp' operation ('icmp_ln65_13', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [63]  (0.868 ns)
	'xor' operation ('xor_ln65_13', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [64]  (0.000 ns)
	'select' operation ('res_pack', firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:68->firmware/nnet_utils/nnet_pooling_stream.h:115) [67]  (0.243 ns)

 <State 3>: 1.409ns
The critical path consists of the following:
	fifo write operation ('write_ln72', firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115) on port 'layer5_out' (firmware/nnet_utils/nnet_pooling_stream.h:72->firmware/nnet_utils/nnet_pooling_stream.h:115) [84]  (1.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
