INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
WARNING: [COSIM-75] Fifo port 'out_pixel' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "C:/Xilinx/Vivado/2017.4/msys/bin/g++.exe"
   Compiling ColorComparator.cpp_pre.cpp.tb.cpp
   Compiling ColorComparator_tb.cpp_pre.cpp.tb.cpp
   Compiling apatb_getPixelClassification_Stream.cpp
   Compiling powerFunction.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
WARNING: [COSIM-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
WARNING: [COSIM-376] This design mixes AXI slave interface and pipeline mode, which could potentially result in simulation dead-lock and/or get mismatching results.
INFO: [COSIM-322] Starting VHDL simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...

C:\Users\db217620\Repositories\FPGAColorIdentifier\ColorComparator\solution1\sim\vhdl>call C:/Xilinx/Vivado/2017.4/bin/xelab xil_defaultlib.apatb_getPixelClassification_Stream_top glbl -prj getPixelClassification_Stream.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile "C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s getPixelClassification_Stream -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_getPixelClassification_Stream_top glbl -prj getPixelClassification_Stream.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims --initfile C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s getPixelClassification_Stream -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/AESL_axi_s_in_pixel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_in_pixel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/AESL_axi_s_out_pixel.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_s_out_pixel
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/fxp_sqrt.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fxp_sqrt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/getColorDistance.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity getColorDistance
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/getPixelClassification_Stream.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_getPixelClassification_Stream_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/getPixelClassification_Stream.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity getPixelClassification_Stream
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/getPixelClassification_Stream_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity getPixelClassification_Stream_AXILiteS_s_axi
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling module work.glbl
Compiling architecture behave of entity xil_defaultlib.getPixelClassification_Stream_AXILiteS_s_axi [getpixelclassification_stream_ax...]
Compiling architecture behav of entity xil_defaultlib.fxp_sqrt [fxp_sqrt_default]
Compiling architecture behav of entity xil_defaultlib.getColorDistance [getcolordistance_default]
Compiling architecture behav of entity xil_defaultlib.getPixelClassification_Stream [getpixelclassification_stream_de...]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_in_pixel [aesl_axi_s_in_pixel_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_out_pixel [aesl_axi_s_out_pixel_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_getpixelclassification_str...
Built simulation snapshot getPixelClassification_Stream

****** Webtalk v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/xsim.dir/getPixelClassification_Stream/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/xsim.dir/getPixelClassification_Stream/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 20 00:06:01 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 20 00:06:01 2018...

****** xsim v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/getPixelClassification_Stream/xsim_script.tcl
# xsim {getPixelClassification_Stream} -autoloadwcfg -tclbatch {getPixelClassification_Stream.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source getPixelClassification_Stream.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_mLatCnterIn was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_mLatCnterOut was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_clk_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/reported_stuck_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/token_len was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/token_int was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/in_pixel_TDATA_mInPtr_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/in_pixel_TDATA_mem_var was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_in_pixel/in_pixel_TDATA_read_file_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/size was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/proc_gen_out_pixel_TDATA_out_size/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/out_pixel_TDATA_write_file_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/out_pixel_TDATA_write_file_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/out_pixel_TDATA_write_file_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/out_pixel_TDATA_write_file_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/out_pixel_TDATA_write_file_proc/transaction_idx was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_s_inst_out_pixel/out_pixel_TDATA_write_file_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/AXILiteS_OPERATE_DEPTH was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/mem_AXILiteS was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_count was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/process_busy was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/update_status_proc/process_num was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/update_status_proc/read_status_resp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/update_status_proc/process_0_RDATA_tmp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/process_num was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/write_start_resp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/write_start_tmp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/aw_flag was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/w_flag was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/wstrb_tmp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/AESL_axi_slave_inst_AXILiteS/write_start_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_reg_out_pixel_TREADY_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_reg_out_pixel_TREADY_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_reset_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_reset_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_start_proc/rand was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_start_proc/rint was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/proc_gen_in_pixel_internal_ready/internal_trans_num was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/write_output_transactor_out_pixel_runtime_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/write_output_transactor_out_pixel_runtime_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/write_output_transactor_out_pixel_runtime_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/write_output_transactor_out_pixel_runtime_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/transaction_counter was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/i was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/fp was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/fstatus was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/token_line was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/token was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/latthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/lattotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/latmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/latmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/thrthistime was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/thrtotal was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/thrmax was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/thrmin was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/lataver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/thraver was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/lat_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_getPixelClassification_Stream_top/gen_performance_check_proc/thr_array was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.

## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_pixel_group [add_wave_group out_pixel(axis) -into $coutputgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/out_pixel_TVALID -into $out_pixel_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/out_pixel_TDATA -into $out_pixel_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/out_pixel_TREADY -into $out_pixel_group -color #ffff00 -radix hex
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/interrupt -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_BRESP -into $return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_BREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_BVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_RRESP -into $return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_RDATA -into $return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_RREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_RVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_ARREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_ARVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_ARADDR -into $return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_WSTRB -into $return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_WDATA -into $return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_WREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_WVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_AWREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_AWVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/s_axi_AXILiteS_AWADDR -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_pixel_group [add_wave_group in_pixel(axis) -into $cinputgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/in_pixel_TREADY -into $in_pixel_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/in_pixel_TVALID -into $in_pixel_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/in_pixel_TDATA -into $in_pixel_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/ap_done -into $blocksiggroup
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/ap_idle -into $blocksiggroup
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/ap_ready -into $blocksiggroup
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AESL_inst_getPixelClassification_Stream/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_getPixelClassification_Stream_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/LENGTH_in_pixel -into $tb_portdepth_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/LENGTH_out_pixel -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_pixel_group [add_wave_group out_pixel(axis) -into $tbcoutputgroup]
## add_wave /apatb_getPixelClassification_Stream_top/out_pixel_TVALID -into $tb_out_pixel_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/out_pixel_TDATA -into $tb_out_pixel_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/out_pixel_TREADY -into $tb_out_pixel_group -color #ffff00 -radix hex
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_INTERRUPT -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_BRESP -into $tb_return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_BREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_BVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_RRESP -into $tb_return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_RDATA -into $tb_return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_RREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_RVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_ARREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_ARVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_ARADDR -into $tb_return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_WSTRB -into $tb_return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_WDATA -into $tb_return_group -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_WREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_WVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_AWREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_AWVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/AXILiteS_AWADDR -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_pixel_group [add_wave_group in_pixel(axis) -into $tbcinputgroup]
## add_wave /apatb_getPixelClassification_Stream_top/in_pixel_TREADY -into $tb_in_pixel_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/in_pixel_TVALID -into $tb_in_pixel_group -color #ffff00 -radix hex
## add_wave /apatb_getPixelClassification_Stream_top/in_pixel_TDATA -into $tb_in_pixel_group -radix hex
## save_wave_config getPixelClassification_Stream.wcfg
## run all
Note: simulation done!
Time: 995 ns  Iteration: 1  Process: /apatb_getPixelClassification_Stream_top/generate_sim_done_proc  File: C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/getPixelClassification_Stream.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 995 ns  Iteration: 1  Process: /apatb_getPixelClassification_Stream_top/generate_sim_done_proc  File: C:/Users/db217620/Repositories/FPGAColorIdentifier/ColorComparator/solution1/sim/vhdl/getPixelClassification_Stream.autotb.vhd
$finish called at time : 995 ns
## quit
INFO: [Common 17-206] Exiting xsim at Fri Apr 20 00:06:07 2018...
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
