# fifo_UVM
UVM-based verification environment for a synchronous FIFO implemented in SystemVerilog. Includes transaction generation, driver, monitor, scoreboard, and test sequences.
