-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity inference is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inputImage_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    inputImage_TVALID : IN STD_LOGIC;
    inputImage_TREADY : OUT STD_LOGIC;
    Filter1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    Filter1_TVALID : IN STD_LOGIC;
    Filter1_TREADY : OUT STD_LOGIC;
    bias1_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    bias1_TVALID : IN STD_LOGIC;
    bias1_TREADY : OUT STD_LOGIC;
    Filter2_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    Filter2_TVALID : IN STD_LOGIC;
    Filter2_TREADY : OUT STD_LOGIC;
    bias2_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    bias2_TVALID : IN STD_LOGIC;
    bias2_TREADY : OUT STD_LOGIC;
    Filter3_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    Filter3_TVALID : IN STD_LOGIC;
    Filter3_TREADY : OUT STD_LOGIC;
    bias3_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    bias3_TVALID : IN STD_LOGIC;
    bias3_TREADY : OUT STD_LOGIC;
    fcWeight_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    fcWeight_TVALID : IN STD_LOGIC;
    fcWeight_TREADY : OUT STD_LOGIC;
    fcBias_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    fcBias_TVALID : IN STD_LOGIC;
    fcBias_TREADY : OUT STD_LOGIC;
    smWeight_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    smWeight_TVALID : IN STD_LOGIC;
    smWeight_TREADY : OUT STD_LOGIC;
    smBias_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    smBias_TVALID : IN STD_LOGIC;
    smBias_TREADY : OUT STD_LOGIC;
    outputImage_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    outputImage_ce0 : OUT STD_LOGIC;
    outputImage_we0 : OUT STD_LOGIC;
    outputImage_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    outDigit_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    outDigit_TVALID : OUT STD_LOGIC;
    outDigit_TREADY : IN STD_LOGIC );
end;


architecture behav of inference is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "inference,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.733000,HLS_SYN_LAT=3669112,HLS_SYN_TPT=none,HLS_SYN_MEM=205,HLS_SYN_DSP=36,HLS_SYN_FF=6012,HLS_SYN_LUT=7221}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000001000000000000000000000";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000010000000000000000000000";
    constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000100000000000000000000000";
    constant ap_ST_st25_fsm_24 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000001000000000000000000000000";
    constant ap_ST_st26_fsm_25 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000010000000000000000000000000";
    constant ap_ST_st27_fsm_26 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000100000000000000000000000000";
    constant ap_ST_st28_fsm_27 : STD_LOGIC_VECTOR (38 downto 0) := "000000000001000000000000000000000000000";
    constant ap_ST_st29_fsm_28 : STD_LOGIC_VECTOR (38 downto 0) := "000000000010000000000000000000000000000";
    constant ap_ST_st30_fsm_29 : STD_LOGIC_VECTOR (38 downto 0) := "000000000100000000000000000000000000000";
    constant ap_ST_st31_fsm_30 : STD_LOGIC_VECTOR (38 downto 0) := "000000001000000000000000000000000000000";
    constant ap_ST_st32_fsm_31 : STD_LOGIC_VECTOR (38 downto 0) := "000000010000000000000000000000000000000";
    constant ap_ST_st33_fsm_32 : STD_LOGIC_VECTOR (38 downto 0) := "000000100000000000000000000000000000000";
    constant ap_ST_st34_fsm_33 : STD_LOGIC_VECTOR (38 downto 0) := "000001000000000000000000000000000000000";
    constant ap_ST_st35_fsm_34 : STD_LOGIC_VECTOR (38 downto 0) := "000010000000000000000000000000000000000";
    constant ap_ST_st36_fsm_35 : STD_LOGIC_VECTOR (38 downto 0) := "000100000000000000000000000000000000000";
    constant ap_ST_st37_fsm_36 : STD_LOGIC_VECTOR (38 downto 0) := "001000000000000000000000000000000000000";
    constant ap_ST_st38_fsm_37 : STD_LOGIC_VECTOR (38 downto 0) := "010000000000000000000000000000000000000";
    constant ap_ST_st39_fsm_38 : STD_LOGIC_VECTOR (38 downto 0) := "100000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv14_54 : STD_LOGIC_VECTOR (13 downto 0) := "00000001010100";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_bdd_57 : BOOLEAN;
    signal i_1_fu_820_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_1_reg_1510 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_bdd_114 : BOOLEAN;
    signal tmp_38_fu_850_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_38_reg_1515 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond1_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_4_fu_862_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_bdd_129 : BOOLEAN;
    signal exitcond8_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_135 : BOOLEAN;
    signal i_2_fu_889_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_2_reg_1531 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_bdd_145 : BOOLEAN;
    signal tmp_40_fu_911_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_40_reg_1536 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond2_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_5_fu_923_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_5_reg_1544 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_bdd_159 : BOOLEAN;
    signal tmp_46_fu_958_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_46_reg_1549 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond21_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_1_fu_970_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_bdd_173 : BOOLEAN;
    signal exitcond22_fu_964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_179 : BOOLEAN;
    signal k_fu_996_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_bdd_189 : BOOLEAN;
    signal exitcond4_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_195 : BOOLEAN;
    signal i_3_fu_1013_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_3_reg_1573 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st8_fsm_7 : STD_LOGIC;
    signal ap_sig_bdd_205 : BOOLEAN;
    signal tmp_43_fu_1035_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_43_reg_1578 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond20_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_6_fu_1047_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_6_reg_1586 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st9_fsm_8 : STD_LOGIC;
    signal ap_sig_bdd_219 : BOOLEAN;
    signal tmp_52_fu_1082_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_52_reg_1591 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond19_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_5_fu_1094_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_5_reg_1599 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st10_fsm_9 : STD_LOGIC;
    signal ap_sig_bdd_233 : BOOLEAN;
    signal tmp_71_cast_fu_1109_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_71_cast_reg_1604 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond18_fu_1088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_2_fu_1123_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_bdd_247 : BOOLEAN;
    signal exitcond17_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_253 : BOOLEAN;
    signal k_3_fu_1149_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_bdd_263 : BOOLEAN;
    signal exitcond16_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_269 : BOOLEAN;
    signal i_4_fu_1166_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_4_reg_1628 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_bdd_279 : BOOLEAN;
    signal tmp_48_fu_1188_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_48_reg_1633 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond15_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_7_fu_1200_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_7_reg_1641 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_bdd_293 : BOOLEAN;
    signal tmp_56_fu_1223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_56_reg_1646 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond14_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_6_fu_1233_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_6_reg_1654 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_bdd_307 : BOOLEAN;
    signal tmp_62_fu_1272_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_62_reg_1659 : STD_LOGIC_VECTOR (16 downto 0);
    signal exitcond13_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l_3_fu_1284_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_bdd_321 : BOOLEAN;
    signal exitcond12_fu_1278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_327 : BOOLEAN;
    signal k_4_fu_1310_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_bdd_337 : BOOLEAN;
    signal exitcond11_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_343 : BOOLEAN;
    signal next_mul_fu_1321_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal next_mul_reg_1680 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_bdd_353 : BOOLEAN;
    signal i_5_fu_1333_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_5_reg_1688 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_8_fu_1345_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_bdd_364 : BOOLEAN;
    signal exitcond9_fu_1339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_370 : BOOLEAN;
    signal j_9_fu_1372_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st20_fsm_19 : STD_LOGIC;
    signal ap_sig_bdd_380 : BOOLEAN;
    signal exitcond7_fu_1366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_386 : BOOLEAN;
    signal i_6_fu_1389_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_6_reg_1712 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st21_fsm_20 : STD_LOGIC;
    signal ap_sig_bdd_396 : BOOLEAN;
    signal tmp_66_fu_1419_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_66_reg_1717 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond6_fu_1383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_fu_1431_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st22_fsm_21 : STD_LOGIC;
    signal ap_sig_bdd_410 : BOOLEAN;
    signal exitcond5_fu_1425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_416 : BOOLEAN;
    signal j_12_fu_1457_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_cseq_ST_st23_fsm_22 : STD_LOGIC;
    signal ap_sig_bdd_426 : BOOLEAN;
    signal exitcond3_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_bdd_432 : BOOLEAN;
    signal i14_cast4_fu_1468_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal i14_cast4_reg_1738 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st33_fsm_32 : STD_LOGIC;
    signal ap_sig_bdd_442 : BOOLEAN;
    signal j15_cast3_fu_1472_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal j15_cast3_reg_1743 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st34_fsm_33 : STD_LOGIC;
    signal ap_sig_bdd_451 : BOOLEAN;
    signal k_11_fu_1482_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal k_11_reg_1751 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st35_fsm_34 : STD_LOGIC;
    signal ap_sig_bdd_460 : BOOLEAN;
    signal exitcond_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1498_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_31_reg_1761 : STD_LOGIC_VECTOR (6 downto 0);
    signal x_in_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal x_in_0_ce0 : STD_LOGIC;
    signal x_in_0_we0 : STD_LOGIC;
    signal x_in_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_in_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal f1_0_ce0 : STD_LOGIC;
    signal f1_0_we0 : STD_LOGIC;
    signal f1_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f1_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal b1_ce0 : STD_LOGIC;
    signal b1_we0 : STD_LOGIC;
    signal b1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal convOutput1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal convOutput1_ce0 : STD_LOGIC;
    signal convOutput1_we0 : STD_LOGIC;
    signal convOutput1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal convOutput1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal poolOut1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal poolOut1_ce0 : STD_LOGIC;
    signal poolOut1_we0 : STD_LOGIC;
    signal poolOut1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal poolOut1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal f2_ce0 : STD_LOGIC;
    signal f2_we0 : STD_LOGIC;
    signal f2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal b2_ce0 : STD_LOGIC;
    signal b2_we0 : STD_LOGIC;
    signal b2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal convOutput2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal convOutput2_ce0 : STD_LOGIC;
    signal convOutput2_we0 : STD_LOGIC;
    signal convOutput2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal convOutput2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal poolOut2_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal poolOut2_ce0 : STD_LOGIC;
    signal poolOut2_we0 : STD_LOGIC;
    signal poolOut2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal poolOut2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f3_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal f3_ce0 : STD_LOGIC;
    signal f3_we0 : STD_LOGIC;
    signal f3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal f3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b3_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal b3_ce0 : STD_LOGIC;
    signal b3_we0 : STD_LOGIC;
    signal b3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal convOutput3_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal convOutput3_0_0_ce0 : STD_LOGIC;
    signal convOutput3_0_0_we0 : STD_LOGIC;
    signal convOutput3_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal convOutput3_0_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fcIn_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal fcIn_0_ce0 : STD_LOGIC;
    signal fcIn_0_we0 : STD_LOGIC;
    signal fcIn_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fcIn_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fcOut4_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal fcOut4_0_ce0 : STD_LOGIC;
    signal fcOut4_0_we0 : STD_LOGIC;
    signal fcOut4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fcOut4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal W4_ce0 : STD_LOGIC;
    signal W4_we0 : STD_LOGIC;
    signal W4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B4_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal B4_0_ce0 : STD_LOGIC;
    signal B4_0_we0 : STD_LOGIC;
    signal B4_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B4_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal W5_ce0 : STD_LOGIC;
    signal W5_we0 : STD_LOGIC;
    signal W5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal W5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B5_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal B5_0_ce0 : STD_LOGIC;
    signal B5_0_we0 : STD_LOGIC;
    signal B5_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal B5_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_fc_fu_761_ap_start : STD_LOGIC;
    signal grp_inference_fc_fu_761_ap_done : STD_LOGIC;
    signal grp_inference_fc_fu_761_ap_idle : STD_LOGIC;
    signal grp_inference_fc_fu_761_ap_ready : STD_LOGIC;
    signal grp_inference_fc_fu_761_X_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_inference_fc_fu_761_X_0_ce0 : STD_LOGIC;
    signal grp_inference_fc_fu_761_X_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_fc_fu_761_W_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_inference_fc_fu_761_W_ce0 : STD_LOGIC;
    signal grp_inference_fc_fu_761_W_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_fc_fu_761_B_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_inference_fc_fu_761_B_0_ce0 : STD_LOGIC;
    signal grp_inference_fc_fu_761_B_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_fc_fu_761_Y_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_inference_fc_fu_761_Y_0_ce0 : STD_LOGIC;
    signal grp_inference_fc_fu_761_Y_0_we0 : STD_LOGIC;
    signal grp_inference_fc_fu_761_Y_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_sm_fu_769_ap_start : STD_LOGIC;
    signal grp_inference_sm_fu_769_ap_done : STD_LOGIC;
    signal grp_inference_sm_fu_769_ap_idle : STD_LOGIC;
    signal grp_inference_sm_fu_769_ap_ready : STD_LOGIC;
    signal grp_inference_sm_fu_769_X_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_inference_sm_fu_769_X_0_ce0 : STD_LOGIC;
    signal grp_inference_sm_fu_769_X_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_sm_fu_769_W_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_inference_sm_fu_769_W_ce0 : STD_LOGIC;
    signal grp_inference_sm_fu_769_W_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_sm_fu_769_B_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_inference_sm_fu_769_B_0_ce0 : STD_LOGIC;
    signal grp_inference_sm_fu_769_B_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_sm_fu_769_argmax_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_sm_fu_769_argmax_TVALID : STD_LOGIC;
    signal grp_inference_sm_fu_769_argmax_TREADY : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_ap_start : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_ap_done : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_ap_idle : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_ap_ready : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_x_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_inference_conv2d_1_fu_778_x_0_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_x_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_1_fu_778_W_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_inference_conv2d_1_fu_778_W_0_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_W_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_1_fu_778_b_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_inference_conv2d_1_fu_778_b_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_b_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_1_fu_778_out_feature_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_inference_conv2d_1_fu_778_out_feature_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_out_feature_we0 : STD_LOGIC;
    signal grp_inference_conv2d_1_fu_778_out_feature_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_2_fu_786_ap_start : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_ap_done : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_ap_idle : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_ap_ready : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_x_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_inference_conv2d_2_fu_786_x_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_2_fu_786_W_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_inference_conv2d_2_fu_786_W_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_W_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_2_fu_786_b_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_inference_conv2d_2_fu_786_b_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_b_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_2_fu_786_out_feature_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_inference_conv2d_2_fu_786_out_feature_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_out_feature_we0 : STD_LOGIC;
    signal grp_inference_conv2d_2_fu_786_out_feature_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_fu_794_ap_start : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_ap_done : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_ap_idle : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_ap_ready : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_inference_conv2d_fu_794_x_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_fu_794_W_address0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_inference_conv2d_fu_794_W_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_W_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_fu_794_b_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_inference_conv2d_fu_794_b_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_b_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_conv2d_fu_794_out_feature_0_0_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_inference_conv2d_fu_794_out_feature_0_0_ce0 : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_out_feature_0_0_we0 : STD_LOGIC;
    signal grp_inference_conv2d_fu_794_out_feature_0_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_maxPoolNxN_1_fu_802_ap_start : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_ap_done : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_ap_idle : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_ap_ready : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_x_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_inference_maxPoolNxN_1_fu_802_x_ce0 : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_maxPoolNxN_1_fu_802_out_feature_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_inference_maxPoolNxN_1_fu_802_out_feature_ce0 : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_out_feature_we0 : STD_LOGIC;
    signal grp_inference_maxPoolNxN_1_fu_802_out_feature_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_maxPoolNxN_fu_808_ap_start : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_ap_done : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_ap_idle : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_ap_ready : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_x_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_inference_maxPoolNxN_fu_808_x_ce0 : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_inference_maxPoolNxN_fu_808_out_feature_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_inference_maxPoolNxN_fu_808_out_feature_ce0 : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_out_feature_we0 : STD_LOGIC;
    signal grp_inference_maxPoolNxN_fu_808_out_feature_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_470 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_reg_481 : STD_LOGIC_VECTOR (4 downto 0);
    signal i1_reg_492 : STD_LOGIC_VECTOR (2 downto 0);
    signal j2_reg_503 : STD_LOGIC_VECTOR (2 downto 0);
    signal l_reg_514 : STD_LOGIC_VECTOR (2 downto 0);
    signal k4_reg_525 : STD_LOGIC_VECTOR (2 downto 0);
    signal i5_reg_536 : STD_LOGIC_VECTOR (2 downto 0);
    signal j6_reg_547 : STD_LOGIC_VECTOR (2 downto 0);
    signal k7_reg_558 : STD_LOGIC_VECTOR (2 downto 0);
    signal l8_reg_569 : STD_LOGIC_VECTOR (4 downto 0);
    signal k9_reg_580 : STD_LOGIC_VECTOR (4 downto 0);
    signal i8_reg_591 : STD_LOGIC_VECTOR (2 downto 0);
    signal j8_reg_602 : STD_LOGIC_VECTOR (2 downto 0);
    signal k6_reg_613 : STD_LOGIC_VECTOR (4 downto 0);
    signal l3_reg_624 : STD_LOGIC_VECTOR (6 downto 0);
    signal k8_reg_635 : STD_LOGIC_VECTOR (6 downto 0);
    signal i9_reg_646 : STD_LOGIC_VECTOR (6 downto 0);
    signal phi_mul_reg_657 : STD_LOGIC_VECTOR (13 downto 0);
    signal j9_reg_669 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond10_fu_1327_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j7_reg_680 : STD_LOGIC_VECTOR (6 downto 0);
    signal i6_reg_691 : STD_LOGIC_VECTOR (6 downto 0);
    signal j11_reg_702 : STD_LOGIC_VECTOR (3 downto 0);
    signal j10_reg_713 : STD_LOGIC_VECTOR (3 downto 0);
    signal i7_phi_fu_729_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal i7_reg_724 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st32_fsm_31 : STD_LOGIC;
    signal ap_sig_bdd_883 : BOOLEAN;
    signal j13_phi_fu_742_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal j13_reg_737 : STD_LOGIC_VECTOR (0 downto 0);
    signal k10_reg_750 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_cseq_ST_st36_fsm_35 : STD_LOGIC;
    signal ap_sig_bdd_904 : BOOLEAN;
    signal grp_inference_fc_fu_761_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st37_fsm_36 : STD_LOGIC;
    signal ap_sig_bdd_916 : BOOLEAN;
    signal grp_inference_sm_fu_769_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st38_fsm_37 : STD_LOGIC;
    signal ap_sig_bdd_925 : BOOLEAN;
    signal ap_sig_cseq_ST_st39_fsm_38 : STD_LOGIC;
    signal ap_sig_bdd_932 : BOOLEAN;
    signal grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st24_fsm_23 : STD_LOGIC;
    signal ap_sig_bdd_948 : BOOLEAN;
    signal grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st27_fsm_26 : STD_LOGIC;
    signal ap_sig_bdd_957 : BOOLEAN;
    signal ap_sig_cseq_ST_st28_fsm_27 : STD_LOGIC;
    signal ap_sig_bdd_964 : BOOLEAN;
    signal grp_inference_conv2d_fu_794_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st31_fsm_30 : STD_LOGIC;
    signal ap_sig_bdd_973 : BOOLEAN;
    signal grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st25_fsm_24 : STD_LOGIC;
    signal ap_sig_bdd_982 : BOOLEAN;
    signal ap_sig_cseq_ST_st26_fsm_25 : STD_LOGIC;
    signal ap_sig_bdd_989 : BOOLEAN;
    signal grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal ap_sig_cseq_ST_st29_fsm_28 : STD_LOGIC;
    signal ap_sig_bdd_998 : BOOLEAN;
    signal ap_sig_cseq_ST_st30_fsm_29 : STD_LOGIC;
    signal ap_sig_bdd_1005 : BOOLEAN;
    signal tmp_55_cast_fu_877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_62_cast_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_1002_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_75_cast_fu_1138_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_14_fu_1155_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_82_cast_fu_1299_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_fu_1316_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_81_cast_fu_1361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_23_fu_1378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_86_cast_fu_1446_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_fu_1463_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_fu_1488_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_32_fu_1503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_fu_826_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_838_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl_cast_fu_834_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl2_cast_fu_846_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_cast_fu_868_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_41_fu_872_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_39_fu_899_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_cast_fu_895_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl3_cast_fu_907_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_13_cast_fu_929_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_44_fu_933_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_45_fu_946_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_shl4_cast_fu_938_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl5_cast_fu_954_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_cast_fu_976_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_53_fu_980_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_42_fu_1023_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_12_cast_fu_1019_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_cast_fu_1031_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_16_cast_fu_1053_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_49_fu_1057_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_51_fu_1070_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_50_fu_1062_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl8_fu_1078_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_fu_1100_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_57_fu_1104_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_cast_fu_1129_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_63_fu_1133_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_47_fu_1176_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_15_cast_fu_1172_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl9_cast_fu_1184_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_20_cast_fu_1206_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_54_fu_1210_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_55_fu_1215_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_25_fu_1239_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_59_fu_1243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_fu_1248_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_61_fu_1260_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_shl1_cast_fu_1252_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_shl10_cast_fu_1264_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_29_cast_fu_1290_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_67_fu_1294_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_24_cast_fu_1351_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_58_fu_1355_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_64_fu_1395_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_65_fu_1407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl12_cast_fu_1415_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_shl11_cast_fu_1403_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_28_cast_fu_1437_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_68_fu_1441_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp1_fu_1493_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (38 downto 0);

    component inference_fc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        X_0_ce0 : OUT STD_LOGIC;
        X_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        W_ce0 : OUT STD_LOGIC;
        W_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        B_0_ce0 : OUT STD_LOGIC;
        B_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Y_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        Y_0_ce0 : OUT STD_LOGIC;
        Y_0_we0 : OUT STD_LOGIC;
        Y_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_sm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        X_0_ce0 : OUT STD_LOGIC;
        X_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        W_ce0 : OUT STD_LOGIC;
        W_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        B_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        B_0_ce0 : OUT STD_LOGIC;
        B_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        argmax_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        argmax_TVALID : OUT STD_LOGIC;
        argmax_TREADY : IN STD_LOGIC );
    end component;


    component inference_conv2d_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        W_0_ce0 : OUT STD_LOGIC;
        W_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_feature_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_feature_ce0 : OUT STD_LOGIC;
        out_feature_we0 : OUT STD_LOGIC;
        out_feature_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_conv2d_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        W_ce0 : OUT STD_LOGIC;
        W_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_feature_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_feature_ce0 : OUT STD_LOGIC;
        out_feature_we0 : OUT STD_LOGIC;
        out_feature_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_conv2d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        W_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        W_ce0 : OUT STD_LOGIC;
        W_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        b_ce0 : OUT STD_LOGIC;
        b_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_feature_0_0_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        out_feature_0_0_ce0 : OUT STD_LOGIC;
        out_feature_0_0_we0 : OUT STD_LOGIC;
        out_feature_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_maxPoolNxN_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_feature_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        out_feature_ce0 : OUT STD_LOGIC;
        out_feature_we0 : OUT STD_LOGIC;
        out_feature_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_maxPoolNxN IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_feature_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        out_feature_ce0 : OUT STD_LOGIC;
        out_feature_we0 : OUT STD_LOGIC;
        out_feature_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_x_in_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_f1_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_b1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_convOutput1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_poolOut1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_f2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_b2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_convOutput2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_poolOut2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_f3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_b3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_fc_T_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_W4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_W5 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component inference_sm_T_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    x_in_0_U : component inference_x_in_0
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_in_0_address0,
        ce0 => x_in_0_ce0,
        we0 => x_in_0_we0,
        d0 => x_in_0_d0,
        q0 => x_in_0_q0);

    f1_0_U : component inference_f1_0
    generic map (
        DataWidth => 32,
        AddressRange => 150,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => f1_0_address0,
        ce0 => f1_0_ce0,
        we0 => f1_0_we0,
        d0 => f1_0_d0,
        q0 => f1_0_q0);

    b1_U : component inference_b1
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => b1_address0,
        ce0 => b1_ce0,
        we0 => b1_we0,
        d0 => b1_d0,
        q0 => b1_q0);

    convOutput1_U : component inference_convOutput1
    generic map (
        DataWidth => 32,
        AddressRange => 4704,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => convOutput1_address0,
        ce0 => convOutput1_ce0,
        we0 => convOutput1_we0,
        d0 => convOutput1_d0,
        q0 => convOutput1_q0);

    poolOut1_U : component inference_poolOut1
    generic map (
        DataWidth => 32,
        AddressRange => 1176,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => poolOut1_address0,
        ce0 => poolOut1_ce0,
        we0 => poolOut1_we0,
        d0 => poolOut1_d0,
        q0 => poolOut1_q0);

    f2_U : component inference_f2
    generic map (
        DataWidth => 32,
        AddressRange => 2400,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => f2_address0,
        ce0 => f2_ce0,
        we0 => f2_we0,
        d0 => f2_d0,
        q0 => f2_q0);

    b2_U : component inference_b2
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => b2_address0,
        ce0 => b2_ce0,
        we0 => b2_we0,
        d0 => b2_d0,
        q0 => b2_q0);

    convOutput2_U : component inference_convOutput2
    generic map (
        DataWidth => 32,
        AddressRange => 1600,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => convOutput2_address0,
        ce0 => convOutput2_ce0,
        we0 => convOutput2_we0,
        d0 => convOutput2_d0,
        q0 => convOutput2_q0);

    poolOut2_U : component inference_poolOut2
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => poolOut2_address0,
        ce0 => poolOut2_ce0,
        we0 => poolOut2_we0,
        d0 => poolOut2_d0,
        q0 => poolOut2_q0);

    f3_U : component inference_f3
    generic map (
        DataWidth => 32,
        AddressRange => 48000,
        AddressWidth => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => f3_address0,
        ce0 => f3_ce0,
        we0 => f3_we0,
        d0 => f3_d0,
        q0 => f3_q0);

    b3_U : component inference_b3
    generic map (
        DataWidth => 32,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => b3_address0,
        ce0 => b3_ce0,
        we0 => b3_we0,
        d0 => b3_d0,
        q0 => b3_q0);

    convOutput3_0_0_U : component inference_b3
    generic map (
        DataWidth => 32,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => convOutput3_0_0_address0,
        ce0 => convOutput3_0_0_ce0,
        we0 => convOutput3_0_0_we0,
        d0 => convOutput3_0_0_d0,
        q0 => convOutput3_0_0_q0);

    fcIn_0_U : component inference_b3
    generic map (
        DataWidth => 32,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fcIn_0_address0,
        ce0 => fcIn_0_ce0,
        we0 => fcIn_0_we0,
        d0 => fcIn_0_d0,
        q0 => fcIn_0_q0);

    fcOut4_0_U : component inference_fc_T_0
    generic map (
        DataWidth => 32,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => fcOut4_0_address0,
        ce0 => fcOut4_0_ce0,
        we0 => fcOut4_0_we0,
        d0 => fcOut4_0_d0,
        q0 => fcOut4_0_q0);

    W4_U : component inference_W4
    generic map (
        DataWidth => 32,
        AddressRange => 10080,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => W4_address0,
        ce0 => W4_ce0,
        we0 => W4_we0,
        d0 => W4_d0,
        q0 => W4_q0);

    B4_0_U : component inference_fc_T_0
    generic map (
        DataWidth => 32,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B4_0_address0,
        ce0 => B4_0_ce0,
        we0 => B4_0_we0,
        d0 => B4_0_d0,
        q0 => B4_0_q0);

    W5_U : component inference_W5
    generic map (
        DataWidth => 32,
        AddressRange => 840,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => W5_address0,
        ce0 => W5_ce0,
        we0 => W5_we0,
        d0 => W5_d0,
        q0 => W5_q0);

    B5_0_U : component inference_sm_T_0
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => B5_0_address0,
        ce0 => B5_0_ce0,
        we0 => B5_0_we0,
        d0 => B5_0_d0,
        q0 => B5_0_q0);

    grp_inference_fc_fu_761 : component inference_fc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_fc_fu_761_ap_start,
        ap_done => grp_inference_fc_fu_761_ap_done,
        ap_idle => grp_inference_fc_fu_761_ap_idle,
        ap_ready => grp_inference_fc_fu_761_ap_ready,
        X_0_address0 => grp_inference_fc_fu_761_X_0_address0,
        X_0_ce0 => grp_inference_fc_fu_761_X_0_ce0,
        X_0_q0 => grp_inference_fc_fu_761_X_0_q0,
        W_address0 => grp_inference_fc_fu_761_W_address0,
        W_ce0 => grp_inference_fc_fu_761_W_ce0,
        W_q0 => grp_inference_fc_fu_761_W_q0,
        B_0_address0 => grp_inference_fc_fu_761_B_0_address0,
        B_0_ce0 => grp_inference_fc_fu_761_B_0_ce0,
        B_0_q0 => grp_inference_fc_fu_761_B_0_q0,
        Y_0_address0 => grp_inference_fc_fu_761_Y_0_address0,
        Y_0_ce0 => grp_inference_fc_fu_761_Y_0_ce0,
        Y_0_we0 => grp_inference_fc_fu_761_Y_0_we0,
        Y_0_d0 => grp_inference_fc_fu_761_Y_0_d0);

    grp_inference_sm_fu_769 : component inference_sm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_sm_fu_769_ap_start,
        ap_done => grp_inference_sm_fu_769_ap_done,
        ap_idle => grp_inference_sm_fu_769_ap_idle,
        ap_ready => grp_inference_sm_fu_769_ap_ready,
        X_0_address0 => grp_inference_sm_fu_769_X_0_address0,
        X_0_ce0 => grp_inference_sm_fu_769_X_0_ce0,
        X_0_q0 => grp_inference_sm_fu_769_X_0_q0,
        W_address0 => grp_inference_sm_fu_769_W_address0,
        W_ce0 => grp_inference_sm_fu_769_W_ce0,
        W_q0 => grp_inference_sm_fu_769_W_q0,
        B_0_address0 => grp_inference_sm_fu_769_B_0_address0,
        B_0_ce0 => grp_inference_sm_fu_769_B_0_ce0,
        B_0_q0 => grp_inference_sm_fu_769_B_0_q0,
        argmax_TDATA => grp_inference_sm_fu_769_argmax_TDATA,
        argmax_TVALID => grp_inference_sm_fu_769_argmax_TVALID,
        argmax_TREADY => grp_inference_sm_fu_769_argmax_TREADY);

    grp_inference_conv2d_1_fu_778 : component inference_conv2d_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_conv2d_1_fu_778_ap_start,
        ap_done => grp_inference_conv2d_1_fu_778_ap_done,
        ap_idle => grp_inference_conv2d_1_fu_778_ap_idle,
        ap_ready => grp_inference_conv2d_1_fu_778_ap_ready,
        x_0_address0 => grp_inference_conv2d_1_fu_778_x_0_address0,
        x_0_ce0 => grp_inference_conv2d_1_fu_778_x_0_ce0,
        x_0_q0 => grp_inference_conv2d_1_fu_778_x_0_q0,
        W_0_address0 => grp_inference_conv2d_1_fu_778_W_0_address0,
        W_0_ce0 => grp_inference_conv2d_1_fu_778_W_0_ce0,
        W_0_q0 => grp_inference_conv2d_1_fu_778_W_0_q0,
        b_address0 => grp_inference_conv2d_1_fu_778_b_address0,
        b_ce0 => grp_inference_conv2d_1_fu_778_b_ce0,
        b_q0 => grp_inference_conv2d_1_fu_778_b_q0,
        out_feature_address0 => grp_inference_conv2d_1_fu_778_out_feature_address0,
        out_feature_ce0 => grp_inference_conv2d_1_fu_778_out_feature_ce0,
        out_feature_we0 => grp_inference_conv2d_1_fu_778_out_feature_we0,
        out_feature_d0 => grp_inference_conv2d_1_fu_778_out_feature_d0);

    grp_inference_conv2d_2_fu_786 : component inference_conv2d_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_conv2d_2_fu_786_ap_start,
        ap_done => grp_inference_conv2d_2_fu_786_ap_done,
        ap_idle => grp_inference_conv2d_2_fu_786_ap_idle,
        ap_ready => grp_inference_conv2d_2_fu_786_ap_ready,
        x_address0 => grp_inference_conv2d_2_fu_786_x_address0,
        x_ce0 => grp_inference_conv2d_2_fu_786_x_ce0,
        x_q0 => grp_inference_conv2d_2_fu_786_x_q0,
        W_address0 => grp_inference_conv2d_2_fu_786_W_address0,
        W_ce0 => grp_inference_conv2d_2_fu_786_W_ce0,
        W_q0 => grp_inference_conv2d_2_fu_786_W_q0,
        b_address0 => grp_inference_conv2d_2_fu_786_b_address0,
        b_ce0 => grp_inference_conv2d_2_fu_786_b_ce0,
        b_q0 => grp_inference_conv2d_2_fu_786_b_q0,
        out_feature_address0 => grp_inference_conv2d_2_fu_786_out_feature_address0,
        out_feature_ce0 => grp_inference_conv2d_2_fu_786_out_feature_ce0,
        out_feature_we0 => grp_inference_conv2d_2_fu_786_out_feature_we0,
        out_feature_d0 => grp_inference_conv2d_2_fu_786_out_feature_d0);

    grp_inference_conv2d_fu_794 : component inference_conv2d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_conv2d_fu_794_ap_start,
        ap_done => grp_inference_conv2d_fu_794_ap_done,
        ap_idle => grp_inference_conv2d_fu_794_ap_idle,
        ap_ready => grp_inference_conv2d_fu_794_ap_ready,
        x_address0 => grp_inference_conv2d_fu_794_x_address0,
        x_ce0 => grp_inference_conv2d_fu_794_x_ce0,
        x_q0 => grp_inference_conv2d_fu_794_x_q0,
        W_address0 => grp_inference_conv2d_fu_794_W_address0,
        W_ce0 => grp_inference_conv2d_fu_794_W_ce0,
        W_q0 => grp_inference_conv2d_fu_794_W_q0,
        b_address0 => grp_inference_conv2d_fu_794_b_address0,
        b_ce0 => grp_inference_conv2d_fu_794_b_ce0,
        b_q0 => grp_inference_conv2d_fu_794_b_q0,
        out_feature_0_0_address0 => grp_inference_conv2d_fu_794_out_feature_0_0_address0,
        out_feature_0_0_ce0 => grp_inference_conv2d_fu_794_out_feature_0_0_ce0,
        out_feature_0_0_we0 => grp_inference_conv2d_fu_794_out_feature_0_0_we0,
        out_feature_0_0_d0 => grp_inference_conv2d_fu_794_out_feature_0_0_d0);

    grp_inference_maxPoolNxN_1_fu_802 : component inference_maxPoolNxN_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_maxPoolNxN_1_fu_802_ap_start,
        ap_done => grp_inference_maxPoolNxN_1_fu_802_ap_done,
        ap_idle => grp_inference_maxPoolNxN_1_fu_802_ap_idle,
        ap_ready => grp_inference_maxPoolNxN_1_fu_802_ap_ready,
        x_address0 => grp_inference_maxPoolNxN_1_fu_802_x_address0,
        x_ce0 => grp_inference_maxPoolNxN_1_fu_802_x_ce0,
        x_q0 => grp_inference_maxPoolNxN_1_fu_802_x_q0,
        out_feature_address0 => grp_inference_maxPoolNxN_1_fu_802_out_feature_address0,
        out_feature_ce0 => grp_inference_maxPoolNxN_1_fu_802_out_feature_ce0,
        out_feature_we0 => grp_inference_maxPoolNxN_1_fu_802_out_feature_we0,
        out_feature_d0 => grp_inference_maxPoolNxN_1_fu_802_out_feature_d0);

    grp_inference_maxPoolNxN_fu_808 : component inference_maxPoolNxN
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_inference_maxPoolNxN_fu_808_ap_start,
        ap_done => grp_inference_maxPoolNxN_fu_808_ap_done,
        ap_idle => grp_inference_maxPoolNxN_fu_808_ap_idle,
        ap_ready => grp_inference_maxPoolNxN_fu_808_ap_ready,
        x_address0 => grp_inference_maxPoolNxN_fu_808_x_address0,
        x_ce0 => grp_inference_maxPoolNxN_fu_808_x_ce0,
        x_q0 => grp_inference_maxPoolNxN_fu_808_x_q0,
        out_feature_address0 => grp_inference_maxPoolNxN_fu_808_out_feature_address0,
        out_feature_ce0 => grp_inference_maxPoolNxN_fu_808_out_feature_ce0,
        out_feature_we0 => grp_inference_maxPoolNxN_fu_808_out_feature_we0,
        out_feature_d0 => grp_inference_maxPoolNxN_fu_808_out_feature_d0);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg assign process. --
    grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and not(ap_sig_bdd_432) and not((ap_const_lv1_0 = exitcond3_fu_1451_p2)))) then 
                    grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_conv2d_1_fu_778_ap_ready)) then 
                    grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg assign process. --
    grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_26)) then 
                    grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_conv2d_2_fu_786_ap_ready)) then 
                    grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_inference_conv2d_fu_794_ap_start_ap_start_reg assign process. --
    grp_inference_conv2d_fu_794_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_conv2d_fu_794_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st31_fsm_30)) then 
                    grp_inference_conv2d_fu_794_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_conv2d_fu_794_ap_ready)) then 
                    grp_inference_conv2d_fu_794_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_inference_fc_fu_761_ap_start_ap_start_reg assign process. --
    grp_inference_fc_fu_761_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_fc_fu_761_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not((ap_const_lv1_0 = i7_phi_fu_729_p4)))) then 
                    grp_inference_fc_fu_761_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_fc_fu_761_ap_ready)) then 
                    grp_inference_fc_fu_761_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg assign process. --
    grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24)) then 
                    grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_maxPoolNxN_1_fu_802_ap_ready)) then 
                    grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg assign process. --
    grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st29_fsm_28)) then 
                    grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_maxPoolNxN_fu_808_ap_ready)) then 
                    grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_inference_sm_fu_769_ap_start_ap_start_reg assign process. --
    grp_inference_sm_fu_769_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_inference_sm_fu_769_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_st38_fsm_37)) then 
                    grp_inference_sm_fu_769_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_inference_sm_fu_769_ap_ready)) then 
                    grp_inference_sm_fu_769_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- i1_reg_492 assign process. --
    i1_reg_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_lv1_0 = exitcond21_fu_917_p2)))) then 
                i1_reg_492 <= i_2_reg_1531;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((exitcond1_fu_814_p2 = ap_const_lv1_0)))) then 
                i1_reg_492 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- i5_reg_536 assign process. --
    i5_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and not((ap_const_lv1_0 = exitcond19_fu_1041_p2)))) then 
                i5_reg_536 <= i_3_reg_1573;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not(ap_sig_bdd_195) and not((ap_const_lv1_0 = exitcond4_fu_990_p2)))) then 
                i5_reg_536 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- i6_reg_691 assign process. --
    i6_reg_691_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21) and not(ap_sig_bdd_416) and not((ap_const_lv1_0 = exitcond5_fu_1425_p2)))) then 
                i6_reg_691 <= i_6_reg_1712;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(ap_sig_bdd_386) and not((ap_const_lv1_0 = exitcond7_fu_1366_p2)))) then 
                i6_reg_691 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    -- i7_reg_724 assign process. --
    i7_reg_724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((ap_const_lv1_0 = j13_phi_fu_742_p4)))) then 
                i7_reg_724 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31) and not((ap_const_logic_0 = grp_inference_conv2d_fu_794_ap_done)))) then 
                i7_reg_724 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    -- i8_reg_591 assign process. --
    i8_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((ap_const_lv1_0 = exitcond14_fu_1194_p2)))) then 
                i8_reg_591 <= i_4_reg_1628;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and not(ap_sig_bdd_269) and not((ap_const_lv1_0 = exitcond16_fu_1143_p2)))) then 
                i8_reg_591 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- i9_reg_646 assign process. --
    i9_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not(ap_sig_bdd_370) and not((ap_const_lv1_0 = exitcond9_fu_1339_p2)))) then 
                i9_reg_646 <= i_5_reg_1688;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(ap_sig_bdd_343) and not((ap_const_lv1_0 = exitcond11_fu_1304_p2)))) then 
                i9_reg_646 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    -- i_reg_470 assign process. --
    i_reg_470_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_135) and not((ap_const_lv1_0 = exitcond8_fu_856_p2)))) then 
                i_reg_470 <= i_1_reg_1510;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                i_reg_470 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- j10_reg_713 assign process. --
    j10_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and not((ap_const_lv1_0 = exitcond6_fu_1383_p2)))) then 
                j10_reg_713 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and (ap_const_lv1_0 = exitcond3_fu_1451_p2) and not(ap_sig_bdd_432))) then 
                j10_reg_713 <= j_12_fu_1457_p2;
            end if; 
        end if;
    end process;

    -- j11_reg_702 assign process. --
    j11_reg_702_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and (ap_const_lv1_0 = exitcond6_fu_1383_p2))) then 
                j11_reg_702 <= ap_const_lv4_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21) and (ap_const_lv1_0 = exitcond5_fu_1425_p2) and not(ap_sig_bdd_416))) then 
                j11_reg_702 <= j_1_fu_1431_p2;
            end if; 
        end if;
    end process;

    -- j13_reg_737 assign process. --
    j13_reg_737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) and not((ap_const_lv1_0 = exitcond_fu_1476_p2)))) then 
                j13_reg_737 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and (ap_const_lv1_0 = i7_phi_fu_729_p4))) then 
                j13_reg_737 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    -- j2_reg_503 assign process. --
    j2_reg_503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not(ap_sig_bdd_179) and not((ap_const_lv1_0 = exitcond22_fu_964_p2)))) then 
                j2_reg_503 <= j_5_reg_1544;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond2_fu_883_p2))) then 
                j2_reg_503 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- j6_reg_547 assign process. --
    j6_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and not((ap_const_lv1_0 = exitcond18_fu_1088_p2)))) then 
                j6_reg_547 <= j_6_reg_1586;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and (ap_const_lv1_0 = exitcond20_fu_1007_p2))) then 
                j6_reg_547 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- j7_reg_680 assign process. --
    j7_reg_680_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_lv1_0 = exitcond10_fu_1327_p2)))) then 
                j7_reg_680 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and (ap_const_lv1_0 = exitcond7_fu_1366_p2) and not(ap_sig_bdd_386))) then 
                j7_reg_680 <= j_9_fu_1372_p2;
            end if; 
        end if;
    end process;

    -- j8_reg_602 assign process. --
    j8_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and not((ap_const_lv1_0 = exitcond13_fu_1227_p2)))) then 
                j8_reg_602 <= j_7_reg_1641;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv1_0 = exitcond15_fu_1160_p2))) then 
                j8_reg_602 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- j9_reg_669 assign process. --
    j9_reg_669_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_lv1_0 = exitcond10_fu_1327_p2))) then 
                j9_reg_669 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = exitcond9_fu_1339_p2) and not(ap_sig_bdd_370))) then 
                j9_reg_669 <= j_8_fu_1345_p2;
            end if; 
        end if;
    end process;

    -- j_reg_481 assign process. --
    j_reg_481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_814_p2 = ap_const_lv1_0))) then 
                j_reg_481 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond8_fu_856_p2) and not(ap_sig_bdd_135))) then 
                j_reg_481 <= j_4_fu_862_p2;
            end if; 
        end if;
    end process;

    -- k10_reg_750 assign process. --
    k10_reg_750_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and (ap_const_lv1_0 = j13_phi_fu_742_p4))) then 
                k10_reg_750 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35)) then 
                k10_reg_750 <= k_11_reg_1751;
            end if; 
        end if;
    end process;

    -- k4_reg_525 assign process. --
    k4_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond2_fu_883_p2)))) then 
                k4_reg_525 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = exitcond4_fu_990_p2) and not(ap_sig_bdd_195))) then 
                k4_reg_525 <= k_fu_996_p2;
            end if; 
        end if;
    end process;

    -- k6_reg_613 assign process. --
    k6_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not(ap_sig_bdd_327) and not((ap_const_lv1_0 = exitcond12_fu_1278_p2)))) then 
                k6_reg_613 <= k_6_reg_1654;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (ap_const_lv1_0 = exitcond14_fu_1194_p2))) then 
                k6_reg_613 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- k7_reg_558 assign process. --
    k7_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(ap_sig_bdd_253) and not((ap_const_lv1_0 = exitcond17_fu_1117_p2)))) then 
                k7_reg_558 <= k_5_reg_1599;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = exitcond19_fu_1041_p2))) then 
                k7_reg_558 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    -- k8_reg_635 assign process. --
    k8_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((ap_const_lv1_0 = exitcond15_fu_1160_p2)))) then 
                k8_reg_635 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and (ap_const_lv1_0 = exitcond11_fu_1304_p2) and not(ap_sig_bdd_343))) then 
                k8_reg_635 <= k_4_fu_1310_p2;
            end if; 
        end if;
    end process;

    -- k9_reg_580 assign process. --
    k9_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and not((ap_const_lv1_0 = exitcond20_fu_1007_p2)))) then 
                k9_reg_580 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and (ap_const_lv1_0 = exitcond16_fu_1143_p2) and not(ap_sig_bdd_269))) then 
                k9_reg_580 <= k_3_fu_1149_p2;
            end if; 
        end if;
    end process;

    -- l3_reg_624 assign process. --
    l3_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = exitcond13_fu_1227_p2))) then 
                l3_reg_624 <= ap_const_lv7_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = exitcond12_fu_1278_p2) and not(ap_sig_bdd_327))) then 
                l3_reg_624 <= l_3_fu_1284_p2;
            end if; 
        end if;
    end process;

    -- l8_reg_569 assign process. --
    l8_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and (ap_const_lv1_0 = exitcond18_fu_1088_p2))) then 
                l8_reg_569 <= ap_const_lv5_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and (ap_const_lv1_0 = exitcond17_fu_1117_p2) and not(ap_sig_bdd_253))) then 
                l8_reg_569 <= l_2_fu_1123_p2;
            end if; 
        end if;
    end process;

    -- l_reg_514 assign process. --
    l_reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond21_fu_917_p2))) then 
                l_reg_514 <= ap_const_lv3_0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = exitcond22_fu_964_p2) and not(ap_sig_bdd_179))) then 
                l_reg_514 <= l_1_fu_970_p2;
            end if; 
        end if;
    end process;

    -- phi_mul_reg_657 assign process. --
    phi_mul_reg_657_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not(ap_sig_bdd_370) and not((ap_const_lv1_0 = exitcond9_fu_1339_p2)))) then 
                phi_mul_reg_657 <= next_mul_reg_1680;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(ap_sig_bdd_343) and not((ap_const_lv1_0 = exitcond11_fu_1304_p2)))) then 
                phi_mul_reg_657 <= ap_const_lv14_0;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32)) then
                    i14_cast4_reg_1738(0) <= i14_cast4_fu_1468_p1(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_1_reg_1510 <= i_1_fu_820_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                i_2_reg_1531 <= i_2_fu_889_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7)) then
                i_3_reg_1573 <= i_3_fu_1013_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then
                i_4_reg_1628 <= i_4_fu_1166_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17)) then
                i_5_reg_1688 <= i_5_fu_1333_p2;
                next_mul_reg_1680 <= next_mul_fu_1321_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20)) then
                i_6_reg_1712 <= i_6_fu_1389_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33)) then
                    j15_cast3_reg_1743(0) <= j15_cast3_fu_1472_p1(0);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                j_5_reg_1544 <= j_5_fu_923_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8)) then
                j_6_reg_1586 <= j_6_fu_1047_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13)) then
                j_7_reg_1641 <= j_7_fu_1200_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34)) then
                k_11_reg_1751 <= k_11_fu_1482_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9)) then
                k_5_reg_1599 <= k_5_fu_1094_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then
                k_6_reg_1654 <= k_6_fu_1233_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) and (ap_const_lv1_0 = exitcond_fu_1476_p2))) then
                tmp_31_reg_1761 <= tmp_31_fu_1498_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond1_fu_814_p2 = ap_const_lv1_0))) then
                    tmp_38_reg_1515(10 downto 2) <= tmp_38_fu_850_p2(10 downto 2);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond2_fu_883_p2))) then
                tmp_40_reg_1536 <= tmp_40_fu_911_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st8_fsm_7) and (ap_const_lv1_0 = exitcond20_fu_1007_p2))) then
                tmp_43_reg_1578 <= tmp_43_fu_1035_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_lv1_0 = exitcond21_fu_917_p2))) then
                    tmp_46_reg_1549(8 downto 1) <= tmp_46_fu_958_p2(8 downto 1);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and (ap_const_lv1_0 = exitcond15_fu_1160_p2))) then
                tmp_48_reg_1633 <= tmp_48_fu_1188_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st9_fsm_8) and (ap_const_lv1_0 = exitcond19_fu_1041_p2))) then
                    tmp_52_reg_1591(8 downto 1) <= tmp_52_fu_1082_p2(8 downto 1);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and (ap_const_lv1_0 = exitcond14_fu_1194_p2))) then
                    tmp_56_reg_1646(9 downto 4) <= tmp_56_fu_1223_p1(9 downto 4);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) and (ap_const_lv1_0 = exitcond13_fu_1227_p2))) then
                    tmp_62_reg_1659(16 downto 3) <= tmp_62_fu_1272_p2(16 downto 3);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st21_fsm_20) and (ap_const_lv1_0 = exitcond6_fu_1383_p2))) then
                    tmp_66_reg_1717(10 downto 1) <= tmp_66_fu_1419_p2(10 downto 1);
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st10_fsm_9) and (ap_const_lv1_0 = exitcond18_fu_1088_p2))) then
                    tmp_71_cast_reg_1604(12 downto 4) <= tmp_71_cast_fu_1109_p3(12 downto 4);
            end if;
        end if;
    end process;
    tmp_38_reg_1515(1 downto 0) <= "00";
    tmp_46_reg_1549(0) <= '0';
    tmp_52_reg_1591(0) <= '0';
    tmp_71_cast_reg_1604(3 downto 0) <= "0000";
    tmp_56_reg_1646(3 downto 0) <= "0000";
    tmp_56_reg_1646(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    tmp_62_reg_1659(2 downto 0) <= "000";
    tmp_66_reg_1717(0) <= '0';
    i14_cast4_reg_1738(6 downto 1) <= "000000";
    j15_cast3_reg_1743(6 downto 1) <= "000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, exitcond1_fu_814_p2, exitcond8_fu_856_p2, ap_sig_bdd_135, exitcond2_fu_883_p2, exitcond21_fu_917_p2, exitcond22_fu_964_p2, ap_sig_bdd_179, exitcond4_fu_990_p2, ap_sig_bdd_195, exitcond20_fu_1007_p2, exitcond19_fu_1041_p2, exitcond18_fu_1088_p2, exitcond17_fu_1117_p2, ap_sig_bdd_253, exitcond16_fu_1143_p2, ap_sig_bdd_269, exitcond15_fu_1160_p2, exitcond14_fu_1194_p2, exitcond13_fu_1227_p2, exitcond12_fu_1278_p2, ap_sig_bdd_327, exitcond11_fu_1304_p2, ap_sig_bdd_343, exitcond9_fu_1339_p2, ap_sig_bdd_370, exitcond7_fu_1366_p2, ap_sig_bdd_386, exitcond6_fu_1383_p2, exitcond5_fu_1425_p2, ap_sig_bdd_416, exitcond3_fu_1451_p2, ap_sig_bdd_432, exitcond_fu_1476_p2, grp_inference_fc_fu_761_ap_done, grp_inference_sm_fu_769_ap_done, grp_inference_conv2d_1_fu_778_ap_done, grp_inference_conv2d_2_fu_786_ap_done, grp_inference_conv2d_fu_794_ap_done, grp_inference_maxPoolNxN_1_fu_802_ap_done, grp_inference_maxPoolNxN_fu_808_ap_done, exitcond10_fu_1327_p2, i7_phi_fu_729_p4, j13_phi_fu_742_p4)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((exitcond1_fu_814_p2 = ap_const_lv1_0)) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (((ap_const_lv1_0 = exitcond8_fu_856_p2) and not(ap_sig_bdd_135))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                elsif ((not(ap_sig_bdd_135) and not((ap_const_lv1_0 = exitcond8_fu_856_p2)))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if ((ap_const_lv1_0 = exitcond2_fu_883_p2)) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st5_fsm_4 => 
                if ((ap_const_lv1_0 = exitcond21_fu_917_p2)) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st6_fsm_5 => 
                if (((ap_const_lv1_0 = exitcond22_fu_964_p2) and not(ap_sig_bdd_179))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                elsif ((not(ap_sig_bdd_179) and not((ap_const_lv1_0 = exitcond22_fu_964_p2)))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                if (((ap_const_lv1_0 = exitcond4_fu_990_p2) and not(ap_sig_bdd_195))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                elsif ((not(ap_sig_bdd_195) and not((ap_const_lv1_0 = exitcond4_fu_990_p2)))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                if ((ap_const_lv1_0 = exitcond20_fu_1007_p2)) then
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                else
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                end if;
            when ap_ST_st9_fsm_8 => 
                if ((ap_const_lv1_0 = exitcond19_fu_1041_p2)) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                end if;
            when ap_ST_st10_fsm_9 => 
                if ((ap_const_lv1_0 = exitcond18_fu_1088_p2)) then
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                else
                    ap_NS_fsm <= ap_ST_st9_fsm_8;
                end if;
            when ap_ST_st11_fsm_10 => 
                if (((ap_const_lv1_0 = exitcond17_fu_1117_p2) and not(ap_sig_bdd_253))) then
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                elsif ((not(ap_sig_bdd_253) and not((ap_const_lv1_0 = exitcond17_fu_1117_p2)))) then
                    ap_NS_fsm <= ap_ST_st10_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                end if;
            when ap_ST_st12_fsm_11 => 
                if (((ap_const_lv1_0 = exitcond16_fu_1143_p2) and not(ap_sig_bdd_269))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                elsif ((not(ap_sig_bdd_269) and not((ap_const_lv1_0 = exitcond16_fu_1143_p2)))) then
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                end if;
            when ap_ST_st13_fsm_12 => 
                if ((ap_const_lv1_0 = exitcond15_fu_1160_p2)) then
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                end if;
            when ap_ST_st14_fsm_13 => 
                if ((ap_const_lv1_0 = exitcond14_fu_1194_p2)) then
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                end if;
            when ap_ST_st15_fsm_14 => 
                if ((ap_const_lv1_0 = exitcond13_fu_1227_p2)) then
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                else
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                end if;
            when ap_ST_st16_fsm_15 => 
                if (((ap_const_lv1_0 = exitcond12_fu_1278_p2) and not(ap_sig_bdd_327))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                elsif ((not(ap_sig_bdd_327) and not((ap_const_lv1_0 = exitcond12_fu_1278_p2)))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_st16_fsm_15;
                end if;
            when ap_ST_st17_fsm_16 => 
                if (((ap_const_lv1_0 = exitcond11_fu_1304_p2) and not(ap_sig_bdd_343))) then
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                elsif ((not(ap_sig_bdd_343) and not((ap_const_lv1_0 = exitcond11_fu_1304_p2)))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                end if;
            when ap_ST_st18_fsm_17 => 
                if (not((ap_const_lv1_0 = exitcond10_fu_1327_p2))) then
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                else
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                end if;
            when ap_ST_st19_fsm_18 => 
                if (((ap_const_lv1_0 = exitcond9_fu_1339_p2) and not(ap_sig_bdd_370))) then
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                elsif ((not(ap_sig_bdd_370) and not((ap_const_lv1_0 = exitcond9_fu_1339_p2)))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                end if;
            when ap_ST_st20_fsm_19 => 
                if ((not(ap_sig_bdd_386) and not((ap_const_lv1_0 = exitcond7_fu_1366_p2)))) then
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                elsif (((ap_const_lv1_0 = exitcond7_fu_1366_p2) and not(ap_sig_bdd_386))) then
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                else
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                end if;
            when ap_ST_st21_fsm_20 => 
                if (not((ap_const_lv1_0 = exitcond6_fu_1383_p2))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                else
                    ap_NS_fsm <= ap_ST_st22_fsm_21;
                end if;
            when ap_ST_st22_fsm_21 => 
                if (((ap_const_lv1_0 = exitcond5_fu_1425_p2) and not(ap_sig_bdd_416))) then
                    ap_NS_fsm <= ap_ST_st22_fsm_21;
                elsif ((not(ap_sig_bdd_416) and not((ap_const_lv1_0 = exitcond5_fu_1425_p2)))) then
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st22_fsm_21;
                end if;
            when ap_ST_st23_fsm_22 => 
                if (((ap_const_lv1_0 = exitcond3_fu_1451_p2) and not(ap_sig_bdd_432))) then
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                elsif ((not(ap_sig_bdd_432) and not((ap_const_lv1_0 = exitcond3_fu_1451_p2)))) then
                    ap_NS_fsm <= ap_ST_st24_fsm_23;
                else
                    ap_NS_fsm <= ap_ST_st23_fsm_22;
                end if;
            when ap_ST_st24_fsm_23 => 
                if (not((ap_const_logic_0 = grp_inference_conv2d_1_fu_778_ap_done))) then
                    ap_NS_fsm <= ap_ST_st25_fsm_24;
                else
                    ap_NS_fsm <= ap_ST_st24_fsm_23;
                end if;
            when ap_ST_st25_fsm_24 => 
                ap_NS_fsm <= ap_ST_st26_fsm_25;
            when ap_ST_st26_fsm_25 => 
                if (not((ap_const_logic_0 = grp_inference_maxPoolNxN_1_fu_802_ap_done))) then
                    ap_NS_fsm <= ap_ST_st27_fsm_26;
                else
                    ap_NS_fsm <= ap_ST_st26_fsm_25;
                end if;
            when ap_ST_st27_fsm_26 => 
                ap_NS_fsm <= ap_ST_st28_fsm_27;
            when ap_ST_st28_fsm_27 => 
                if (not((ap_const_logic_0 = grp_inference_conv2d_2_fu_786_ap_done))) then
                    ap_NS_fsm <= ap_ST_st29_fsm_28;
                else
                    ap_NS_fsm <= ap_ST_st28_fsm_27;
                end if;
            when ap_ST_st29_fsm_28 => 
                ap_NS_fsm <= ap_ST_st30_fsm_29;
            when ap_ST_st30_fsm_29 => 
                if (not((ap_const_logic_0 = grp_inference_maxPoolNxN_fu_808_ap_done))) then
                    ap_NS_fsm <= ap_ST_st31_fsm_30;
                else
                    ap_NS_fsm <= ap_ST_st30_fsm_29;
                end if;
            when ap_ST_st31_fsm_30 => 
                ap_NS_fsm <= ap_ST_st32_fsm_31;
            when ap_ST_st32_fsm_31 => 
                if (not((ap_const_logic_0 = grp_inference_conv2d_fu_794_ap_done))) then
                    ap_NS_fsm <= ap_ST_st33_fsm_32;
                else
                    ap_NS_fsm <= ap_ST_st32_fsm_31;
                end if;
            when ap_ST_st33_fsm_32 => 
                if (not((ap_const_lv1_0 = i7_phi_fu_729_p4))) then
                    ap_NS_fsm <= ap_ST_st37_fsm_36;
                else
                    ap_NS_fsm <= ap_ST_st34_fsm_33;
                end if;
            when ap_ST_st34_fsm_33 => 
                if ((ap_const_lv1_0 = j13_phi_fu_742_p4)) then
                    ap_NS_fsm <= ap_ST_st35_fsm_34;
                else
                    ap_NS_fsm <= ap_ST_st33_fsm_32;
                end if;
            when ap_ST_st35_fsm_34 => 
                if ((ap_const_lv1_0 = exitcond_fu_1476_p2)) then
                    ap_NS_fsm <= ap_ST_st36_fsm_35;
                else
                    ap_NS_fsm <= ap_ST_st34_fsm_33;
                end if;
            when ap_ST_st36_fsm_35 => 
                ap_NS_fsm <= ap_ST_st35_fsm_34;
            when ap_ST_st37_fsm_36 => 
                if (not((ap_const_logic_0 = grp_inference_fc_fu_761_ap_done))) then
                    ap_NS_fsm <= ap_ST_st38_fsm_37;
                else
                    ap_NS_fsm <= ap_ST_st37_fsm_36;
                end if;
            when ap_ST_st38_fsm_37 => 
                ap_NS_fsm <= ap_ST_st39_fsm_38;
            when ap_ST_st39_fsm_38 => 
                if (not((ap_const_logic_0 = grp_inference_sm_fu_769_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st39_fsm_38;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    -- B4_0_address0 assign process. --
    B4_0_address0_assign_proc : process(ap_sig_cseq_ST_st20_fsm_19, grp_inference_fc_fu_761_B_0_address0, ap_sig_cseq_ST_st37_fsm_36, tmp_23_fu_1378_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19)) then 
            B4_0_address0 <= tmp_23_fu_1378_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            B4_0_address0 <= grp_inference_fc_fu_761_B_0_address0;
        else 
            B4_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    -- B4_0_ce0 assign process. --
    B4_0_ce0_assign_proc : process(ap_sig_cseq_ST_st20_fsm_19, ap_sig_bdd_386, grp_inference_fc_fu_761_B_0_ce0, ap_sig_cseq_ST_st37_fsm_36)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not(ap_sig_bdd_386))) then 
            B4_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            B4_0_ce0 <= grp_inference_fc_fu_761_B_0_ce0;
        else 
            B4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    B4_0_d0 <= fcBias_TDATA;

    -- B4_0_we0 assign process. --
    B4_0_we0_assign_proc : process(ap_sig_cseq_ST_st20_fsm_19, exitcond7_fu_1366_p2, ap_sig_bdd_386)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and (ap_const_lv1_0 = exitcond7_fu_1366_p2) and not(ap_sig_bdd_386)))) then 
            B4_0_we0 <= ap_const_logic_1;
        else 
            B4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- B5_0_address0 assign process. --
    B5_0_address0_assign_proc : process(ap_sig_cseq_ST_st23_fsm_22, grp_inference_sm_fu_769_B_0_address0, ap_sig_cseq_ST_st39_fsm_38, tmp_27_fu_1463_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22)) then 
            B5_0_address0 <= tmp_27_fu_1463_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38)) then 
            B5_0_address0 <= grp_inference_sm_fu_769_B_0_address0;
        else 
            B5_0_address0 <= "XXXX";
        end if; 
    end process;


    -- B5_0_ce0 assign process. --
    B5_0_ce0_assign_proc : process(ap_sig_cseq_ST_st23_fsm_22, ap_sig_bdd_432, grp_inference_sm_fu_769_B_0_ce0, ap_sig_cseq_ST_st39_fsm_38)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and not(ap_sig_bdd_432))) then 
            B5_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38)) then 
            B5_0_ce0 <= grp_inference_sm_fu_769_B_0_ce0;
        else 
            B5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    B5_0_d0 <= smBias_TDATA;

    -- B5_0_we0 assign process. --
    B5_0_we0_assign_proc : process(ap_sig_cseq_ST_st23_fsm_22, exitcond3_fu_1451_p2, ap_sig_bdd_432)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and (ap_const_lv1_0 = exitcond3_fu_1451_p2) and not(ap_sig_bdd_432)))) then 
            B5_0_we0 <= ap_const_logic_1;
        else 
            B5_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- Filter1_TREADY assign process. --
    Filter1_TREADY_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, exitcond22_fu_964_p2, ap_sig_bdd_179)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = exitcond22_fu_964_p2) and not(ap_sig_bdd_179))) then 
            Filter1_TREADY <= ap_const_logic_1;
        else 
            Filter1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- Filter2_TREADY assign process. --
    Filter2_TREADY_assign_proc : process(ap_sig_cseq_ST_st11_fsm_10, exitcond17_fu_1117_p2, ap_sig_bdd_253)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and (ap_const_lv1_0 = exitcond17_fu_1117_p2) and not(ap_sig_bdd_253))) then 
            Filter2_TREADY <= ap_const_logic_1;
        else 
            Filter2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- Filter3_TREADY assign process. --
    Filter3_TREADY_assign_proc : process(ap_sig_cseq_ST_st16_fsm_15, exitcond12_fu_1278_p2, ap_sig_bdd_327)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = exitcond12_fu_1278_p2) and not(ap_sig_bdd_327))) then 
            Filter3_TREADY <= ap_const_logic_1;
        else 
            Filter3_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- W4_address0 assign process. --
    W4_address0_assign_proc : process(ap_sig_cseq_ST_st19_fsm_18, grp_inference_fc_fu_761_W_address0, ap_sig_cseq_ST_st37_fsm_36, tmp_81_cast_fu_1361_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18)) then 
            W4_address0 <= tmp_81_cast_fu_1361_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            W4_address0 <= grp_inference_fc_fu_761_W_address0;
        else 
            W4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    -- W4_ce0 assign process. --
    W4_ce0_assign_proc : process(ap_sig_cseq_ST_st19_fsm_18, ap_sig_bdd_370, grp_inference_fc_fu_761_W_ce0, ap_sig_cseq_ST_st37_fsm_36)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not(ap_sig_bdd_370))) then 
            W4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            W4_ce0 <= grp_inference_fc_fu_761_W_ce0;
        else 
            W4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W4_d0 <= fcWeight_TDATA;

    -- W4_we0 assign process. --
    W4_we0_assign_proc : process(ap_sig_cseq_ST_st19_fsm_18, exitcond9_fu_1339_p2, ap_sig_bdd_370)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = exitcond9_fu_1339_p2) and not(ap_sig_bdd_370)))) then 
            W4_we0 <= ap_const_logic_1;
        else 
            W4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- W5_address0 assign process. --
    W5_address0_assign_proc : process(ap_sig_cseq_ST_st22_fsm_21, grp_inference_sm_fu_769_W_address0, ap_sig_cseq_ST_st39_fsm_38, tmp_86_cast_fu_1446_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21)) then 
            W5_address0 <= tmp_86_cast_fu_1446_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38)) then 
            W5_address0 <= grp_inference_sm_fu_769_W_address0;
        else 
            W5_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    -- W5_ce0 assign process. --
    W5_ce0_assign_proc : process(ap_sig_cseq_ST_st22_fsm_21, ap_sig_bdd_416, grp_inference_sm_fu_769_W_ce0, ap_sig_cseq_ST_st39_fsm_38)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21) and not(ap_sig_bdd_416))) then 
            W5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38)) then 
            W5_ce0 <= grp_inference_sm_fu_769_W_ce0;
        else 
            W5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    W5_d0 <= smWeight_TDATA;

    -- W5_we0 assign process. --
    W5_we0_assign_proc : process(ap_sig_cseq_ST_st22_fsm_21, exitcond5_fu_1425_p2, ap_sig_bdd_416)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21) and (ap_const_lv1_0 = exitcond5_fu_1425_p2) and not(ap_sig_bdd_416)))) then 
            W5_we0 <= ap_const_logic_1;
        else 
            W5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_done assign process. --
    ap_done_assign_proc : process(grp_inference_sm_fu_769_ap_done, ap_sig_cseq_ST_st39_fsm_38)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38) and not((ap_const_logic_0 = grp_inference_sm_fu_769_ap_done)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(grp_inference_sm_fu_769_ap_done, ap_sig_cseq_ST_st39_fsm_38)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38) and not((ap_const_logic_0 = grp_inference_sm_fu_769_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_rst_n_inv assign process. --
    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    -- ap_sig_bdd_1005 assign process. --
    ap_sig_bdd_1005_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_1005 <= (ap_const_lv1_1 = ap_CS_fsm(29 downto 29));
    end process;


    -- ap_sig_bdd_114 assign process. --
    ap_sig_bdd_114_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_114 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    -- ap_sig_bdd_129 assign process. --
    ap_sig_bdd_129_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_129 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    -- ap_sig_bdd_135 assign process. --
    ap_sig_bdd_135_assign_proc : process(inputImage_TVALID, exitcond8_fu_856_p2)
    begin
                ap_sig_bdd_135 <= ((inputImage_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond8_fu_856_p2));
    end process;


    -- ap_sig_bdd_145 assign process. --
    ap_sig_bdd_145_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_145 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    -- ap_sig_bdd_159 assign process. --
    ap_sig_bdd_159_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_159 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    -- ap_sig_bdd_173 assign process. --
    ap_sig_bdd_173_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_173 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    -- ap_sig_bdd_179 assign process. --
    ap_sig_bdd_179_assign_proc : process(Filter1_TVALID, exitcond22_fu_964_p2)
    begin
                ap_sig_bdd_179 <= ((Filter1_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond22_fu_964_p2));
    end process;


    -- ap_sig_bdd_189 assign process. --
    ap_sig_bdd_189_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_189 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    -- ap_sig_bdd_195 assign process. --
    ap_sig_bdd_195_assign_proc : process(bias1_TVALID, exitcond4_fu_990_p2)
    begin
                ap_sig_bdd_195 <= ((bias1_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond4_fu_990_p2));
    end process;


    -- ap_sig_bdd_205 assign process. --
    ap_sig_bdd_205_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_205 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    -- ap_sig_bdd_219 assign process. --
    ap_sig_bdd_219_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_219 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    -- ap_sig_bdd_233 assign process. --
    ap_sig_bdd_233_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_233 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    -- ap_sig_bdd_247 assign process. --
    ap_sig_bdd_247_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_247 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    -- ap_sig_bdd_253 assign process. --
    ap_sig_bdd_253_assign_proc : process(Filter2_TVALID, exitcond17_fu_1117_p2)
    begin
                ap_sig_bdd_253 <= ((Filter2_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond17_fu_1117_p2));
    end process;


    -- ap_sig_bdd_263 assign process. --
    ap_sig_bdd_263_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_263 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    -- ap_sig_bdd_269 assign process. --
    ap_sig_bdd_269_assign_proc : process(bias2_TVALID, exitcond16_fu_1143_p2)
    begin
                ap_sig_bdd_269 <= ((bias2_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond16_fu_1143_p2));
    end process;


    -- ap_sig_bdd_279 assign process. --
    ap_sig_bdd_279_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_279 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    -- ap_sig_bdd_293 assign process. --
    ap_sig_bdd_293_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_293 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    -- ap_sig_bdd_307 assign process. --
    ap_sig_bdd_307_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_307 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    -- ap_sig_bdd_321 assign process. --
    ap_sig_bdd_321_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_321 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    -- ap_sig_bdd_327 assign process. --
    ap_sig_bdd_327_assign_proc : process(Filter3_TVALID, exitcond12_fu_1278_p2)
    begin
                ap_sig_bdd_327 <= ((Filter3_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond12_fu_1278_p2));
    end process;


    -- ap_sig_bdd_337 assign process. --
    ap_sig_bdd_337_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_337 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    -- ap_sig_bdd_343 assign process. --
    ap_sig_bdd_343_assign_proc : process(bias3_TVALID, exitcond11_fu_1304_p2)
    begin
                ap_sig_bdd_343 <= ((bias3_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond11_fu_1304_p2));
    end process;


    -- ap_sig_bdd_353 assign process. --
    ap_sig_bdd_353_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_353 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    -- ap_sig_bdd_364 assign process. --
    ap_sig_bdd_364_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_364 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    -- ap_sig_bdd_370 assign process. --
    ap_sig_bdd_370_assign_proc : process(fcWeight_TVALID, exitcond9_fu_1339_p2)
    begin
                ap_sig_bdd_370 <= ((fcWeight_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond9_fu_1339_p2));
    end process;


    -- ap_sig_bdd_380 assign process. --
    ap_sig_bdd_380_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_380 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    -- ap_sig_bdd_386 assign process. --
    ap_sig_bdd_386_assign_proc : process(fcBias_TVALID, exitcond7_fu_1366_p2)
    begin
                ap_sig_bdd_386 <= ((fcBias_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond7_fu_1366_p2));
    end process;


    -- ap_sig_bdd_396 assign process. --
    ap_sig_bdd_396_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_396 <= (ap_const_lv1_1 = ap_CS_fsm(20 downto 20));
    end process;


    -- ap_sig_bdd_410 assign process. --
    ap_sig_bdd_410_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_410 <= (ap_const_lv1_1 = ap_CS_fsm(21 downto 21));
    end process;


    -- ap_sig_bdd_416 assign process. --
    ap_sig_bdd_416_assign_proc : process(smWeight_TVALID, exitcond5_fu_1425_p2)
    begin
                ap_sig_bdd_416 <= ((smWeight_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond5_fu_1425_p2));
    end process;


    -- ap_sig_bdd_426 assign process. --
    ap_sig_bdd_426_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_426 <= (ap_const_lv1_1 = ap_CS_fsm(22 downto 22));
    end process;


    -- ap_sig_bdd_432 assign process. --
    ap_sig_bdd_432_assign_proc : process(smBias_TVALID, exitcond3_fu_1451_p2)
    begin
                ap_sig_bdd_432 <= ((smBias_TVALID = ap_const_logic_0) and (ap_const_lv1_0 = exitcond3_fu_1451_p2));
    end process;


    -- ap_sig_bdd_442 assign process. --
    ap_sig_bdd_442_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_442 <= (ap_const_lv1_1 = ap_CS_fsm(32 downto 32));
    end process;


    -- ap_sig_bdd_451 assign process. --
    ap_sig_bdd_451_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_451 <= (ap_const_lv1_1 = ap_CS_fsm(33 downto 33));
    end process;


    -- ap_sig_bdd_460 assign process. --
    ap_sig_bdd_460_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_460 <= (ap_const_lv1_1 = ap_CS_fsm(34 downto 34));
    end process;


    -- ap_sig_bdd_57 assign process. --
    ap_sig_bdd_57_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_57 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    -- ap_sig_bdd_883 assign process. --
    ap_sig_bdd_883_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_883 <= (ap_const_lv1_1 = ap_CS_fsm(31 downto 31));
    end process;


    -- ap_sig_bdd_904 assign process. --
    ap_sig_bdd_904_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_904 <= (ap_const_lv1_1 = ap_CS_fsm(35 downto 35));
    end process;


    -- ap_sig_bdd_916 assign process. --
    ap_sig_bdd_916_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_916 <= (ap_const_lv1_1 = ap_CS_fsm(36 downto 36));
    end process;


    -- ap_sig_bdd_925 assign process. --
    ap_sig_bdd_925_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_925 <= (ap_const_lv1_1 = ap_CS_fsm(37 downto 37));
    end process;


    -- ap_sig_bdd_932 assign process. --
    ap_sig_bdd_932_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_932 <= (ap_const_lv1_1 = ap_CS_fsm(38 downto 38));
    end process;


    -- ap_sig_bdd_948 assign process. --
    ap_sig_bdd_948_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_948 <= (ap_const_lv1_1 = ap_CS_fsm(23 downto 23));
    end process;


    -- ap_sig_bdd_957 assign process. --
    ap_sig_bdd_957_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_957 <= (ap_const_lv1_1 = ap_CS_fsm(26 downto 26));
    end process;


    -- ap_sig_bdd_964 assign process. --
    ap_sig_bdd_964_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_964 <= (ap_const_lv1_1 = ap_CS_fsm(27 downto 27));
    end process;


    -- ap_sig_bdd_973 assign process. --
    ap_sig_bdd_973_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_973 <= (ap_const_lv1_1 = ap_CS_fsm(30 downto 30));
    end process;


    -- ap_sig_bdd_982 assign process. --
    ap_sig_bdd_982_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_982 <= (ap_const_lv1_1 = ap_CS_fsm(24 downto 24));
    end process;


    -- ap_sig_bdd_989 assign process. --
    ap_sig_bdd_989_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_989 <= (ap_const_lv1_1 = ap_CS_fsm(25 downto 25));
    end process;


    -- ap_sig_bdd_998 assign process. --
    ap_sig_bdd_998_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_bdd_998 <= (ap_const_lv1_1 = ap_CS_fsm(28 downto 28));
    end process;


    -- ap_sig_cseq_ST_st10_fsm_9 assign process. --
    ap_sig_cseq_ST_st10_fsm_9_assign_proc : process(ap_sig_bdd_233)
    begin
        if (ap_sig_bdd_233) then 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st10_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st11_fsm_10 assign process. --
    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_bdd_247)
    begin
        if (ap_sig_bdd_247) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st12_fsm_11 assign process. --
    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_bdd_263)
    begin
        if (ap_sig_bdd_263) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st13_fsm_12 assign process. --
    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_bdd_279)
    begin
        if (ap_sig_bdd_279) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st14_fsm_13 assign process. --
    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_bdd_293)
    begin
        if (ap_sig_bdd_293) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st15_fsm_14 assign process. --
    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_bdd_307)
    begin
        if (ap_sig_bdd_307) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st16_fsm_15 assign process. --
    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_bdd_321)
    begin
        if (ap_sig_bdd_321) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st17_fsm_16 assign process. --
    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_bdd_337)
    begin
        if (ap_sig_bdd_337) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st18_fsm_17 assign process. --
    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_bdd_353)
    begin
        if (ap_sig_bdd_353) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st19_fsm_18 assign process. --
    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_bdd_364)
    begin
        if (ap_sig_bdd_364) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st1_fsm_0 assign process. --
    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_bdd_57)
    begin
        if (ap_sig_bdd_57) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st20_fsm_19 assign process. --
    ap_sig_cseq_ST_st20_fsm_19_assign_proc : process(ap_sig_bdd_380)
    begin
        if (ap_sig_bdd_380) then 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st21_fsm_20 assign process. --
    ap_sig_cseq_ST_st21_fsm_20_assign_proc : process(ap_sig_bdd_396)
    begin
        if (ap_sig_bdd_396) then 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st21_fsm_20 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st22_fsm_21 assign process. --
    ap_sig_cseq_ST_st22_fsm_21_assign_proc : process(ap_sig_bdd_410)
    begin
        if (ap_sig_bdd_410) then 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st22_fsm_21 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st23_fsm_22 assign process. --
    ap_sig_cseq_ST_st23_fsm_22_assign_proc : process(ap_sig_bdd_426)
    begin
        if (ap_sig_bdd_426) then 
            ap_sig_cseq_ST_st23_fsm_22 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st23_fsm_22 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st24_fsm_23 assign process. --
    ap_sig_cseq_ST_st24_fsm_23_assign_proc : process(ap_sig_bdd_948)
    begin
        if (ap_sig_bdd_948) then 
            ap_sig_cseq_ST_st24_fsm_23 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st24_fsm_23 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st25_fsm_24 assign process. --
    ap_sig_cseq_ST_st25_fsm_24_assign_proc : process(ap_sig_bdd_982)
    begin
        if (ap_sig_bdd_982) then 
            ap_sig_cseq_ST_st25_fsm_24 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st25_fsm_24 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st26_fsm_25 assign process. --
    ap_sig_cseq_ST_st26_fsm_25_assign_proc : process(ap_sig_bdd_989)
    begin
        if (ap_sig_bdd_989) then 
            ap_sig_cseq_ST_st26_fsm_25 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st26_fsm_25 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st27_fsm_26 assign process. --
    ap_sig_cseq_ST_st27_fsm_26_assign_proc : process(ap_sig_bdd_957)
    begin
        if (ap_sig_bdd_957) then 
            ap_sig_cseq_ST_st27_fsm_26 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st27_fsm_26 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st28_fsm_27 assign process. --
    ap_sig_cseq_ST_st28_fsm_27_assign_proc : process(ap_sig_bdd_964)
    begin
        if (ap_sig_bdd_964) then 
            ap_sig_cseq_ST_st28_fsm_27 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st28_fsm_27 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st29_fsm_28 assign process. --
    ap_sig_cseq_ST_st29_fsm_28_assign_proc : process(ap_sig_bdd_998)
    begin
        if (ap_sig_bdd_998) then 
            ap_sig_cseq_ST_st29_fsm_28 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st29_fsm_28 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st2_fsm_1 assign process. --
    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_bdd_114)
    begin
        if (ap_sig_bdd_114) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st30_fsm_29 assign process. --
    ap_sig_cseq_ST_st30_fsm_29_assign_proc : process(ap_sig_bdd_1005)
    begin
        if (ap_sig_bdd_1005) then 
            ap_sig_cseq_ST_st30_fsm_29 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st30_fsm_29 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st31_fsm_30 assign process. --
    ap_sig_cseq_ST_st31_fsm_30_assign_proc : process(ap_sig_bdd_973)
    begin
        if (ap_sig_bdd_973) then 
            ap_sig_cseq_ST_st31_fsm_30 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st31_fsm_30 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st32_fsm_31 assign process. --
    ap_sig_cseq_ST_st32_fsm_31_assign_proc : process(ap_sig_bdd_883)
    begin
        if (ap_sig_bdd_883) then 
            ap_sig_cseq_ST_st32_fsm_31 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st32_fsm_31 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st33_fsm_32 assign process. --
    ap_sig_cseq_ST_st33_fsm_32_assign_proc : process(ap_sig_bdd_442)
    begin
        if (ap_sig_bdd_442) then 
            ap_sig_cseq_ST_st33_fsm_32 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st33_fsm_32 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st34_fsm_33 assign process. --
    ap_sig_cseq_ST_st34_fsm_33_assign_proc : process(ap_sig_bdd_451)
    begin
        if (ap_sig_bdd_451) then 
            ap_sig_cseq_ST_st34_fsm_33 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st34_fsm_33 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st35_fsm_34 assign process. --
    ap_sig_cseq_ST_st35_fsm_34_assign_proc : process(ap_sig_bdd_460)
    begin
        if (ap_sig_bdd_460) then 
            ap_sig_cseq_ST_st35_fsm_34 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st35_fsm_34 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st36_fsm_35 assign process. --
    ap_sig_cseq_ST_st36_fsm_35_assign_proc : process(ap_sig_bdd_904)
    begin
        if (ap_sig_bdd_904) then 
            ap_sig_cseq_ST_st36_fsm_35 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st36_fsm_35 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st37_fsm_36 assign process. --
    ap_sig_cseq_ST_st37_fsm_36_assign_proc : process(ap_sig_bdd_916)
    begin
        if (ap_sig_bdd_916) then 
            ap_sig_cseq_ST_st37_fsm_36 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st37_fsm_36 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st38_fsm_37 assign process. --
    ap_sig_cseq_ST_st38_fsm_37_assign_proc : process(ap_sig_bdd_925)
    begin
        if (ap_sig_bdd_925) then 
            ap_sig_cseq_ST_st38_fsm_37 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st38_fsm_37 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st39_fsm_38 assign process. --
    ap_sig_cseq_ST_st39_fsm_38_assign_proc : process(ap_sig_bdd_932)
    begin
        if (ap_sig_bdd_932) then 
            ap_sig_cseq_ST_st39_fsm_38 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st39_fsm_38 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st3_fsm_2 assign process. --
    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_bdd_129)
    begin
        if (ap_sig_bdd_129) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st4_fsm_3 assign process. --
    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_bdd_145)
    begin
        if (ap_sig_bdd_145) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st5_fsm_4 assign process. --
    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_bdd_159)
    begin
        if (ap_sig_bdd_159) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st6_fsm_5 assign process. --
    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_bdd_173)
    begin
        if (ap_sig_bdd_173) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st7_fsm_6 assign process. --
    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_bdd_189)
    begin
        if (ap_sig_bdd_189) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st8_fsm_7 assign process. --
    ap_sig_cseq_ST_st8_fsm_7_assign_proc : process(ap_sig_bdd_205)
    begin
        if (ap_sig_bdd_205) then 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st8_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_cseq_ST_st9_fsm_8 assign process. --
    ap_sig_cseq_ST_st9_fsm_8_assign_proc : process(ap_sig_bdd_219)
    begin
        if (ap_sig_bdd_219) then 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st9_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    -- b1_address0 assign process. --
    b1_address0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, grp_inference_conv2d_1_fu_778_b_address0, ap_sig_cseq_ST_st24_fsm_23, tmp_10_fu_1002_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
            b1_address0 <= tmp_10_fu_1002_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            b1_address0 <= grp_inference_conv2d_1_fu_778_b_address0;
        else 
            b1_address0 <= "XXX";
        end if; 
    end process;


    -- b1_ce0 assign process. --
    b1_ce0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, ap_sig_bdd_195, grp_inference_conv2d_1_fu_778_b_ce0, ap_sig_cseq_ST_st24_fsm_23)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not(ap_sig_bdd_195))) then 
            b1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            b1_ce0 <= grp_inference_conv2d_1_fu_778_b_ce0;
        else 
            b1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    b1_d0 <= bias1_TDATA;

    -- b1_we0 assign process. --
    b1_we0_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, exitcond4_fu_990_p2, ap_sig_bdd_195)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = exitcond4_fu_990_p2) and not(ap_sig_bdd_195)))) then 
            b1_we0 <= ap_const_logic_1;
        else 
            b1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- b2_address0 assign process. --
    b2_address0_assign_proc : process(ap_sig_cseq_ST_st12_fsm_11, grp_inference_conv2d_2_fu_786_b_address0, ap_sig_cseq_ST_st28_fsm_27, tmp_14_fu_1155_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11)) then 
            b2_address0 <= tmp_14_fu_1155_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            b2_address0 <= grp_inference_conv2d_2_fu_786_b_address0;
        else 
            b2_address0 <= "XXXX";
        end if; 
    end process;


    -- b2_ce0 assign process. --
    b2_ce0_assign_proc : process(ap_sig_cseq_ST_st12_fsm_11, ap_sig_bdd_269, grp_inference_conv2d_2_fu_786_b_ce0, ap_sig_cseq_ST_st28_fsm_27)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and not(ap_sig_bdd_269))) then 
            b2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            b2_ce0 <= grp_inference_conv2d_2_fu_786_b_ce0;
        else 
            b2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    b2_d0 <= bias2_TDATA;

    -- b2_we0 assign process. --
    b2_we0_assign_proc : process(ap_sig_cseq_ST_st12_fsm_11, exitcond16_fu_1143_p2, ap_sig_bdd_269)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and (ap_const_lv1_0 = exitcond16_fu_1143_p2) and not(ap_sig_bdd_269)))) then 
            b2_we0 <= ap_const_logic_1;
        else 
            b2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- b3_address0 assign process. --
    b3_address0_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, grp_inference_conv2d_fu_794_b_address0, ap_sig_cseq_ST_st32_fsm_31, tmp_17_fu_1316_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16)) then 
            b3_address0 <= tmp_17_fu_1316_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            b3_address0 <= grp_inference_conv2d_fu_794_b_address0;
        else 
            b3_address0 <= "XXXXXXX";
        end if; 
    end process;


    -- b3_ce0 assign process. --
    b3_ce0_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, ap_sig_bdd_343, grp_inference_conv2d_fu_794_b_ce0, ap_sig_cseq_ST_st32_fsm_31)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not(ap_sig_bdd_343))) then 
            b3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            b3_ce0 <= grp_inference_conv2d_fu_794_b_ce0;
        else 
            b3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    b3_d0 <= bias3_TDATA;

    -- b3_we0 assign process. --
    b3_we0_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, exitcond11_fu_1304_p2, ap_sig_bdd_343)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and (ap_const_lv1_0 = exitcond11_fu_1304_p2) and not(ap_sig_bdd_343)))) then 
            b3_we0 <= ap_const_logic_1;
        else 
            b3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- bias1_TREADY assign process. --
    bias1_TREADY_assign_proc : process(ap_sig_cseq_ST_st7_fsm_6, exitcond4_fu_990_p2, ap_sig_bdd_195)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_lv1_0 = exitcond4_fu_990_p2) and not(ap_sig_bdd_195))) then 
            bias1_TREADY <= ap_const_logic_1;
        else 
            bias1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- bias2_TREADY assign process. --
    bias2_TREADY_assign_proc : process(ap_sig_cseq_ST_st12_fsm_11, exitcond16_fu_1143_p2, ap_sig_bdd_269)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and (ap_const_lv1_0 = exitcond16_fu_1143_p2) and not(ap_sig_bdd_269))) then 
            bias2_TREADY <= ap_const_logic_1;
        else 
            bias2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- bias3_TREADY assign process. --
    bias3_TREADY_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, exitcond11_fu_1304_p2, ap_sig_bdd_343)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and (ap_const_lv1_0 = exitcond11_fu_1304_p2) and not(ap_sig_bdd_343))) then 
            bias3_TREADY <= ap_const_logic_1;
        else 
            bias3_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- convOutput1_address0 assign process. --
    convOutput1_address0_assign_proc : process(grp_inference_conv2d_1_fu_778_out_feature_address0, grp_inference_maxPoolNxN_1_fu_802_x_address0, ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st26_fsm_25)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25)) then 
            convOutput1_address0 <= grp_inference_maxPoolNxN_1_fu_802_x_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            convOutput1_address0 <= grp_inference_conv2d_1_fu_778_out_feature_address0;
        else 
            convOutput1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    -- convOutput1_ce0 assign process. --
    convOutput1_ce0_assign_proc : process(grp_inference_conv2d_1_fu_778_out_feature_ce0, grp_inference_maxPoolNxN_1_fu_802_x_ce0, ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st26_fsm_25)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25)) then 
            convOutput1_ce0 <= grp_inference_maxPoolNxN_1_fu_802_x_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            convOutput1_ce0 <= grp_inference_conv2d_1_fu_778_out_feature_ce0;
        else 
            convOutput1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    convOutput1_d0 <= grp_inference_conv2d_1_fu_778_out_feature_d0;

    -- convOutput1_we0 assign process. --
    convOutput1_we0_assign_proc : process(grp_inference_conv2d_1_fu_778_out_feature_we0, ap_sig_cseq_ST_st24_fsm_23)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            convOutput1_we0 <= grp_inference_conv2d_1_fu_778_out_feature_we0;
        else 
            convOutput1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- convOutput2_address0 assign process. --
    convOutput2_address0_assign_proc : process(grp_inference_conv2d_2_fu_786_out_feature_address0, grp_inference_maxPoolNxN_fu_808_x_address0, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st30_fsm_29)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_29)) then 
            convOutput2_address0 <= grp_inference_maxPoolNxN_fu_808_x_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            convOutput2_address0 <= grp_inference_conv2d_2_fu_786_out_feature_address0;
        else 
            convOutput2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    -- convOutput2_ce0 assign process. --
    convOutput2_ce0_assign_proc : process(grp_inference_conv2d_2_fu_786_out_feature_ce0, grp_inference_maxPoolNxN_fu_808_x_ce0, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st30_fsm_29)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_29)) then 
            convOutput2_ce0 <= grp_inference_maxPoolNxN_fu_808_x_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            convOutput2_ce0 <= grp_inference_conv2d_2_fu_786_out_feature_ce0;
        else 
            convOutput2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    convOutput2_d0 <= grp_inference_conv2d_2_fu_786_out_feature_d0;

    -- convOutput2_we0 assign process. --
    convOutput2_we0_assign_proc : process(grp_inference_conv2d_2_fu_786_out_feature_we0, ap_sig_cseq_ST_st28_fsm_27)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            convOutput2_we0 <= grp_inference_conv2d_2_fu_786_out_feature_we0;
        else 
            convOutput2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- convOutput3_0_0_address0 assign process. --
    convOutput3_0_0_address0_assign_proc : process(ap_sig_cseq_ST_st35_fsm_34, grp_inference_conv2d_fu_794_out_feature_0_0_address0, ap_sig_cseq_ST_st32_fsm_31, tmp_30_fu_1488_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34)) then 
            convOutput3_0_0_address0 <= tmp_30_fu_1488_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            convOutput3_0_0_address0 <= grp_inference_conv2d_fu_794_out_feature_0_0_address0;
        else 
            convOutput3_0_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    -- convOutput3_0_0_ce0 assign process. --
    convOutput3_0_0_ce0_assign_proc : process(ap_sig_cseq_ST_st35_fsm_34, grp_inference_conv2d_fu_794_out_feature_0_0_ce0, ap_sig_cseq_ST_st32_fsm_31)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34)) then 
            convOutput3_0_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            convOutput3_0_0_ce0 <= grp_inference_conv2d_fu_794_out_feature_0_0_ce0;
        else 
            convOutput3_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    convOutput3_0_0_d0 <= grp_inference_conv2d_fu_794_out_feature_0_0_d0;

    -- convOutput3_0_0_we0 assign process. --
    convOutput3_0_0_we0_assign_proc : process(grp_inference_conv2d_fu_794_out_feature_0_0_we0, ap_sig_cseq_ST_st32_fsm_31)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            convOutput3_0_0_we0 <= grp_inference_conv2d_fu_794_out_feature_0_0_we0;
        else 
            convOutput3_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond10_fu_1327_p2 <= "1" when (i9_reg_646 = ap_const_lv7_78) else "0";
    exitcond11_fu_1304_p2 <= "1" when (k8_reg_635 = ap_const_lv7_78) else "0";
    exitcond12_fu_1278_p2 <= "1" when (l3_reg_624 = ap_const_lv7_78) else "0";
    exitcond13_fu_1227_p2 <= "1" when (k6_reg_613 = ap_const_lv5_10) else "0";
    exitcond14_fu_1194_p2 <= "1" when (j8_reg_602 = ap_const_lv3_5) else "0";
    exitcond15_fu_1160_p2 <= "1" when (i8_reg_591 = ap_const_lv3_5) else "0";
    exitcond16_fu_1143_p2 <= "1" when (k9_reg_580 = ap_const_lv5_10) else "0";
    exitcond17_fu_1117_p2 <= "1" when (l8_reg_569 = ap_const_lv5_10) else "0";
    exitcond18_fu_1088_p2 <= "1" when (k7_reg_558 = ap_const_lv3_6) else "0";
    exitcond19_fu_1041_p2 <= "1" when (j6_reg_547 = ap_const_lv3_5) else "0";
    exitcond1_fu_814_p2 <= "1" when (i_reg_470 = ap_const_lv5_1C) else "0";
    exitcond20_fu_1007_p2 <= "1" when (i5_reg_536 = ap_const_lv3_5) else "0";
    exitcond21_fu_917_p2 <= "1" when (j2_reg_503 = ap_const_lv3_5) else "0";
    exitcond22_fu_964_p2 <= "1" when (l_reg_514 = ap_const_lv3_6) else "0";
    exitcond2_fu_883_p2 <= "1" when (i1_reg_492 = ap_const_lv3_5) else "0";
    exitcond3_fu_1451_p2 <= "1" when (j10_reg_713 = ap_const_lv4_A) else "0";
    exitcond4_fu_990_p2 <= "1" when (k4_reg_525 = ap_const_lv3_6) else "0";
    exitcond5_fu_1425_p2 <= "1" when (j11_reg_702 = ap_const_lv4_A) else "0";
    exitcond6_fu_1383_p2 <= "1" when (i6_reg_691 = ap_const_lv7_54) else "0";
    exitcond7_fu_1366_p2 <= "1" when (j7_reg_680 = ap_const_lv7_54) else "0";
    exitcond8_fu_856_p2 <= "1" when (j_reg_481 = ap_const_lv5_1C) else "0";
    exitcond9_fu_1339_p2 <= "1" when (j9_reg_669 = ap_const_lv7_54) else "0";
    exitcond_fu_1476_p2 <= "1" when (k10_reg_750 = ap_const_lv7_78) else "0";

    -- f1_0_address0 assign process. --
    f1_0_address0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, grp_inference_conv2d_1_fu_778_W_0_address0, ap_sig_cseq_ST_st24_fsm_23, tmp_62_cast_fu_985_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
            f1_0_address0 <= tmp_62_cast_fu_985_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            f1_0_address0 <= grp_inference_conv2d_1_fu_778_W_0_address0;
        else 
            f1_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    -- f1_0_ce0 assign process. --
    f1_0_ce0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, ap_sig_bdd_179, grp_inference_conv2d_1_fu_778_W_0_ce0, ap_sig_cseq_ST_st24_fsm_23)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not(ap_sig_bdd_179))) then 
            f1_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            f1_0_ce0 <= grp_inference_conv2d_1_fu_778_W_0_ce0;
        else 
            f1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f1_0_d0 <= Filter1_TDATA;

    -- f1_0_we0 assign process. --
    f1_0_we0_assign_proc : process(ap_sig_cseq_ST_st6_fsm_5, exitcond22_fu_964_p2, ap_sig_bdd_179)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_lv1_0 = exitcond22_fu_964_p2) and not(ap_sig_bdd_179)))) then 
            f1_0_we0 <= ap_const_logic_1;
        else 
            f1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- f2_address0 assign process. --
    f2_address0_assign_proc : process(ap_sig_cseq_ST_st11_fsm_10, grp_inference_conv2d_2_fu_786_W_address0, ap_sig_cseq_ST_st28_fsm_27, tmp_75_cast_fu_1138_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10)) then 
            f2_address0 <= tmp_75_cast_fu_1138_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            f2_address0 <= grp_inference_conv2d_2_fu_786_W_address0;
        else 
            f2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    -- f2_ce0 assign process. --
    f2_ce0_assign_proc : process(ap_sig_cseq_ST_st11_fsm_10, ap_sig_bdd_253, grp_inference_conv2d_2_fu_786_W_ce0, ap_sig_cseq_ST_st28_fsm_27)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not(ap_sig_bdd_253))) then 
            f2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            f2_ce0 <= grp_inference_conv2d_2_fu_786_W_ce0;
        else 
            f2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f2_d0 <= Filter2_TDATA;

    -- f2_we0 assign process. --
    f2_we0_assign_proc : process(ap_sig_cseq_ST_st11_fsm_10, exitcond17_fu_1117_p2, ap_sig_bdd_253)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and (ap_const_lv1_0 = exitcond17_fu_1117_p2) and not(ap_sig_bdd_253)))) then 
            f2_we0 <= ap_const_logic_1;
        else 
            f2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- f3_address0 assign process. --
    f3_address0_assign_proc : process(ap_sig_cseq_ST_st16_fsm_15, grp_inference_conv2d_fu_794_W_address0, ap_sig_cseq_ST_st32_fsm_31, tmp_82_cast_fu_1299_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15)) then 
            f3_address0 <= tmp_82_cast_fu_1299_p1(16 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            f3_address0 <= grp_inference_conv2d_fu_794_W_address0;
        else 
            f3_address0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- f3_ce0 assign process. --
    f3_ce0_assign_proc : process(ap_sig_cseq_ST_st16_fsm_15, ap_sig_bdd_327, grp_inference_conv2d_fu_794_W_ce0, ap_sig_cseq_ST_st32_fsm_31)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and not(ap_sig_bdd_327))) then 
            f3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            f3_ce0 <= grp_inference_conv2d_fu_794_W_ce0;
        else 
            f3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    f3_d0 <= Filter3_TDATA;

    -- f3_we0 assign process. --
    f3_we0_assign_proc : process(ap_sig_cseq_ST_st16_fsm_15, exitcond12_fu_1278_p2, ap_sig_bdd_327)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15) and (ap_const_lv1_0 = exitcond12_fu_1278_p2) and not(ap_sig_bdd_327)))) then 
            f3_we0 <= ap_const_logic_1;
        else 
            f3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- fcBias_TREADY assign process. --
    fcBias_TREADY_assign_proc : process(ap_sig_cseq_ST_st20_fsm_19, exitcond7_fu_1366_p2, ap_sig_bdd_386)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and (ap_const_lv1_0 = exitcond7_fu_1366_p2) and not(ap_sig_bdd_386))) then 
            fcBias_TREADY <= ap_const_logic_1;
        else 
            fcBias_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- fcIn_0_address0 assign process. --
    fcIn_0_address0_assign_proc : process(grp_inference_fc_fu_761_X_0_address0, ap_sig_cseq_ST_st36_fsm_35, ap_sig_cseq_ST_st37_fsm_36, tmp_32_fu_1503_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35)) then 
            fcIn_0_address0 <= tmp_32_fu_1503_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            fcIn_0_address0 <= grp_inference_fc_fu_761_X_0_address0;
        else 
            fcIn_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    -- fcIn_0_ce0 assign process. --
    fcIn_0_ce0_assign_proc : process(grp_inference_fc_fu_761_X_0_ce0, ap_sig_cseq_ST_st36_fsm_35, ap_sig_cseq_ST_st37_fsm_36)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35)) then 
            fcIn_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            fcIn_0_ce0 <= grp_inference_fc_fu_761_X_0_ce0;
        else 
            fcIn_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fcIn_0_d0 <= convOutput3_0_0_q0;

    -- fcIn_0_we0 assign process. --
    fcIn_0_we0_assign_proc : process(ap_sig_cseq_ST_st36_fsm_35)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35))) then 
            fcIn_0_we0 <= ap_const_logic_1;
        else 
            fcIn_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- fcOut4_0_address0 assign process. --
    fcOut4_0_address0_assign_proc : process(grp_inference_fc_fu_761_Y_0_address0, grp_inference_sm_fu_769_X_0_address0, ap_sig_cseq_ST_st37_fsm_36, ap_sig_cseq_ST_st39_fsm_38)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38)) then 
            fcOut4_0_address0 <= grp_inference_sm_fu_769_X_0_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            fcOut4_0_address0 <= grp_inference_fc_fu_761_Y_0_address0;
        else 
            fcOut4_0_address0 <= "XXXXXXX";
        end if; 
    end process;


    -- fcOut4_0_ce0 assign process. --
    fcOut4_0_ce0_assign_proc : process(grp_inference_fc_fu_761_Y_0_ce0, grp_inference_sm_fu_769_X_0_ce0, ap_sig_cseq_ST_st37_fsm_36, ap_sig_cseq_ST_st39_fsm_38)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st39_fsm_38)) then 
            fcOut4_0_ce0 <= grp_inference_sm_fu_769_X_0_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            fcOut4_0_ce0 <= grp_inference_fc_fu_761_Y_0_ce0;
        else 
            fcOut4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    fcOut4_0_d0 <= grp_inference_fc_fu_761_Y_0_d0;

    -- fcOut4_0_we0 assign process. --
    fcOut4_0_we0_assign_proc : process(grp_inference_fc_fu_761_Y_0_we0, ap_sig_cseq_ST_st37_fsm_36)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36)) then 
            fcOut4_0_we0 <= grp_inference_fc_fu_761_Y_0_we0;
        else 
            fcOut4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- fcWeight_TREADY assign process. --
    fcWeight_TREADY_assign_proc : process(ap_sig_cseq_ST_st19_fsm_18, exitcond9_fu_1339_p2, ap_sig_bdd_370)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_lv1_0 = exitcond9_fu_1339_p2) and not(ap_sig_bdd_370))) then 
            fcWeight_TREADY <= ap_const_logic_1;
        else 
            fcWeight_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    grp_inference_conv2d_1_fu_778_W_0_q0 <= f1_0_q0;
    grp_inference_conv2d_1_fu_778_ap_start <= grp_inference_conv2d_1_fu_778_ap_start_ap_start_reg;
    grp_inference_conv2d_1_fu_778_b_q0 <= b1_q0;
    grp_inference_conv2d_1_fu_778_x_0_q0 <= x_in_0_q0;
    grp_inference_conv2d_2_fu_786_W_q0 <= f2_q0;
    grp_inference_conv2d_2_fu_786_ap_start <= grp_inference_conv2d_2_fu_786_ap_start_ap_start_reg;
    grp_inference_conv2d_2_fu_786_b_q0 <= b2_q0;
    grp_inference_conv2d_2_fu_786_x_q0 <= poolOut1_q0;
    grp_inference_conv2d_fu_794_W_q0 <= f3_q0;
    grp_inference_conv2d_fu_794_ap_start <= grp_inference_conv2d_fu_794_ap_start_ap_start_reg;
    grp_inference_conv2d_fu_794_b_q0 <= b3_q0;
    grp_inference_conv2d_fu_794_x_q0 <= poolOut2_q0;
    grp_inference_fc_fu_761_B_0_q0 <= B4_0_q0;
    grp_inference_fc_fu_761_W_q0 <= W4_q0;
    grp_inference_fc_fu_761_X_0_q0 <= fcIn_0_q0;
    grp_inference_fc_fu_761_ap_start <= grp_inference_fc_fu_761_ap_start_ap_start_reg;
    grp_inference_maxPoolNxN_1_fu_802_ap_start <= grp_inference_maxPoolNxN_1_fu_802_ap_start_ap_start_reg;
    grp_inference_maxPoolNxN_1_fu_802_x_q0 <= convOutput1_q0;
    grp_inference_maxPoolNxN_fu_808_ap_start <= grp_inference_maxPoolNxN_fu_808_ap_start_ap_start_reg;
    grp_inference_maxPoolNxN_fu_808_x_q0 <= convOutput2_q0;
    grp_inference_sm_fu_769_B_0_q0 <= B5_0_q0;
    grp_inference_sm_fu_769_W_q0 <= W5_q0;
    grp_inference_sm_fu_769_X_0_q0 <= fcOut4_0_q0;
    grp_inference_sm_fu_769_ap_start <= grp_inference_sm_fu_769_ap_start_ap_start_reg;
    grp_inference_sm_fu_769_argmax_TREADY <= outDigit_TREADY;
    i14_cast4_fu_1468_p1 <= std_logic_vector(resize(unsigned(i7_reg_724),7));
    i7_phi_fu_729_p4 <= i7_reg_724;
    i_1_fu_820_p2 <= std_logic_vector(unsigned(i_reg_470) + unsigned(ap_const_lv5_1));
    i_2_fu_889_p2 <= std_logic_vector(unsigned(i1_reg_492) + unsigned(ap_const_lv3_1));
    i_3_fu_1013_p2 <= std_logic_vector(unsigned(i5_reg_536) + unsigned(ap_const_lv3_1));
    i_4_fu_1166_p2 <= std_logic_vector(unsigned(i8_reg_591) + unsigned(ap_const_lv3_1));
    i_5_fu_1333_p2 <= std_logic_vector(unsigned(i9_reg_646) + unsigned(ap_const_lv7_1));
    i_6_fu_1389_p2 <= std_logic_vector(unsigned(i6_reg_691) + unsigned(ap_const_lv7_1));

    -- inputImage_TREADY assign process. --
    inputImage_TREADY_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond8_fu_856_p2, ap_sig_bdd_135)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond8_fu_856_p2) and not(ap_sig_bdd_135))) then 
            inputImage_TREADY <= ap_const_logic_1;
        else 
            inputImage_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    j13_phi_fu_742_p4 <= j13_reg_737;
    j15_cast3_fu_1472_p1 <= std_logic_vector(resize(unsigned(j13_reg_737),7));
    j_12_fu_1457_p2 <= std_logic_vector(unsigned(j10_reg_713) + unsigned(ap_const_lv4_1));
    j_1_fu_1431_p2 <= std_logic_vector(unsigned(j11_reg_702) + unsigned(ap_const_lv4_1));
    j_4_fu_862_p2 <= std_logic_vector(unsigned(j_reg_481) + unsigned(ap_const_lv5_1));
    j_5_fu_923_p2 <= std_logic_vector(unsigned(j2_reg_503) + unsigned(ap_const_lv3_1));
    j_6_fu_1047_p2 <= std_logic_vector(unsigned(j6_reg_547) + unsigned(ap_const_lv3_1));
    j_7_fu_1200_p2 <= std_logic_vector(unsigned(j8_reg_602) + unsigned(ap_const_lv3_1));
    j_8_fu_1345_p2 <= std_logic_vector(unsigned(j9_reg_669) + unsigned(ap_const_lv7_1));
    j_9_fu_1372_p2 <= std_logic_vector(unsigned(j7_reg_680) + unsigned(ap_const_lv7_1));
    k_11_fu_1482_p2 <= std_logic_vector(unsigned(k10_reg_750) + unsigned(ap_const_lv7_1));
    k_3_fu_1149_p2 <= std_logic_vector(unsigned(k9_reg_580) + unsigned(ap_const_lv5_1));
    k_4_fu_1310_p2 <= std_logic_vector(unsigned(k8_reg_635) + unsigned(ap_const_lv7_1));
    k_5_fu_1094_p2 <= std_logic_vector(unsigned(k7_reg_558) + unsigned(ap_const_lv3_1));
    k_6_fu_1233_p2 <= std_logic_vector(unsigned(k6_reg_613) + unsigned(ap_const_lv5_1));
    k_fu_996_p2 <= std_logic_vector(unsigned(k4_reg_525) + unsigned(ap_const_lv3_1));
    l_1_fu_970_p2 <= std_logic_vector(unsigned(l_reg_514) + unsigned(ap_const_lv3_1));
    l_2_fu_1123_p2 <= std_logic_vector(unsigned(l8_reg_569) + unsigned(ap_const_lv5_1));
    l_3_fu_1284_p2 <= std_logic_vector(unsigned(l3_reg_624) + unsigned(ap_const_lv7_1));
    next_mul_fu_1321_p2 <= std_logic_vector(unsigned(phi_mul_reg_657) + unsigned(ap_const_lv14_54));
    outDigit_TDATA <= grp_inference_sm_fu_769_argmax_TDATA;
    outDigit_TVALID <= grp_inference_sm_fu_769_argmax_TVALID;
    outputImage_address0 <= tmp_55_cast_fu_877_p1(10 - 1 downto 0);

    -- outputImage_ce0 assign process. --
    outputImage_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_135)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_135))) then 
            outputImage_ce0 <= ap_const_logic_1;
        else 
            outputImage_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    outputImage_d0 <= inputImage_TDATA;

    -- outputImage_we0 assign process. --
    outputImage_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond8_fu_856_p2, ap_sig_bdd_135)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond8_fu_856_p2) and not(ap_sig_bdd_135)))) then 
            outputImage_we0 <= ap_const_logic_1;
        else 
            outputImage_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl10_cast_fu_1264_p3 <= (tmp_61_fu_1260_p1 & ap_const_lv3_0);
    p_shl11_cast_fu_1403_p1 <= std_logic_vector(resize(unsigned(tmp_64_fu_1395_p3),11));
    p_shl12_cast_fu_1415_p1 <= std_logic_vector(resize(unsigned(tmp_65_fu_1407_p3),11));
    p_shl1_cast_fu_1252_p3 <= (tmp_60_fu_1248_p1 & ap_const_lv7_0);
    p_shl2_cast_fu_846_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_838_p3),11));
    p_shl3_cast_fu_907_p1 <= std_logic_vector(resize(unsigned(tmp_39_fu_899_p3),6));
    p_shl4_cast_fu_938_p3 <= (tmp_44_fu_933_p2 & ap_const_lv3_0);
    p_shl5_cast_fu_954_p1 <= std_logic_vector(resize(unsigned(tmp_45_fu_946_p3),9));
    p_shl6_cast_fu_1031_p1 <= std_logic_vector(resize(unsigned(tmp_42_fu_1023_p3),6));
    p_shl8_fu_1078_p1 <= std_logic_vector(resize(unsigned(tmp_51_fu_1070_p3),9));
    p_shl9_cast_fu_1184_p1 <= std_logic_vector(resize(unsigned(tmp_47_fu_1176_p3),6));
    p_shl_cast_fu_834_p1 <= std_logic_vector(resize(unsigned(tmp_fu_826_p3),11));

    -- poolOut1_address0 assign process. --
    poolOut1_address0_assign_proc : process(grp_inference_conv2d_2_fu_786_x_address0, grp_inference_maxPoolNxN_1_fu_802_out_feature_address0, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st26_fsm_25)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25)) then 
            poolOut1_address0 <= grp_inference_maxPoolNxN_1_fu_802_out_feature_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            poolOut1_address0 <= grp_inference_conv2d_2_fu_786_x_address0;
        else 
            poolOut1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    -- poolOut1_ce0 assign process. --
    poolOut1_ce0_assign_proc : process(grp_inference_conv2d_2_fu_786_x_ce0, grp_inference_maxPoolNxN_1_fu_802_out_feature_ce0, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st26_fsm_25)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25)) then 
            poolOut1_ce0 <= grp_inference_maxPoolNxN_1_fu_802_out_feature_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27)) then 
            poolOut1_ce0 <= grp_inference_conv2d_2_fu_786_x_ce0;
        else 
            poolOut1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    poolOut1_d0 <= grp_inference_maxPoolNxN_1_fu_802_out_feature_d0;

    -- poolOut1_we0 assign process. --
    poolOut1_we0_assign_proc : process(grp_inference_maxPoolNxN_1_fu_802_out_feature_we0, ap_sig_cseq_ST_st26_fsm_25)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25)) then 
            poolOut1_we0 <= grp_inference_maxPoolNxN_1_fu_802_out_feature_we0;
        else 
            poolOut1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- poolOut2_address0 assign process. --
    poolOut2_address0_assign_proc : process(grp_inference_conv2d_fu_794_x_address0, grp_inference_maxPoolNxN_fu_808_out_feature_address0, ap_sig_cseq_ST_st32_fsm_31, ap_sig_cseq_ST_st30_fsm_29)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_29)) then 
            poolOut2_address0 <= grp_inference_maxPoolNxN_fu_808_out_feature_address0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            poolOut2_address0 <= grp_inference_conv2d_fu_794_x_address0;
        else 
            poolOut2_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    -- poolOut2_ce0 assign process. --
    poolOut2_ce0_assign_proc : process(grp_inference_conv2d_fu_794_x_ce0, grp_inference_maxPoolNxN_fu_808_out_feature_ce0, ap_sig_cseq_ST_st32_fsm_31, ap_sig_cseq_ST_st30_fsm_29)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_29)) then 
            poolOut2_ce0 <= grp_inference_maxPoolNxN_fu_808_out_feature_ce0;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31)) then 
            poolOut2_ce0 <= grp_inference_conv2d_fu_794_x_ce0;
        else 
            poolOut2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    poolOut2_d0 <= grp_inference_maxPoolNxN_fu_808_out_feature_d0;

    -- poolOut2_we0 assign process. --
    poolOut2_we0_assign_proc : process(grp_inference_maxPoolNxN_fu_808_out_feature_we0, ap_sig_cseq_ST_st30_fsm_29)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_29)) then 
            poolOut2_we0 <= grp_inference_maxPoolNxN_fu_808_out_feature_we0;
        else 
            poolOut2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- smBias_TREADY assign process. --
    smBias_TREADY_assign_proc : process(ap_sig_cseq_ST_st23_fsm_22, exitcond3_fu_1451_p2, ap_sig_bdd_432)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st23_fsm_22) and (ap_const_lv1_0 = exitcond3_fu_1451_p2) and not(ap_sig_bdd_432))) then 
            smBias_TREADY <= ap_const_logic_1;
        else 
            smBias_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    -- smWeight_TREADY assign process. --
    smWeight_TREADY_assign_proc : process(ap_sig_cseq_ST_st22_fsm_21, exitcond5_fu_1425_p2, ap_sig_bdd_416)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st22_fsm_21) and (ap_const_lv1_0 = exitcond5_fu_1425_p2) and not(ap_sig_bdd_416))) then 
            smWeight_TREADY <= ap_const_logic_1;
        else 
            smWeight_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_1493_p2 <= std_logic_vector(unsigned(j15_cast3_reg_1743) + unsigned(k10_reg_750));
    tmp_10_fu_1002_p1 <= std_logic_vector(resize(unsigned(k4_reg_525),64));
    tmp_11_cast_fu_868_p1 <= std_logic_vector(resize(unsigned(j_reg_481),11));
    tmp_12_cast_fu_1019_p1 <= std_logic_vector(resize(unsigned(i5_reg_536),6));
    tmp_13_cast_fu_929_p1 <= std_logic_vector(resize(unsigned(j2_reg_503),6));
    tmp_14_fu_1155_p1 <= std_logic_vector(resize(unsigned(k9_reg_580),64));
    tmp_15_cast_fu_1172_p1 <= std_logic_vector(resize(unsigned(i8_reg_591),6));
    tmp_16_cast_fu_1053_p1 <= std_logic_vector(resize(unsigned(j6_reg_547),6));
    tmp_17_fu_1316_p1 <= std_logic_vector(resize(unsigned(k8_reg_635),64));
    tmp_18_cast_fu_976_p1 <= std_logic_vector(resize(unsigned(l_reg_514),9));
    tmp_20_cast_fu_1206_p1 <= std_logic_vector(resize(unsigned(j8_reg_602),6));
    tmp_21_fu_1100_p1 <= std_logic_vector(resize(unsigned(k7_reg_558),9));
    tmp_23_fu_1378_p1 <= std_logic_vector(resize(unsigned(j7_reg_680),64));
    tmp_24_cast_fu_1351_p1 <= std_logic_vector(resize(unsigned(j9_reg_669),14));
    tmp_25_fu_1239_p1 <= std_logic_vector(resize(unsigned(k6_reg_613),64));
    tmp_26_cast_fu_1129_p1 <= std_logic_vector(resize(unsigned(l8_reg_569),13));
    tmp_27_fu_1463_p1 <= std_logic_vector(resize(unsigned(j10_reg_713),64));
    tmp_28_cast_fu_1437_p1 <= std_logic_vector(resize(unsigned(j11_reg_702),11));
    tmp_29_cast_fu_1290_p1 <= std_logic_vector(resize(unsigned(l3_reg_624),17));
    tmp_30_fu_1488_p1 <= std_logic_vector(resize(unsigned(k10_reg_750),64));
    tmp_31_fu_1498_p2 <= std_logic_vector(unsigned(tmp1_fu_1493_p2) + unsigned(i14_cast4_reg_1738));
    tmp_32_fu_1503_p1 <= std_logic_vector(resize(unsigned(tmp_31_reg_1761),64));
    tmp_38_fu_850_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_834_p1) - unsigned(p_shl2_cast_fu_846_p1));
    tmp_39_fu_899_p3 <= (i1_reg_492 & ap_const_lv2_0);
    tmp_40_fu_911_p2 <= std_logic_vector(unsigned(tmp_cast_fu_895_p1) + unsigned(p_shl3_cast_fu_907_p1));
    tmp_41_fu_872_p2 <= std_logic_vector(unsigned(tmp_38_reg_1515) + unsigned(tmp_11_cast_fu_868_p1));
    tmp_42_fu_1023_p3 <= (i5_reg_536 & ap_const_lv2_0);
    tmp_43_fu_1035_p2 <= std_logic_vector(unsigned(tmp_12_cast_fu_1019_p1) + unsigned(p_shl6_cast_fu_1031_p1));
    tmp_44_fu_933_p2 <= std_logic_vector(unsigned(tmp_13_cast_fu_929_p1) + unsigned(tmp_40_reg_1536));
    tmp_45_fu_946_p3 <= (tmp_44_fu_933_p2 & ap_const_lv1_0);
    tmp_46_fu_958_p2 <= std_logic_vector(unsigned(p_shl4_cast_fu_938_p3) - unsigned(p_shl5_cast_fu_954_p1));
    tmp_47_fu_1176_p3 <= (i8_reg_591 & ap_const_lv2_0);
    tmp_48_fu_1188_p2 <= std_logic_vector(unsigned(tmp_15_cast_fu_1172_p1) + unsigned(p_shl9_cast_fu_1184_p1));
    tmp_49_fu_1057_p2 <= std_logic_vector(unsigned(tmp_43_reg_1578) + unsigned(tmp_16_cast_fu_1053_p1));
    tmp_50_fu_1062_p3 <= (tmp_49_fu_1057_p2 & ap_const_lv3_0);
    tmp_51_fu_1070_p3 <= (tmp_49_fu_1057_p2 & ap_const_lv1_0);
    tmp_52_fu_1082_p2 <= std_logic_vector(unsigned(tmp_50_fu_1062_p3) - unsigned(p_shl8_fu_1078_p1));
    tmp_53_fu_980_p2 <= std_logic_vector(unsigned(tmp_46_reg_1549) + unsigned(tmp_18_cast_fu_976_p1));
    tmp_54_fu_1210_p2 <= std_logic_vector(unsigned(tmp_20_cast_fu_1206_p1) + unsigned(tmp_48_reg_1633));
        tmp_55_cast_fu_877_p1 <= std_logic_vector(resize(signed(tmp_41_fu_872_p2),64));

    tmp_55_fu_1215_p3 <= (tmp_54_fu_1210_p2 & ap_const_lv4_0);
    tmp_56_fu_1223_p1 <= std_logic_vector(resize(unsigned(tmp_55_fu_1215_p3),64));
    tmp_57_fu_1104_p2 <= std_logic_vector(unsigned(tmp_52_reg_1591) + unsigned(tmp_21_fu_1100_p1));
    tmp_58_fu_1355_p2 <= std_logic_vector(unsigned(phi_mul_reg_657) + unsigned(tmp_24_cast_fu_1351_p1));
    tmp_59_fu_1243_p2 <= std_logic_vector(unsigned(tmp_56_reg_1646) + unsigned(tmp_25_fu_1239_p1));
    tmp_60_fu_1248_p1 <= tmp_59_fu_1243_p2(10 - 1 downto 0);
    tmp_61_fu_1260_p1 <= tmp_59_fu_1243_p2(14 - 1 downto 0);
    tmp_62_cast_fu_985_p1 <= std_logic_vector(resize(unsigned(tmp_53_fu_980_p2),64));
    tmp_62_fu_1272_p2 <= std_logic_vector(unsigned(p_shl1_cast_fu_1252_p3) - unsigned(p_shl10_cast_fu_1264_p3));
    tmp_63_fu_1133_p2 <= std_logic_vector(unsigned(tmp_71_cast_reg_1604) + unsigned(tmp_26_cast_fu_1129_p1));
    tmp_64_fu_1395_p3 <= (i6_reg_691 & ap_const_lv3_0);
    tmp_65_fu_1407_p3 <= (i6_reg_691 & ap_const_lv1_0);
    tmp_66_fu_1419_p2 <= std_logic_vector(unsigned(p_shl12_cast_fu_1415_p1) + unsigned(p_shl11_cast_fu_1403_p1));
    tmp_67_fu_1294_p2 <= std_logic_vector(unsigned(tmp_62_reg_1659) + unsigned(tmp_29_cast_fu_1290_p1));
    tmp_68_fu_1441_p2 <= std_logic_vector(unsigned(tmp_66_reg_1717) + unsigned(tmp_28_cast_fu_1437_p1));
    tmp_71_cast_fu_1109_p3 <= (tmp_57_fu_1104_p2 & ap_const_lv4_0);
    tmp_75_cast_fu_1138_p1 <= std_logic_vector(resize(unsigned(tmp_63_fu_1133_p2),64));
    tmp_81_cast_fu_1361_p1 <= std_logic_vector(resize(unsigned(tmp_58_fu_1355_p2),64));
    tmp_82_cast_fu_1299_p1 <= std_logic_vector(resize(unsigned(tmp_67_fu_1294_p2),64));
    tmp_86_cast_fu_1446_p1 <= std_logic_vector(resize(unsigned(tmp_68_fu_1441_p2),64));
    tmp_cast_fu_895_p1 <= std_logic_vector(resize(unsigned(i1_reg_492),6));
    tmp_fu_826_p3 <= (i_reg_470 & ap_const_lv5_0);
    tmp_s_fu_838_p3 <= (i_reg_470 & ap_const_lv2_0);

    -- x_in_0_address0 assign process. --
    x_in_0_address0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, grp_inference_conv2d_1_fu_778_x_0_address0, ap_sig_cseq_ST_st24_fsm_23, tmp_55_cast_fu_877_p1)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then 
            x_in_0_address0 <= tmp_55_cast_fu_877_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            x_in_0_address0 <= grp_inference_conv2d_1_fu_778_x_0_address0;
        else 
            x_in_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    -- x_in_0_ce0 assign process. --
    x_in_0_ce0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, ap_sig_bdd_135, grp_inference_conv2d_1_fu_778_x_0_ce0, ap_sig_cseq_ST_st24_fsm_23)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not(ap_sig_bdd_135))) then 
            x_in_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            x_in_0_ce0 <= grp_inference_conv2d_1_fu_778_x_0_ce0;
        else 
            x_in_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_in_0_d0 <= inputImage_TDATA;

    -- x_in_0_we0 assign process. --
    x_in_0_we0_assign_proc : process(ap_sig_cseq_ST_st3_fsm_2, exitcond8_fu_856_p2, ap_sig_bdd_135)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond8_fu_856_p2) and not(ap_sig_bdd_135)))) then 
            x_in_0_we0 <= ap_const_logic_1;
        else 
            x_in_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
