============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 02 2025  01:10:43 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_Last_s_reg[30]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_Last_s_reg[30]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2130            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2230          100     
                                              
             Setup:-     151                  
       Uncertainty:-      50                  
     Required Time:=    2029                  
      Launch Clock:-     100                  
         Data Path:-    1929                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[14]/CK                    -       -     R     (arrival)     392    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[14]/Q                     -       CK->Q R     DFFRX4          5  9.6    82   306     406    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1070__5526/Y -       AN->Y R     NOR2BX1         1  4.5   229   221     627    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g964__2802/Y  -       A->Y  F     NOR2X4          2  8.0   101   162     789    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g920__6417/Y  -       A0->Y R     AOI21X4         1  4.5    88   116     905    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g912__6161/Y  -       B0->Y F     OAI21X4         1  4.3   115   121    1027    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g907__6131/Y  -       B0->Y R     AOI21X4         1  5.3    97   111    1138    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g906__7098/Y  -       B->Y  F     NOR2X6          1  5.1    51    71    1209    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__8246/Y  -       B->Y  R     NOR2X6          1  6.1    73    67    1276    (-,-) 
  g10130__5115/Y                                 -       B->Y  F     NAND2X8         1  4.5    79    81    1357    (-,-) 
  g9431__9945/Y                                  -       B->Y  F     CLKAND2X12     33 65.3   171   190    1547    (-,-) 
  g9420__7098/Y                                  -       S0->Y F     CLKMX2X3        2  6.2    83   229    1776    (-,-) 
  g9386/Y                                        -       A->Y  R     CLKINVX4        1  3.1    36    56    1832    (-,-) 
  g9289__6783/Y                                  -       B->Y  R     MX2X1           1  3.2    85   198    2029    (-,-) 
  DATA_PATH_Last_s_reg[30]/D                     <<<     -     R     DFFRHQX1        1    -     -     0    2029    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

