0.6
2019.1
May 24 2019
15:06:07
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question2/Question2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question2/Question2.srcs/sources_1/new/MUX_16to1_tb.v,1669208430,verilog,,,,MUX_16to1_tb,,,,,,,,
D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question2/Question2.srcs/sources_1/new/MUX_4to1.v,1669208584,verilog,,D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question2/Question2.srcs/sources_1/new/MUX_16to1_tb.v,,MUX_16to1;MUX_4to1,,,,,,,,
