// Seed: 55140793
`define pp_4 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input logic id_3
);
  assign {id_1} = 1;
  logic id_4;
  assign id_2 = id_0;
  logic id_5;
endmodule
parameter id_5 = 1;
