Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Sep 18 21:04:09 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-15  Warning           Large hold violation                            5           
XDCH-2     Warning           Same min and max delay values on IO port        5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.374        0.000                      0                 3353       -5.249      -26.013                      5                 3353        3.146        0.000                       0                  1364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 10.000}       20.000          50.000          
  CLKFBIN      {0.000 10.000}       20.000          50.000          
  clk_eth      {0.000 4.000}        8.000           125.000         
    rgmii_txc  {0.000 4.000}        8.000           125.000         
clk_fpga_0     {0.000 10.000}       20.000          50.000          
rgmii_rxc      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_eth           4.571        0.000                      0                  144        0.147        0.000                      0                  144        3.500        0.000                       0                    93  
clk_fpga_0         13.354        0.000                      0                 3148        0.052        0.000                      0                 3148        8.870        0.000                       0                  1220  
rgmii_rxc           4.182        0.000                      0                   55       -5.249      -26.013                      5                   55        3.146        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_eth       rgmii_txc           0.431        0.000                      0                    5        0.469        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              14.165        0.000                      0                    1        2.298        0.000                      0                    1  
**async_default**  clk_fpga_0         rgmii_rxc                0.374        0.000                      0                    1        0.605        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_eth                     
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)                      clk_eth       
(none)                      clk_fpga_0    
(none)                      rgmii_rxc     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_eth
  To Clock:  clk_eth

Setup :            0  Failing Endpoints,  Worst Slack        4.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 0.990ns (29.447%)  route 2.372ns (70.553%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.666     9.078    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.183 r  i_rgmii_tx/byteCnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.183    i_rgmii_tx/byteCnt[11]_i_1_n_0
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[11]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y106        FDCE (Setup_fdce_C_D)        0.032    13.754    i_rgmii_tx/byteCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.573ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.990ns (29.482%)  route 2.368ns (70.518%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.662     9.074    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.179 r  i_rgmii_tx/byteCnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.179    i_rgmii_tx/byteCnt[10]_i_1_n_0
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[10]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y106        FDCE (Setup_fdce_C_D)        0.030    13.752    i_rgmii_tx/byteCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  4.573    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/crcEn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.294ns  (logic 0.990ns (30.059%)  route 2.304ns (69.941%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 r  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 f  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 r  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.505     8.447    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT6 (Prop_lut6_I0_O)        0.105     8.552 r  i_rgmii_tx/crcEn_i_2/O
                         net (fo=1, routed)           0.458     9.010    i_rgmii_tx/crcEn_i_2_n_0
    SLICE_X49Y105        LUT6 (Prop_lut6_I1_O)        0.105     9.115 r  i_rgmii_tx/crcEn_i_1/O
                         net (fo=1, routed)           0.000     9.115    i_rgmii_tx/crcEn_i_1_n_0
    SLICE_X49Y105        FDCE                                         r  i_rgmii_tx/crcEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X49Y105        FDCE                                         r  i_rgmii_tx/crcEn_reg/C
                         clock pessimism              0.438    13.761    
                         clock uncertainty           -0.071    13.690    
    SLICE_X49Y105        FDCE (Setup_fdce_C_D)        0.032    13.722    i_rgmii_tx/crcEn_reg
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.990ns (30.257%)  route 2.282ns (69.743%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.576     8.988    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.093 r  i_rgmii_tx/byteCnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.093    i_rgmii_tx/byteCnt[9]_i_1_n_0
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[9]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y106        FDCE (Setup_fdce_C_D)        0.033    13.755    i_rgmii_tx/byteCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.755    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.268ns  (logic 0.990ns (30.294%)  route 2.278ns (69.706%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.572     8.984    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I3_O)        0.105     9.089 r  i_rgmii_tx/byteCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.089    i_rgmii_tx/byteCnt[12]_i_1_n_0
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y106        FDCE (Setup_fdce_C_D)        0.032    13.754    i_rgmii_tx/byteCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.990ns (30.075%)  route 2.302ns (69.925%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.596     9.008    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y104        LUT6 (Prop_lut6_I3_O)        0.105     9.113 r  i_rgmii_tx/byteCnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.113    i_rgmii_tx/byteCnt[3]_i_1_n_0
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
                         clock pessimism              0.498    13.821    
                         clock uncertainty           -0.071    13.750    
    SLICE_X47Y104        FDCE (Setup_fdce_C_D)        0.032    13.782    i_rgmii_tx/byteCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.782    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.708ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 0.990ns (30.716%)  route 2.233ns (69.284%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.527     8.939    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.105     9.044 r  i_rgmii_tx/byteCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.044    i_rgmii_tx/byteCnt[13]_i_1_n_0
    SLICE_X47Y107        FDCE                                         r  i_rgmii_tx/byteCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y107        FDCE                                         r  i_rgmii_tx/byteCnt_reg[13]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y107        FDCE (Setup_fdce_C_D)        0.030    13.752    i_rgmii_tx/byteCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  4.708    

Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.990ns (30.832%)  route 2.221ns (69.168%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.515     8.927    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y107        LUT6 (Prop_lut6_I3_O)        0.105     9.032 r  i_rgmii_tx/byteCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.032    i_rgmii_tx/byteCnt[14]_i_1_n_0
    SLICE_X47Y107        FDCE                                         r  i_rgmii_tx/byteCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y107        FDCE                                         r  i_rgmii_tx/byteCnt_reg[14]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y107        FDCE (Setup_fdce_C_D)        0.032    13.754    i_rgmii_tx/byteCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.754    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  4.722    

Slack (MET) :             4.751ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.990ns (31.449%)  route 2.158ns (68.551%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.452     8.864    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I3_O)        0.105     8.969 r  i_rgmii_tx/byteCnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.969    i_rgmii_tx/byteCnt[6]_i_1_n_0
    SLICE_X48Y105        FDCE                                         r  i_rgmii_tx/byteCnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X48Y105        FDCE                                         r  i_rgmii_tx/byteCnt_reg[6]/C
                         clock pessimism              0.438    13.761    
                         clock uncertainty           -0.071    13.690    
    SLICE_X48Y105        FDCE (Setup_fdce_C_D)        0.030    13.720    i_rgmii_tx/byteCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.720    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  4.751    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 i_rgmii_tx/byteCnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_eth rise@8.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.990ns (31.673%)  route 2.136ns (68.327%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.324ns = ( 13.324 - 8.000 ) 
    Source Clock Delay      (SCD):    5.821ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.560     5.821    i_rgmii_tx/CLK
    SLICE_X47Y104        FDCE                                         r  i_rgmii_tx/byteCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDCE (Prop_fdce_C_Q)         0.379     6.200 f  i_rgmii_tx/byteCnt_reg[3]/Q
                         net (fo=4, routed)           0.830     7.031    i_rgmii_tx/byteCnt_reg_n_0_[3]
    SLICE_X50Y104        LUT4 (Prop_lut4_I0_O)        0.118     7.149 r  i_rgmii_tx/FSM_sequential_state[2]_i_5/O
                         net (fo=4, routed)           0.511     7.660    i_rgmii_tx/FSM_sequential_state[2]_i_5_n_0
    SLICE_X48Y105        LUT5 (Prop_lut5_I4_O)        0.283     7.943 f  i_rgmii_tx/FSM_sequential_state[2]_i_6/O
                         net (fo=3, routed)           0.365     8.307    i_rgmii_tx/state__7
    SLICE_X49Y105        LUT4 (Prop_lut4_I3_O)        0.105     8.412 r  i_rgmii_tx/byteCnt[15]_i_3/O
                         net (fo=16, routed)          0.430     8.842    i_rgmii_tx/byteCnt[15]_i_3_n_0
    SLICE_X47Y105        LUT6 (Prop_lut6_I3_O)        0.105     8.947 r  i_rgmii_tx/byteCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.947    i_rgmii_tx/byteCnt[5]_i_1_n_0
    SLICE_X47Y105        FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.389    13.324    i_rgmii_tx/CLK
    SLICE_X47Y105        FDCE                                         r  i_rgmii_tx/byteCnt_reg[5]/C
                         clock pessimism              0.470    13.793    
                         clock uncertainty           -0.071    13.722    
    SLICE_X47Y105        FDCE (Setup_fdce_C_D)        0.030    13.752    i_rgmii_tx/byteCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.752    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  4.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.218%)  route 0.095ns (33.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.635     1.909    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_pwm/cntr_reg[0]/Q
                         net (fo=7, routed)           0.095     2.145    i_pwm/cntr_reg_n_0_[0]
    SLICE_X112Y92        LUT6 (Prop_lut6_I2_O)        0.045     2.190 r  i_pwm/cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.190    i_pwm/p_0_in[5]
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.907     2.462    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[5]/C
                         clock pessimism             -0.540     1.922    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.121     2.043    i_pwm/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.485%)  route 0.067ns (26.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.635     1.909    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X53Y101        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y101        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_rgmii_tx/i_eth_crc32/crc_reg[4]/Q
                         net (fo=2, routed)           0.067     2.118    i_rgmii_tx_fifo/crc_reg[3][0]
    SLICE_X52Y101        LUT6 (Prop_lut6_I2_O)        0.045     2.163 r  i_rgmii_tx_fifo/crc[12]_i_1/O
                         net (fo=1, routed)           0.000     2.163    i_rgmii_tx/i_eth_crc32/crc_reg[14]_0[3]
    SLICE_X52Y101        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.907     2.462    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X52Y101        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[12]/C
                         clock pessimism             -0.539     1.922    
    SLICE_X52Y101        FDCE (Hold_fdce_C_D)         0.092     2.014    i_rgmii_tx/i_eth_crc32/crc_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/m_txdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.209ns (35.165%)  route 0.385ns (64.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.577     1.851    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDCE (Prop_fdce_C_Q)         0.164     2.015 r  i_rgmii_tx_fifo/m_txdata_reg[3]/Q
                         net (fo=10, routed)          0.385     2.400    i_rgmii_tx/i_eth_crc32/Q[3]
    SLICE_X55Y103        LUT6 (Prop_lut6_I0_O)        0.045     2.445 r  i_rgmii_tx/i_eth_crc32/crc[30]_i_1/O
                         net (fo=1, routed)           0.000     2.445    i_rgmii_tx/i_eth_crc32/p_1_in[30]
    SLICE_X55Y103        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.931     2.486    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X55Y103        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[30]/C
                         clock pessimism             -0.286     2.200    
    SLICE_X55Y103        FDCE (Hold_fdce_C_D)         0.092     2.292    i_rgmii_tx/i_eth_crc32/crc_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.635     1.909    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_pwm/cntr_reg[1]/Q
                         net (fo=7, routed)           0.128     2.178    i_pwm/cntr_reg[1]
    SLICE_X112Y92        LUT5 (Prop_lut5_I2_O)        0.048     2.226 r  i_pwm/cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.226    i_pwm/p_0_in[4]
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.907     2.462    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[4]/C
                         clock pessimism             -0.540     1.922    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.131     2.053    i_pwm/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.053    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_rgmii_tx/oSOF_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx_fifo/FSM_sequential_s_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.080%)  route 0.316ns (62.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.634     1.908    i_rgmii_tx/CLK
    SLICE_X53Y104        FDCE                                         r  i_rgmii_tx/oSOF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  i_rgmii_tx/oSOF_reg/Q
                         net (fo=2, routed)           0.316     2.365    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/sof
    SLICE_X54Y98         LUT6 (Prop_lut6_I1_O)        0.045     2.410 r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/FSM_sequential_s_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.410    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst_n_12
    SLICE_X54Y98         FDCE                                         r  i_rgmii_tx_fifo/FSM_sequential_s_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y98         FDCE                                         r  i_rgmii_tx_fifo/FSM_sequential_s_ctrl_reg[0]/C
                         clock pessimism             -0.286     2.115    
    SLICE_X54Y98         FDCE (Hold_fdce_C_D)         0.120     2.235    i_rgmii_tx_fifo/FSM_sequential_s_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_pwm/cntr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_pwm/cntr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.635     1.909    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_pwm/cntr_reg[1]/Q
                         net (fo=7, routed)           0.128     2.178    i_pwm/cntr_reg[1]
    SLICE_X112Y92        LUT4 (Prop_lut4_I0_O)        0.045     2.223 r  i_pwm/cntr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.223    i_pwm/p_0_in[3]
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.907     2.462    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[3]/C
                         clock pessimism             -0.540     1.922    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.120     2.042    i_pwm/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.042    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_rgmii_tx_fifo/m_txdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.670%)  route 0.441ns (70.330%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.577     1.851    i_rgmii_tx_fifo/CLK
    SLICE_X55Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDCE (Prop_fdce_C_Q)         0.141     1.992 r  i_rgmii_tx_fifo/m_txdata_reg[7]/Q
                         net (fo=6, routed)           0.441     2.433    i_rgmii_tx/i_eth_crc32/Q[7]
    SLICE_X55Y103        LUT5 (Prop_lut5_I1_O)        0.045     2.478 r  i_rgmii_tx/i_eth_crc32/crc[0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    i_rgmii_tx/i_eth_crc32/p_1_in[0]
    SLICE_X55Y103        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.931     2.486    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X55Y103        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[0]/C
                         clock pessimism             -0.286     2.200    
    SLICE_X55Y103        FDCE (Hold_fdce_C_D)         0.091     2.291    i_rgmii_tx/i_eth_crc32/crc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 i_rgmii_tx/i_eth_crc32/crc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/i_eth_crc32/crc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.933%)  route 0.110ns (37.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.635     1.909    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X53Y102        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_rgmii_tx/i_eth_crc32/crc_reg[3]/Q
                         net (fo=2, routed)           0.110     2.160    i_rgmii_tx/i_eth_crc32/p_18_in
    SLICE_X53Y103        LUT5 (Prop_lut5_I1_O)        0.045     2.205 r  i_rgmii_tx/i_eth_crc32/crc[11]_i_1/O
                         net (fo=1, routed)           0.000     2.205    i_rgmii_tx/i_eth_crc32/p_1_in[11]
    SLICE_X53Y103        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.906     2.461    i_rgmii_tx/i_eth_crc32/CLK
    SLICE_X53Y103        FDCE                                         r  i_rgmii_tx/i_eth_crc32/crc_reg[11]/C
                         clock pessimism             -0.536     1.924    
    SLICE_X53Y103        FDCE (Hold_fdce_C_D)         0.092     2.016    i_rgmii_tx/i_eth_crc32/crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_rgmii_tx/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/crcEn_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.440%)  route 0.349ns (62.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.634     1.908    i_rgmii_tx/CLK
    SLICE_X50Y105        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164     2.072 r  i_rgmii_tx/FSM_sequential_state_reg[2]/Q
                         net (fo=37, routed)          0.349     2.422    i_rgmii_tx/state__0[2]
    SLICE_X49Y105        LUT6 (Prop_lut6_I4_O)        0.045     2.467 r  i_rgmii_tx/crcEn_i_1/O
                         net (fo=1, routed)           0.000     2.467    i_rgmii_tx/crcEn_i_1_n_0
    SLICE_X49Y105        FDCE                                         r  i_rgmii_tx/crcEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.910     2.465    i_rgmii_tx/CLK
    SLICE_X49Y105        FDCE                                         r  i_rgmii_tx/crcEn_reg/C
                         clock pessimism             -0.289     2.176    
    SLICE_X49Y105        FDCE (Hold_fdce_C_D)         0.092     2.268    i_rgmii_tx/crcEn_reg
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_rgmii_tx/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_tx/byteCnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_eth
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_eth rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.374%)  route 0.350ns (62.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.634     1.908    i_rgmii_tx/CLK
    SLICE_X50Y105        FDCE                                         r  i_rgmii_tx/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDCE (Prop_fdce_C_Q)         0.164     2.072 f  i_rgmii_tx/FSM_sequential_state_reg[2]/Q
                         net (fo=37, routed)          0.350     2.423    i_rgmii_tx/state__0[2]
    SLICE_X47Y106        LUT6 (Prop_lut6_I1_O)        0.045     2.468 r  i_rgmii_tx/byteCnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.468    i_rgmii_tx/byteCnt[12]_i_1_n_0
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.910     2.465    i_rgmii_tx/CLK
    SLICE_X47Y106        FDCE                                         r  i_rgmii_tx/byteCnt_reg[12]/C
                         clock pessimism             -0.289     2.176    
    SLICE_X47Y106        FDCE (Hold_fdce_C_D)         0.092     2.268    i_rgmii_tx/byteCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_eth
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mmcme2_base_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         8.000       5.830      RAMB18_X3Y36     i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   clk_eth_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y105    i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y108    i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y106    i_rgmii_tx_ddr/i_rgmii_txc/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X113Y92    i_pwm/cntr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  mmcme2_base_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X113Y92    i_pwm/cntr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X112Y92    i_pwm/cntr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[10]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[11]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[12]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[13]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[15]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[16]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[17]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X44Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X44Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[25]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[3]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    

Slack (MET) :             13.354ns  (required time - arrival time)
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.041ns  (logic 2.073ns (34.313%)  route 3.968ns (65.687%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.463     2.542    bd_base_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[30])
                                                      1.127     3.669 r  bd_base_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[30]
                         net (fo=6, routed)           2.032     5.702    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_wdata[30]
    SLICE_X45Y93         LUT6 (Prop_lut6_I5_O)        0.105     5.807 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000     5.807    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1_i_2_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     6.282 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.751     7.033    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/eqOp1_out
    SLICE_X47Y94         LUT4 (Prop_lut4_I0_O)        0.261     7.294 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data[31]_i_3/O
                         net (fo=1, routed)           0.362     7.656    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31]_0
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.105     7.761 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data[31]_i_1/O
                         net (fo=32, routed)          0.823     8.584    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[31]_0[0]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                         clock pessimism              0.192    22.408    
                         clock uncertainty           -0.302    22.106    
    SLICE_X45Y90         FDRE (Setup_fdre_C_CE)      -0.168    21.938    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                          -8.584    
  -------------------------------------------------------------------
                         slack                                 13.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.571     0.907    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.110     1.158    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.841     1.207    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.923    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.110     1.144    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y92         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.824     1.190    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.111     1.145    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.908    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.091    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (38.023%)  route 0.209ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X49Y92         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[29]/Q
                         net (fo=1, routed)           0.209     1.226    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[29]
    SLICE_X50Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.818     1.184    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.022     1.171    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.984%)  route 0.218ns (63.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.555     0.891    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_txd_wr_data_reg[6]/Q
                         net (fo=1, routed)           0.218     1.237    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/Q[6]
    SLICE_X50Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.818     1.184    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y89         FDRE (Hold_fdre_C_D)         0.011     1.160    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.794%)  route 0.160ns (53.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.571     0.907    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y88         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.160     1.208    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X30Y87         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.840     1.206    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.942    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.339%)  route 0.128ns (47.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.556     0.892    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y94         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[4]/Q
                         net (fo=4, routed)           0.128     1.161    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/DIB
    SLICE_X42Y94         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.824     1.190    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/WCLK
    SLICE_X42Y94         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X42Y94         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.072    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/rst_delay_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.452%)  route 0.199ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.554     0.890    i_eth_rx_fifo/CLK
    SLICE_X49Y90         FDPE                                         r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/Q
                         net (fo=10, routed)          0.199     1.230    i_eth_rx_fifo/rst_delay_0
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.819     1.185    i_eth_rx_fifo/CLK
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDPE (Hold_fdpe_C_CE)       -0.016     1.134    i_eth_rx_fifo/rst_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/rst_delay_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.452%)  route 0.199ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.554     0.890    i_eth_rx_fifo/CLK
    SLICE_X49Y90         FDPE                                         r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/Q
                         net (fo=10, routed)          0.199     1.230    i_eth_rx_fifo/rst_delay_0
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.819     1.185    i_eth_rx_fifo/CLK
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDPE (Hold_fdpe_C_CE)       -0.016     1.134    i_eth_rx_fifo/rst_delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/rst_delay_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.452%)  route 0.199ns (58.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.554     0.890    i_eth_rx_fifo/CLK
    SLICE_X49Y90         FDPE                                         r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.031 r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/Q
                         net (fo=10, routed)          0.199     1.230    i_eth_rx_fifo/rst_delay_0
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.819     1.185    i_eth_rx_fifo/CLK
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y90         FDPE (Hold_fdpe_C_CE)       -0.016     1.134    i_eth_rx_fifo/rst_delay_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y18    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.170         20.000      17.830     RAMB18_X3Y38    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.170         20.000      17.830     RAMB18_X3Y36    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y97    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X37Y97    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y96    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y95    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y95    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X38Y92    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y95    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X42Y95    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.182ns,  Total Violation        0.000ns
Hold  :            5  Failing Endpoints,  Worst Slack       -5.249ns,  Total Violation      -26.013ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.182ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 0.917ns (24.685%)  route 2.798ns (75.315%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y133        IDDR (Prop_iddr_C_Q1)        0.448     5.870 r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/Q1
                         net (fo=2, routed)           1.407     7.277    i_rgmii_rx_ddr/cenetrxdata[2]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.154     7.431 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.361     7.792    i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7_n_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.105     7.897 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_5/O
                         net (fo=6, routed)           0.505     8.402    i_eth_frm_rx/dataen_reg_1
    SLICE_X109Y120       LUT6 (Prop_lut6_I0_O)        0.105     8.507 r  i_eth_frm_rx/FSM_sequential_state[1]_i_2__0/O
                         net (fo=1, routed)           0.524     9.032    i_eth_frm_rx/state__1[1]
    SLICE_X110Y120       LUT5 (Prop_lut5_I0_O)        0.105     9.137 r  i_eth_frm_rx/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.137    i_eth_frm_rx/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X110Y120       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560    12.938    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y120       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.384    13.322    
                         clock uncertainty           -0.035    13.286    
    SLICE_X110Y120       FDCE (Setup_fdce_C_D)        0.032    13.318    i_eth_frm_rx/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  4.182    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/bytecnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.917ns (25.666%)  route 2.656ns (74.334%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y133        IDDR (Prop_iddr_C_Q1)        0.448     5.870 r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/Q1
                         net (fo=2, routed)           1.407     7.277    i_rgmii_rx_ddr/cenetrxdata[2]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.154     7.431 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.361     7.792    i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7_n_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.105     7.897 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_5/O
                         net (fo=6, routed)           0.509     8.406    i_rgmii_rx_ddr/gen_io[0].IDDR_inst_0
    SLICE_X110Y120       LUT2 (Prop_lut2_I0_O)        0.105     8.511 f  i_rgmii_rx_ddr/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.378     8.889    i_eth_frm_rx/FSM_sequential_state_reg[0]_0
    SLICE_X111Y121       LUT6 (Prop_lut6_I1_O)        0.105     8.994 r  i_eth_frm_rx/bytecnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.994    i_eth_frm_rx/bytecnt[1]_i_1_n_0
    SLICE_X111Y121       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558    12.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X111Y121       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[1]/C
                         clock pessimism              0.384    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X111Y121       FDCE (Setup_fdce_C_D)        0.032    13.316    i_eth_frm_rx/bytecnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.324ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/bytecnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.569ns  (logic 0.917ns (25.695%)  route 2.652ns (74.305%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y133        IDDR (Prop_iddr_C_Q1)        0.448     5.870 r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/Q1
                         net (fo=2, routed)           1.407     7.277    i_rgmii_rx_ddr/cenetrxdata[2]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.154     7.431 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.361     7.792    i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7_n_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.105     7.897 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_5/O
                         net (fo=6, routed)           0.509     8.406    i_rgmii_rx_ddr/gen_io[0].IDDR_inst_0
    SLICE_X110Y120       LUT2 (Prop_lut2_I0_O)        0.105     8.511 f  i_rgmii_rx_ddr/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.374     8.885    i_eth_frm_rx/FSM_sequential_state_reg[0]_0
    SLICE_X111Y121       LUT6 (Prop_lut6_I2_O)        0.105     8.990 r  i_eth_frm_rx/bytecnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.990    i_eth_frm_rx/bytecnt[0]_i_1_n_0
    SLICE_X111Y121       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558    12.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X111Y121       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[0]/C
                         clock pessimism              0.384    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X111Y121       FDCE (Setup_fdce_C_D)        0.030    13.314    i_eth_frm_rx/bytecnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.314    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  4.324    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.556ns  (logic 0.917ns (25.787%)  route 2.639ns (74.213%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y133        IDDR (Prop_iddr_C_Q1)        0.448     5.870 r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/Q1
                         net (fo=2, routed)           1.407     7.277    i_rgmii_rx_ddr/cenetrxdata[2]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.154     7.431 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.361     7.792    i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7_n_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.105     7.897 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_5/O
                         net (fo=6, routed)           0.509     8.406    i_rgmii_rx_ddr/gen_io[0].IDDR_inst_0
    SLICE_X110Y120       LUT2 (Prop_lut2_I0_O)        0.105     8.511 f  i_rgmii_rx_ddr/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.361     8.873    i_eth_frm_rx/FSM_sequential_state_reg[0]_0
    SLICE_X110Y122       LUT6 (Prop_lut6_I0_O)        0.105     8.978 r  i_eth_frm_rx/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.978    i_eth_frm_rx/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X110Y122       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558    12.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y122       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.384    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X110Y122       FDCE (Setup_fdce_C_D)        0.030    13.314    i_eth_frm_rx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.314    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.368ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/bytecnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.917ns (25.998%)  route 2.610ns (74.002%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y133        IDDR (Prop_iddr_C_Q1)        0.448     5.870 r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/Q1
                         net (fo=2, routed)           1.407     7.277    i_rgmii_rx_ddr/cenetrxdata[2]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.154     7.431 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.361     7.792    i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7_n_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.105     7.897 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_5/O
                         net (fo=6, routed)           0.509     8.406    i_rgmii_rx_ddr/gen_io[0].IDDR_inst_0
    SLICE_X110Y120       LUT2 (Prop_lut2_I0_O)        0.105     8.511 f  i_rgmii_rx_ddr/FSM_sequential_state[0]_i_2__0/O
                         net (fo=4, routed)           0.333     8.844    i_eth_frm_rx/FSM_sequential_state_reg[0]_0
    SLICE_X111Y120       LUT6 (Prop_lut6_I1_O)        0.105     8.949 r  i_eth_frm_rx/bytecnt[2]_i_1/O
                         net (fo=1, routed)           0.000     8.949    i_eth_frm_rx/bytecnt[2]_i_1_n_0
    SLICE_X111Y120       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.560    12.938    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X111Y120       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[2]/C
                         clock pessimism              0.384    13.322    
                         clock uncertainty           -0.035    13.286    
    SLICE_X111Y120       FDCE (Setup_fdce_C_D)        0.030    13.316    i_eth_frm_rx/bytecnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  4.368    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/dataen_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        3.369ns  (logic 0.917ns (27.223%)  route 2.452ns (72.777%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y133        IDDR (Prop_iddr_C_Q1)        0.448     5.870 r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/Q1
                         net (fo=2, routed)           1.407     7.277    i_rgmii_rx_ddr/cenetrxdata[2]
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.154     7.431 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7/O
                         net (fo=1, routed)           0.361     7.792    i_rgmii_rx_ddr/FSM_sequential_state[1]_i_7_n_0
    SLICE_X112Y117       LUT4 (Prop_lut4_I0_O)        0.105     7.897 f  i_rgmii_rx_ddr/FSM_sequential_state[1]_i_5/O
                         net (fo=6, routed)           0.415     8.312    i_eth_frm_rx/dataen_reg_1
    SLICE_X109Y120       LUT5 (Prop_lut5_I1_O)        0.105     8.417 r  i_eth_frm_rx/dataen_i_3/O
                         net (fo=1, routed)           0.268     8.685    i_eth_frm_rx/dataen_i_3_n_0
    SLICE_X108Y120       LUT6 (Prop_lut6_I1_O)        0.105     8.790 r  i_eth_frm_rx/dataen_i_1/O
                         net (fo=1, routed)           0.000     8.790    i_eth_frm_rx/dataen_i_1_n_0
    SLICE_X108Y120       FDCE                                         r  i_eth_frm_rx/dataen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558    12.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X108Y120       FDCE                                         r  i_eth_frm_rx/dataen_reg/C
                         clock pessimism              0.384    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X108Y120       FDCE (Setup_fdce_C_D)        0.072    13.356    i_eth_frm_rx/dataen_reg
  -------------------------------------------------------------------
                         required time                         13.356    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 i_eth_frm_rx/eof_reg/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DIP[0]
                            (rising edge-triggered cell FIFO18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.348ns (16.216%)  route 1.798ns (83.784%))
  Logic Levels:           0  
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 12.700 - 8.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.731     5.382    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y121       FDCE                                         r  i_eth_frm_rx/eof_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y121       FDCE (Prop_fdce_C_Q)         0.348     5.730 r  i_eth_frm_rx/eof_reg/Q
                         net (fo=1, routed)           1.798     7.528    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/DIP[0]
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    12.700    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.285    12.985    
                         clock uncertainty           -0.035    12.949    
    RAMB18_X3Y38         FIFO18E1 (Setup_fifo18e1_WRCLK_DIP[0])
                                                     -0.775    12.174    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 i_rgmii_rx_ddr/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.812ns (29.434%)  route 1.947ns (70.566%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.762     5.413    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y125        IDDR                                         r  i_rgmii_rx_ddr/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y125        IDDR (Prop_iddr_C_Q2)        0.448     5.861 r  i_rgmii_rx_ddr/IDDR_inst/Q2
                         net (fo=4, routed)           1.092     6.953    i_rgmii_rx_ddr/gmii_ctl_qf
    SLICE_X110Y121       LUT2 (Prop_lut2_I0_O)        0.154     7.107 f  i_rgmii_rx_ddr/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.346     7.453    i_eth_frm_rx/cenetrxerr
    SLICE_X110Y121       LUT6 (Prop_lut6_I4_O)        0.105     7.558 r  i_eth_frm_rx/FSM_sequential_state[2]_i_2__0/O
                         net (fo=3, routed)           0.509     8.066    i_eth_frm_rx/FSM_sequential_state[2]_i_2__0_n_0
    SLICE_X110Y121       LUT5 (Prop_lut5_I4_O)        0.105     8.171 r  i_eth_frm_rx/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.171    i_eth_frm_rx/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X110Y121       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558    12.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y121       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.384    13.320    
                         clock uncertainty           -0.035    13.284    
    SLICE_X110Y121       FDCE (Setup_fdce_C_D)        0.032    13.316    i_eth_frm_rx/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.316    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.168ns  (required time - arrival time)
  Source:                 i_eth_frm_rx/orxdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.379ns (20.291%)  route 1.489ns (79.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 12.700 - 8.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.622     5.273    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.379     5.652 r  i_eth_frm_rx/orxdata_reg[4]/Q
                         net (fo=1, routed)           1.489     7.141    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/DI[4]
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    12.700    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.285    12.985    
                         clock uncertainty           -0.035    12.949    
    RAMB18_X3Y38         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.641    12.308    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.308    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                  5.168    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 i_eth_frm_rx/orxdv_reg/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.433ns (22.848%)  route 1.462ns (77.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 12.700 - 8.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.673     5.324    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X92Y109        FDCE                                         r  i_eth_frm_rx/orxdv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDCE (Prop_fdce_C_Q)         0.433     5.757 r  i_eth_frm_rx/orxdv_reg/Q
                         net (fo=1, routed)           1.462     7.219    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/crxdv
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WREN
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    11.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    11.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    12.700    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.285    12.985    
                         clock uncertainty           -0.035    12.949    
    RAMB18_X3Y38         FIFO18E1 (Setup_fifo18e1_WRCLK_WREN)
                                                     -0.458    12.491    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.491    
                         arrival time                          -7.219    
  -------------------------------------------------------------------
                         slack                                  5.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.249ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_rx_ddr/IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 1.354ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    K18                                               0.000    -1.000 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rx_ctl
    K18                  IBUF (Prop_ibuf_I_O)         1.354     0.354 r  rgmii_rx_ctl_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.354    i_rgmii_rx_ddr/rgmii_rx_ctl_IBUF
    ILOGIC_X1Y125        IDDR                                         r  i_rgmii_rx_ddr/IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.762     5.413    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y125        IDDR                                         r  i_rgmii_rx_ddr/IDDR_inst/C
                         clock pessimism              0.000     5.413    
                         clock uncertainty            0.035     5.448    
    ILOGIC_X1Y125        IDDR (Hold_iddr_C_D)         0.155     5.603    i_rgmii_rx_ddr/IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.603    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                 -5.249    

Slack (VIOLATED) :        -5.204ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_rx_ddr/gen_io[2].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.408ns  (logic 1.408ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M18                                               0.000    -1.000 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[2]
    M18                  IBUF (Prop_ibuf_I_O)         1.408     0.408 r  rgmii_rd_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     0.408    i_rgmii_rx_ddr/rgmii_rd_IBUF[2]
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y133        IDDR (Hold_iddr_C_D)         0.155     5.612    i_rgmii_rx_ddr/gen_io[2].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.408    
  -------------------------------------------------------------------
                         slack                                 -5.204    

Slack (VIOLATED) :        -5.191ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_rx_ddr/gen_io[3].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 1.421ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    M17                                               0.000    -1.000 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[3]
    M17                  IBUF (Prop_ibuf_I_O)         1.421     0.421 r  rgmii_rd_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     0.421    i_rgmii_rx_ddr/rgmii_rd_IBUF[3]
    ILOGIC_X1Y134        IDDR                                         r  i_rgmii_rx_ddr/gen_io[3].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.771     5.422    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y134        IDDR                                         r  i_rgmii_rx_ddr/gen_io[3].IDDR_inst/C
                         clock pessimism              0.000     5.422    
                         clock uncertainty            0.035     5.457    
    ILOGIC_X1Y134        IDDR (Hold_iddr_C_D)         0.155     5.612    i_rgmii_rx_ddr/gen_io[3].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.612    
                         arrival time                           0.421    
  -------------------------------------------------------------------
                         slack                                 -5.191    

Slack (VIOLATED) :        -5.187ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_rx_ddr/gen_io[0].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 1.430ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
                         input delay                 -1.000    -1.000    
    J14                                               0.000    -1.000 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -1.000    rgmii_rd[0]
    J14                  IBUF (Prop_ibuf_I_O)         1.430     0.430 r  rgmii_rd_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.430    i_rgmii_rx_ddr/rgmii_rd_IBUF[0]
    ILOGIC_X1Y109        IDDR                                         r  i_rgmii_rx_ddr/gen_io[0].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.776     5.427    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y109        IDDR                                         r  i_rgmii_rx_ddr/gen_io[0].IDDR_inst/C
                         clock pessimism              0.000     5.427    
                         clock uncertainty            0.035     5.462    
    ILOGIC_X1Y109        IDDR (Hold_iddr_C_D)         0.155     5.617    i_rgmii_rx_ddr/gen_io[0].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -5.617    
                         arrival time                           0.430    
  -------------------------------------------------------------------
                         slack                                 -5.187    

Slack (VIOLATED) :        -5.183ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_rgmii_rx_ddr/gen_io[1].IDDR_inst/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - rgmii_rxc fall@4.000ns)
  Data Path Delay:        1.434ns  (logic 1.434ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -1.000ns
  Clock Path Skew:        5.427ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.427ns = ( 9.427 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
                         input delay                 -1.000     3.000    
    K14                                               0.000     3.000 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     3.000    rgmii_rd[1]
    K14                  IBUF (Prop_ibuf_I_O)         1.434     4.434 r  rgmii_rd_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     4.434    i_rgmii_rx_ddr/rgmii_rd_IBUF[1]
    ILOGIC_X1Y110        IDDR                                         r  i_rgmii_rx_ddr/gen_io[1].IDDR_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     5.406 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     7.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     7.651 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.776     9.427    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y110        IDDR                                         f  i_rgmii_rx_ddr/gen_io[1].IDDR_inst/C
                         clock pessimism              0.000     9.427    
                         clock uncertainty            0.035     9.462    
    ILOGIC_X1Y110        IDDR (Hold_iddr_C_D)         0.155     9.617    i_rgmii_rx_ddr/gen_io[1].IDDR_inst
  -------------------------------------------------------------------
                         required time                         -9.617    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                 -5.183    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 i_eth_frm_rx/datadly_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/datadly_reg_c_2/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.665     1.775    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDCE (Prop_fdce_C_Q)         0.141     1.916 r  i_eth_frm_rx/datadly_reg_c_1/Q
                         net (fo=1, routed)           0.114     2.030    i_eth_frm_rx/datadly_reg_c_1_n_0
    SLICE_X88Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_2/C
                         clock pessimism             -0.517     1.788    
    SLICE_X88Y106        FDCE (Hold_fdce_C_D)         0.066     1.854    i_eth_frm_rx/datadly_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 i_eth_frm_rx/orxdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.750%)  route 0.555ns (81.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.665     1.775    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.128     1.903 r  i_eth_frm_rx/orxdata_reg[1]/Q
                         net (fo=1, routed)           0.555     2.458    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/DI[1]
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.884     2.250    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.261     1.989    
    RAMB18_X3Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.243     2.232    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.458    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 i_eth_frm_rx/orxdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.102%)  route 0.597ns (80.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.665     1.775    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y104        FDCE (Prop_fdce_C_Q)         0.141     1.916 r  i_eth_frm_rx/orxdata_reg[2]/Q
                         net (fo=1, routed)           0.597     2.514    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/DI[2]
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.884     2.250    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.261     1.989    
    RAMB18_X3Y38         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     2.285    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 i_eth_frm_rx/datadly_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/datadly_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.306ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.665     1.775    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y106        FDCE (Prop_fdce_C_Q)         0.141     1.916 r  i_eth_frm_rx/datadly_reg_c_0/Q
                         net (fo=1, routed)           0.173     2.089    i_eth_frm_rx/datadly_reg_c_0_n_0
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_1/C
                         clock pessimism             -0.530     1.775    
    SLICE_X89Y106        FDCE (Hold_fdce_C_D)         0.070     1.845    i_eth_frm_rx/datadly_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 i_eth_frm_rx/dvdly_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_rx/orxdv_reg/D
                            (rising edge-triggered cell FDCE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.797ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.110 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.687     1.797    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X92Y109        FDCE                                         r  i_eth_frm_rx/dvdly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y109        FDCE (Prop_fdce_C_Q)         0.164     1.961 r  i_eth_frm_rx/dvdly_reg[4]/Q
                         net (fo=1, routed)           0.162     2.124    i_eth_frm_rx/p_0_in2_in
    SLICE_X92Y109        LUT2 (Prop_lut2_I0_O)        0.045     2.169 r  i_eth_frm_rx/orxdv_i_1/O
                         net (fo=1, routed)           0.000     2.169    i_eth_frm_rx/orxdv0
    SLICE_X92Y109        FDCE                                         r  i_eth_frm_rx/orxdv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.961     2.328    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X92Y109        FDCE                                         r  i_eth_frm_rx/orxdv_reg/C
                         clock pessimism             -0.530     1.797    
    SLICE_X92Y109        FDCE (Hold_fdce_C_D)         0.121     1.918    i_eth_frm_rx/orxdv_reg
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.170         8.000       5.830      RAMB18_X3Y38    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            1.592         8.000       6.408      BUFGCTRL_X0Y18  rgmii_rxc_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C          n/a            1.474         8.000       6.526      ILOGIC_X1Y125   i_rgmii_rx_ddr/IDDR_inst/C
Min Period        n/a     IDDR/C          n/a            1.474         8.000       6.526      ILOGIC_X1Y109   i_rgmii_rx_ddr/gen_io[0].IDDR_inst/C
Min Period        n/a     IDDR/C          n/a            1.474         8.000       6.526      ILOGIC_X1Y110   i_rgmii_rx_ddr/gen_io[1].IDDR_inst/C
Min Period        n/a     IDDR/C          n/a            1.474         8.000       6.526      ILOGIC_X1Y133   i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C
Min Period        n/a     IDDR/C          n/a            1.474         8.000       6.526      ILOGIC_X1Y134   i_rgmii_rx_ddr/gen_io[3].IDDR_inst/C
Min Period        n/a     FDCE/C          n/a            1.000         8.000       7.000      SLICE_X110Y122  i_eth_frm_rx/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C          n/a            1.000         8.000       7.000      SLICE_X110Y120  i_eth_frm_rx/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C          n/a            1.000         8.000       7.000      SLICE_X110Y121  i_eth_frm_rx/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][0]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][0]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][1]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][1]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X108Y117  i_eth_frm_rx/datadly_reg[3][2]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X108Y117  i_eth_frm_rx/datadly_reg[3][2]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y115   i_eth_frm_rx/datadly_reg[3][3]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y115   i_eth_frm_rx/datadly_reg[3][3]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][4]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][4]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][0]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][0]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][1]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][1]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X108Y117  i_eth_frm_rx/datadly_reg[3][2]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X108Y117  i_eth_frm_rx/datadly_reg[3][2]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y115   i_eth_frm_rx/datadly_reg[3][3]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y115   i_eth_frm_rx/datadly_reg[3][3]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][4]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.854         4.000       3.146      SLICE_X92Y104   i_eth_frm_rx/datadly_reg[3][4]_srl4_i_eth_frm_rx_datadly_reg_c_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_eth
  To Clock:  rgmii_txc

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns = ( 10.039 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.778    10.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    10.457 r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001    10.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    13.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns = ( 10.039 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.778    10.039    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    10.457 r  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001    10.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    13.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    13.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    13.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    13.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551    13.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc fall@4.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 12.977 - 4.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776     6.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318     9.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551     9.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363     9.848 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    12.977 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.977    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.512    13.489    
                         clock uncertainty           -0.071    13.417    
                         output delay                -3.200    10.217    
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.469ns  (logic 3.468ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 9.485 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551     9.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.363     9.848 r  i_rgmii_tx_ddr/gen_io[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.105    12.954 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.954    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.954    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 3.468ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551     5.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.363     5.848 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     5.849    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.105     8.954 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     8.954    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776     6.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341     9.797 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.797    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.512     9.285    
                         output delay                -0.800     8.485    
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.954    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.472ns  (logic 3.470ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 9.485 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.551     9.485    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.363     9.848 r  i_rgmii_tx_ddr/gen_io[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.108    12.957 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.957    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.957    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_eth fall@4.000ns)
  Data Path Delay:        3.477ns  (logic 3.476ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.486ns = ( 9.486 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.552     9.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.363     9.849 r  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.850    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.113    12.964 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.964    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 r  
    N18                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776    10.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.964    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc rise@0.000ns - clk_eth rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.363     5.849 r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     5.850    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.115     8.966 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.966    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.776     6.037    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341     9.797 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.797    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.512     9.285    
                         output delay                -0.800     8.485    
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.966    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       14.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.165ns  (required time - arrival time)
  Source:                 i_eth_rx_fifo/rst_delay_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.433ns (12.376%)  route 3.066ns (87.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.299ns = ( 22.299 - 20.000 ) 
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.378     2.457    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDPE (Prop_fdpe_C_Q)         0.433     2.890 f  i_eth_rx_fifo/rst_delay_reg[6]/Q
                         net (fo=4, routed)           3.066     5.956    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/Q[0]
    RAMB18_X3Y38         FIFO18E1                                     f  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.316    22.299    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/CLK
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.192    22.491    
                         clock uncertainty           -0.302    22.189    
    RAMB18_X3Y38         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.068    20.121    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         20.121    
                         arrival time                          -5.956    
  -------------------------------------------------------------------
                         slack                                 14.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.298ns  (arrival time - required time)
  Source:                 i_eth_rx_fifo/rst_delay_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.164ns (9.072%)  route 1.644ns (90.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.552     0.888    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDPE (Prop_fdpe_C_Q)         0.164     1.052 f  i_eth_rx_fifo/rst_delay_reg[6]/Q
                         net (fo=4, routed)           1.644     2.695    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/Q[0]
    RAMB18_X3Y38         FIFO18E1                                     f  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.885     1.251    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/CLK
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.264     0.986    
    RAMB18_X3Y38         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     0.397    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           2.695    
  -------------------------------------------------------------------
                         slack                                  2.298    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 i_eth_rx_fifo/rst_delay_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rgmii_rxc rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.499ns  (logic 0.433ns (12.376%)  route 3.066ns (87.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 28.700 - 24.000 ) 
    Source Clock Delay      (SCD):    2.457ns = ( 22.457 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.378    22.457    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDPE (Prop_fdpe_C_Q)         0.433    22.890 f  i_eth_rx_fifo/rst_delay_reg[6]/Q
                         net (fo=4, routed)           3.066    25.956    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/Q[0]
    RAMB18_X3Y38         FIFO18E1                                     f  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     24.000    24.000 r  
    K17                                               0.000    24.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    24.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340    25.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961    27.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    27.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.322    28.700    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000    28.700    
                         clock uncertainty           -0.302    28.398    
    RAMB18_X3Y38         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.068    26.330    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         26.330    
                         arrival time                         -25.956    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 i_eth_rx_fifo/rst_delay_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.347ns (11.732%)  route 2.611ns (88.268%))
  Logic Levels:           0  
  Clock Path Skew:        2.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.128ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.225     2.208    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDPE (Prop_fdpe_C_Q)         0.347     2.555 f  i_eth_rx_fifo/rst_delay_reg[6]/Q
                         net (fo=4, routed)           2.611     5.165    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/Q[0]
    RAMB18_X3Y38         FIFO18E1                                     f  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           2.160     3.566    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     3.651 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.478     5.128    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/rgmii_rxc_IBUF_BUFG
    RAMB18_X3Y38         FIFO18E1                                     r  i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.000     5.128    
                         clock uncertainty            0.302     5.431    
    RAMB18_X3Y38         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.870     4.561    i_eth_rx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -4.561    
                         arrival time                           5.165    
  -------------------------------------------------------------------
                         slack                                  0.605    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.967ns  (logic 3.282ns (66.087%)  route 1.684ns (33.913%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.684     1.684    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.282     4.967 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     4.967    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.238ns (73.449%)  route 0.447ns (26.551%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           0.447     0.447    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     1.685 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     1.685    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_eth
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.528ns  (logic 3.918ns (60.025%)  route 2.610ns (39.975%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.575     5.836    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.433     6.269 r  i_pwm/cntr_reg[3]/Q
                         net (fo=5, routed)           0.692     6.962    i_pwm/cntr_reg[3]
    SLICE_X112Y92        LUT6 (Prop_lut6_I2_O)        0.105     7.067 r  i_pwm/led_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.397     7.463    i_pwm/led_OBUF_inst_i_2_n_0
    SLICE_X113Y92        LUT2 (Prop_lut2_I1_O)        0.105     7.568 r  i_pwm/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.521     9.089    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.275    12.364 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.364    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.027ns  (logic 1.417ns (69.897%)  route 0.610ns (30.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.635     1.909    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  i_pwm/cntr_reg[6]/Q
                         net (fo=3, routed)           0.206     2.256    i_pwm/cntr_reg[6]
    SLICE_X113Y92        LUT2 (Prop_lut2_I0_O)        0.045     2.301 r  i_pwm/led_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.405     2.705    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.936 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.936    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.600ns  (logic 0.105ns (6.564%)  route 1.495ns (93.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.495     1.495    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.105     1.600 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.600    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.390     2.372    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.045ns (5.831%)  route 0.727ns (94.169%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.727     0.727    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X43Y101        LUT1 (Prop_lut1_I0_O)        0.045     0.772 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.772    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.911     1.277    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X43Y101        FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.266ns  (logic 0.494ns (21.801%)  route 1.772ns (78.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.390     2.469    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X43Y98         FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDSE (Prop_fdse_C_Q)         0.379     2.848 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=10, routed)          1.301     4.149    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_0
    SLICE_X47Y91         LUT3 (Prop_lut3_I2_O)        0.115     4.264 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.471     4.735    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.234     2.217    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.791ns  (logic 0.484ns (27.017%)  route 1.307ns (72.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.208ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.390     2.469    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.379     2.848 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           0.821     3.669    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n
    SLICE_X47Y96         LUT3 (Prop_lut3_I0_O)        0.105     3.774 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.486     4.260    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X51Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.225     2.208    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X51Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.586%)  route 0.541ns (74.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.557     0.893    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X43Y98         FDSE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_str_rst_reg/Q
                         net (fo=10, routed)          0.315     1.348    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_0
    SLICE_X47Y96         LUT3 (Prop_lut3_I2_O)        0.045     1.393 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.226     1.620    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X51Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.821     1.187    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X51Y97         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.940%)  route 0.702ns (79.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.556     0.892    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X45Y96         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=16, routed)          0.482     1.514    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X47Y91         LUT3 (Prop_lut3_I1_O)        0.045     1.559 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.221     1.780    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X41Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X41Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_eth

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X113Y92        FDCE                                         f  i_pwm/cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X113Y92        FDCE                                         f  i_pwm/cntr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X113Y92        FDCE                                         f  i_pwm/cntr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X112Y92        FDCE                                         f  i_pwm/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[4]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X112Y92        FDCE                                         f  i_pwm/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[5]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X112Y92        FDCE                                         f  i_pwm/cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X112Y92        FDCE                                         r  i_pwm/cntr_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[6]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X113Y92        FDCE                                         f  i_pwm/cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_pwm/cntr_reg[7]/CLR
                            (recovery check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.105ns (1.772%)  route 5.819ns (98.228%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.220     5.924    i_pwm/rst
    SLICE_X113Y92        FDCE                                         f  i_pwm/cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.415     5.350    i_pwm/CLK
    SLICE_X113Y92        FDCE                                         r  i_pwm/cntr_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/gen_io[2].ODDR_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.515ns  (logic 0.105ns (1.904%)  route 5.410ns (98.096%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 r  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.811     5.515    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/gen_io[2].ODDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/gen_io[0].ODDR_inst/R
                            (rising edge-triggered cell ODDR clocked by clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 0.105ns (1.950%)  route 5.278ns (98.049%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 r  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.679     5.383    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          1.552     5.486    i_rgmii_tx_ddr/CLK
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/gen_io[0].ODDR_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.000ns (0.000%)  route 1.877ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.877     1.877    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/lopt
    RAMB18_X3Y36         FIFO18E1                                     f  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.884     2.439    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/CLK
    RAMB18_X3Y36         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_eof_reg/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X55Y99         FDCE                                         f  i_rgmii_tx_fifo/m_eof_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X55Y99         FDCE                                         r  i_rgmii_tx_fifo/m_eof_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X55Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X55Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X54Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X54Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[3]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X54Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X54Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X54Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[6]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X54Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X54Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/m_txdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_eth  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.137ns  (logic 0.045ns (2.106%)  route 2.092ns (97.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.660     2.137    i_rgmii_tx_fifo/rst
    SLICE_X55Y99         FDCE                                         f  i_rgmii_tx_fifo/m_txdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_eth rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_eth
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_eth_BUFG_inst/O
                         net (fo=91, routed)          0.846     2.401    i_rgmii_tx_fifo/CLK
    SLICE_X55Y99         FDCE                                         r  i_rgmii_tx_fifo/m_txdata_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 0.105ns (2.370%)  route 4.326ns (97.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.727     4.431    i_eth_rx_fifo/rst
    SLICE_X50Y90         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.224     2.207    i_eth_rx_fifo/CLK
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 0.105ns (2.370%)  route 4.326ns (97.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.727     4.431    i_eth_rx_fifo/rst
    SLICE_X50Y90         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.224     2.207    i_eth_rx_fifo/CLK
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 0.105ns (2.370%)  route 4.326ns (97.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.727     4.431    i_eth_rx_fifo/rst
    SLICE_X50Y90         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.224     2.207    i_eth_rx_fifo/CLK
    SLICE_X50Y90         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 0.105ns (2.499%)  route 4.096ns (97.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.497     4.201    i_eth_rx_fifo/rst
    SLICE_X49Y90         FDPE                                         f  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233     2.216    i_eth_rx_fifo/CLK
    SLICE_X49Y90         FDPE                                         r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 0.105ns (2.499%)  route 4.096ns (97.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.497     4.201    i_eth_rx_fifo/rst
    SLICE_X49Y90         FDCE                                         f  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233     2.216    i_eth_rx_fifo/CLK
    SLICE_X49Y90         FDCE                                         r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 0.105ns (2.499%)  route 4.096ns (97.501%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.497     4.201    i_eth_rx_fifo/rst
    SLICE_X49Y90         FDCE                                         f  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.233     2.216    i_eth_rx_fifo/CLK
    SLICE_X49Y90         FDCE                                         r  i_eth_rx_fifo/FSM_onehot_s_ctrl_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 0.105ns (2.508%)  route 4.082ns (97.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.483     4.187    i_eth_rx_fifo/rst
    SLICE_X50Y94         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.225     2.208    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[4]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 0.105ns (2.508%)  route 4.082ns (97.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.483     4.187    i_eth_rx_fifo/rst
    SLICE_X50Y94         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.225     2.208    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 0.105ns (2.508%)  route 4.082ns (97.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.483     4.187    i_eth_rx_fifo/rst
    SLICE_X50Y94         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.225     2.208    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/rst_delay_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.187ns  (logic 0.105ns (2.508%)  route 4.082ns (97.492%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         1.483     4.187    i_eth_rx_fifo/rst
    SLICE_X50Y94         FDPE                                         f  i_eth_rx_fifo/rst_delay_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        1.225     2.208    i_eth_rx_fifo/CLK
    SLICE_X50Y94         FDPE                                         r  i_eth_rx_fifo/rst_delay_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.000ns (0.000%)  route 1.877ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.877     1.877    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/lopt
    RAMB18_X3Y36         FIFO18E1                                     f  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.883     1.249    i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/FCLK_CLK0_0
    RAMB18_X3Y36         FIFO18E1                                     r  i_rgmii_tx_fifo/FIFO_DUALCLOCK_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_fifo/s_dat_tready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.959ns  (logic 0.045ns (2.298%)  route 1.914ns (97.702%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.482     1.959    i_rgmii_tx_fifo/rst
    SLICE_X54Y92         FDCE                                         f  i_rgmii_tx_fifo/s_dat_tready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.844     1.210    i_rgmii_tx_fifo/FCLK_CLK0_0
    SLICE_X54Y92         FDCE                                         r  i_rgmii_tx_fifo/s_dat_tready_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tdata_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.045ns (2.077%)  route 2.121ns (97.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.690     2.166    i_eth_rx_fifo/rst
    SLICE_X49Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tdata_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X49Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tdata_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tdata_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.045ns (2.077%)  route 2.121ns (97.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.690     2.166    i_eth_rx_fifo/rst
    SLICE_X49Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X49Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tdata_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tlast_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.045ns (2.077%)  route 2.121ns (97.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.690     2.166    i_eth_rx_fifo/rst
    SLICE_X49Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tlast_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X49Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tlast_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tvalid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.166ns  (logic 0.045ns (2.077%)  route 2.121ns (97.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.690     2.166    i_eth_rx_fifo/rst
    SLICE_X49Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X49Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tvalid_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.045ns (2.074%)  route 2.125ns (97.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.694     2.170    i_eth_rx_fifo/rst
    SLICE_X48Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X48Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tdata_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.045ns (2.074%)  route 2.125ns (97.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.694     2.170    i_eth_rx_fifo/rst
    SLICE_X48Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X48Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tdata_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tdata_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.045ns (2.074%)  route 2.125ns (97.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.694     2.170    i_eth_rx_fifo/rst
    SLICE_X48Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X48Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tdata_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_rx_fifo/m_dat_tdata_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.045ns (2.074%)  route 2.125ns (97.926%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.694     2.170    i_eth_rx_fifo/rst
    SLICE_X48Y91         FDCE                                         f  i_eth_rx_fifo/m_dat_tdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1220, routed)        0.823     1.189    i_eth_rx_fifo/CLK
    SLICE_X48Y91         FDCE                                         r  i_eth_rx_fifo/m_dat_tdata_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rgmii_rxc

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_rx_ddr/gen_io[3].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.324ns  (logic 0.105ns (1.660%)  route 6.219ns (98.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 r  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.620     6.324    i_rgmii_rx_ddr/rst
    ILOGIC_X1Y134        IDDR                                         r  i_rgmii_rx_ddr/gen_io[3].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.547     8.924    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y134        IDDR                                         f  i_rgmii_rx_ddr/gen_io[3].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_rx_ddr/gen_io[2].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.213ns  (logic 0.105ns (1.690%)  route 6.108ns (98.310%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 r  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.509     6.213    i_rgmii_rx_ddr/rst
    ILOGIC_X1Y133        IDDR                                         r  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.547     8.924    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y133        IDDR                                         f  i_rgmii_rx_ddr/gen_io[2].IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_rx_ddr/IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.778ns  (logic 0.105ns (1.817%)  route 5.673ns (98.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 r  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         3.073     5.778    i_rgmii_rx_ddr/rst
    ILOGIC_X1Y125        IDDR                                         r  i_rgmii_rx_ddr/IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.539     8.916    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y125        IDDR                                         f  i_rgmii_rx_ddr/IDDR_inst/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.541ns  (logic 0.105ns (1.895%)  route 5.436ns (98.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.837     5.541    i_eth_frm_rx/rst
    SLICE_X110Y122       FDCE                                         f  i_eth_frm_rx/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     4.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y122       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/dataen_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.391ns  (logic 0.105ns (1.948%)  route 5.286ns (98.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.687     5.391    i_eth_frm_rx/rst
    SLICE_X108Y120       FDCE                                         f  i_eth_frm_rx/dataen_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     4.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X108Y120       FDCE                                         r  i_eth_frm_rx/dataen_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 0.105ns (1.953%)  route 5.273ns (98.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.673     5.378    i_eth_frm_rx/rst
    SLICE_X110Y121       FDCE                                         f  i_eth_frm_rx/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     4.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y121       FDCE                                         r  i_eth_frm_rx/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/eof_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 0.105ns (1.953%)  route 5.273ns (98.047%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.673     5.378    i_eth_frm_rx/rst
    SLICE_X110Y121       FDCE                                         f  i_eth_frm_rx/eof_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     4.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X110Y121       FDCE                                         r  i_eth_frm_rx/eof_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/bytecnt_reg[0]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 0.105ns (1.954%)  route 5.269ns (98.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.670     5.374    i_eth_frm_rx/rst
    SLICE_X111Y121       FDCE                                         f  i_eth_frm_rx/bytecnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     4.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X111Y121       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/bytecnt_reg[1]/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 0.105ns (1.954%)  route 5.269ns (98.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.670     5.374    i_eth_frm_rx/rst
    SLICE_X111Y121       FDCE                                         f  i_eth_frm_rx/bytecnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     3.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     3.378 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.558     4.936    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X111Y121       FDCE                                         r  i_eth_frm_rx/bytecnt_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_rgmii_rx_ddr/gen_io[1].IDDR_inst/R
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.243ns  (logic 0.105ns (2.003%)  route 5.138ns (97.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           2.599     2.599    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.105     2.704 r  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         2.539     5.243    i_rgmii_rx_ddr/rst
    ILOGIC_X1Y110        IDDR                                         r  i_rgmii_rx_ddr/gen_io[1].IDDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         1.340     5.340 f  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           1.961     7.301    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.378 f  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.551     8.928    i_rgmii_rx_ddr/rgmii_rxc_IBUF_BUFG
    ILOGIC_X1Y110        IDDR                                         f  i_rgmii_rx_ddr/gen_io[1].IDDR_inst/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[0]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.435     1.911    i_eth_frm_rx/rst
    SLICE_X88Y104        FDCE                                         f  i_eth_frm_rx/orxdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[1]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.435     1.911    i_eth_frm_rx/rst
    SLICE_X88Y104        FDCE                                         f  i_eth_frm_rx/orxdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[2]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.435     1.911    i_eth_frm_rx/rst
    SLICE_X88Y104        FDCE                                         f  i_eth_frm_rx/orxdata_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[3]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.435     1.911    i_eth_frm_rx/rst
    SLICE_X88Y104        FDCE                                         f  i_eth_frm_rx/orxdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[4]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.435     1.911    i_eth_frm_rx/rst
    SLICE_X88Y104        FDCE                                         f  i_eth_frm_rx/orxdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/orxdata_reg[5]/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.911ns  (logic 0.045ns (2.354%)  route 1.866ns (97.646%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.435     1.911    i_eth_frm_rx/rst
    SLICE_X88Y104        FDCE                                         f  i_eth_frm_rx/orxdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y104        FDCE                                         r  i_eth_frm_rx/orxdata_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/datadly_reg_c/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.045ns (2.276%)  route 1.932ns (97.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.501     1.977    i_eth_frm_rx/rst
    SLICE_X89Y106        FDCE                                         f  i_eth_frm_rx/datadly_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/datadly_reg_c_0/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.045ns (2.276%)  route 1.932ns (97.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.501     1.977    i_eth_frm_rx/rst
    SLICE_X89Y106        FDCE                                         f  i_eth_frm_rx/datadly_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_0/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/datadly_reg_c_1/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.977ns  (logic 0.045ns (2.276%)  route 1.932ns (97.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.501     1.977    i_eth_frm_rx/rst
    SLICE_X89Y106        FDCE                                         f  i_eth_frm_rx/datadly_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X89Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_1/C

Slack:                    inf
  Source:                 mmcme2_base_inst/LOCKED
                            (internal pin)
  Destination:            i_eth_frm_rx/datadly_reg_c_2/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.045ns (2.272%)  route 1.936ns (97.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst/LOCKED
                         net (fo=3, routed)           1.431     1.431    i_rgmii_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X80Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.476 f  i_rgmii_tx/i_eth_crc32/bl.fifo_18_inst_bl.fifo_18_bl_i_1__0/O
                         net (fo=139, routed)         0.505     1.981    i_eth_frm_rx/rst
    SLICE_X88Y106        FDCE                                         f  i_eth_frm_rx/datadly_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    rgmii_rxc
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  rgmii_rxc_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    rgmii_rxc_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.367 r  rgmii_rxc_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.939     2.306    i_eth_frm_rx/rgmii_rxc_IBUF_BUFG
    SLICE_X88Y106        FDCE                                         r  i_eth_frm_rx/datadly_reg_c_2/C





