   Number of cells:                 13
     $dff                            4
     $mem_v2                         1
     $mux                            8

3.108. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

3.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

3.110. Executing MEMORY_LIBMAP pass (mapping memories to cells).

3.111. Executing MEMORY_LIBMAP pass (mapping memories to cells).
<suppressed ~97 debug messages>

3.112. Executing Rs_BRAM_Split pass.

3.113. Executing TECHMAP pass (map to technology primitives).

3.113.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

3.113.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

3.114. Executing TECHMAP pass (map to technology primitives).

3.114.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/02_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

3.114.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

3.115. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3.116. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

3.117. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

3.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tdp_512x10..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

3.119. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tdp_512x10.
Performed a total of 0 changes.

3.120. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tdp_512x10'.
Removed a total of 0 cells.

3.121. Executing OPT_SHARE pass.

3.122. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=4, #solve=0, #remove=0, time=0.01 sec.]

3.123. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tdp_512x10..

3.124. Executing OPT_EXPR pass (perform const folding).
Optimizing module tdp_512x10.

RUN-OPT ITERATIONS DONE : 1

3.125. Executing PMUXTREE pass.

3.126. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~7 debug messages>

3.127. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Not mapping memory \ram in module \tdp_512x10 (write clock 1 is incompatible with other clocks).

ERROR: Failed to map RAM(s) on technology specific BRAM.
  Signal: ram, Src: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/RTE_FAILURE_9-feb/tdp_512x10_nobram/rtl/tdp_512x10.v:8.13-8.16
NOTE: Please review MEMORY_BRAM pass logs for details.


    while executing
"synthesize delay"
    (file "../raptor_tcl.tcl" line 11)
