# 4x1 Multiplexer â€“ Verilog

## ðŸ§  Project Overview
This project demonstrates the implementation of a **4-to-1 Multiplexer (MUX)** using Verilog in **gate-level modeling**. A multiplexer selects one of several input signals and forwards it to a single output line based on select inputs. The design is verified using a Verilog testbench and simulated with waveform generation.

## âœ… Key Features
- **Functionality**: Implements a 4x1 multiplexer
- **Inputs**:
  - `I[3:0]` â€“ 4 data inputs
  - `S[1:0]` â€“ 2-bit select input
- **Output**:
  - `OUT` â€“ Selected data line
- **Design Style**: Gate-level modeling (`and`, `or`, `not`)
- **Simulation**:
  - Testbench applies different `S` values while `I` is fixed
  - Waveform observed using `$fsdbDumpvars` for Verdi

## ðŸ“‚ Files Included
- `mux.v` â€“ Verilog source code for 4x1 MUX
- `mux_tb.v` â€“ Verilog testbench for the MUX
- `mux_waveform.fsdb` â€“ Simulation waveform file (Verdi format)
- `mux_waveform.png` â€“ Exported waveform screenshot
- `README.md` â€“ Documentation for this module

## ðŸ”— Simulation
The testbench cycles through all select inputs:
S = 00 â†’ OUT = I[0]
S = 01 â†’ OUT = I[1]
S = 10 â†’ OUT = I[2]
S = 11 â†’ OUT = I[3]
---

## âš™ï¸ How the Multiplexer Works
The logic equation for a 4x1 multiplexer is:
OUT = (~S1 Â· ~S0 Â· I0) + (~S1 Â· S0 Â· I1) + (S1 Â· ~S0 Â· I2) + (S1 Â· S0 Â· I3)
This is implemented using `not`, `and`, and `or` gates in Verilog.

---

## ðŸ“Š Example Simulation
With `I = 1010`:

| Select Inputs (S1 S0) | Output (OUT) |
|------------------------|--------------|
| 00                     | 1 (I0)       |
| 01                     | 0 (I1)       |
| 10                     | 1 (I2)       |
| 11                     | 0 (I3)       |

---

## ðŸ–¼ Waveform
![MUX Waveform](mux_waveform.png)

---

## ðŸ›  Tools Used
- **Verilog** â€“ Design & testbench
- **Verdi** â€“ Waveform visualization (`fsdbDumpvars`)
- **VCS** â€“ For simulation

---

> ðŸ’¡ This project is part of the Verilog portfolio, showcasing **gate-level digital design** and testbench-based verification, fundamental for VLSI design and hardware modeling.