C:/Efinity/2018.4/bin/efx_map  --v F:/efinity_prj/T20/ram_pll_test/dual_clock_fifo.v --v F:/efinity_prj/T20/ram_pll_test/shift_reg.v --v F:/efinity_prj/T20/ram_pll_test/simple_dual_port_ram.v --v F:/efinity_prj/T20/ram_pll_test/single_port_rom.v --v F:/efinity_prj/T20/ram_pll_test/top.v --v F:/efinity_prj/T20/ram_pll_test/true_dual_port_ram.v --project ram_pll --I F:/efinity_prj/T20/ram_pll_test --write-efx-verilog F:/efinity_prj/T20/ram_pll_test/outflow/ram_pll.map.v --binary-db F:/efinity_prj/T20/ram_pll_test/ram_pll.vdb --device T20F256 --family Trion --syn_options mode=speed --work-dir F:/efinity_prj/T20/ram_pll_test/work_syn --output-dir F:/efinity_prj/T20/ram_pll_test/outflow