rpl|re|set|registers DUM,test|rdx|rdx|	|jne|const_3|	|and|byte|ptr|rdi|+|const_0|const_7|	|mov|qword|ptr|rsi|0|	|mov|qword|ptr|rsi|+|const_2|0|	|mov|qword|ptr|rsi|+|8|0|	|ret|	|CONS|<Bool|__eq__|reg_rdx|const_6|>	|<Bool|__eq__|reg_rdi|const_4|>	|<Bool|__eq__|reg_rsi|const_5|>	|<Bool|__le__|__add__|reg_rsi|const_1|const_8|>	|<Bool|__eq__|__add__|reg_rsi|const_1|const_8|>	,DUM
rpl|re|set|registers DUM,test|rdx|rdx|	|jne|const_3|	|movzx|eax|byte|ptr|rdi|+|const_0|	|and|eax|const_9|	|or|eax|2|	|mov|byte|ptr|rdi|+|const_0|al|	|mov|qword|ptr|rsi|rdx|	|mov|qword|ptr|rsi|+|8|rcx|	|mov|qword|ptr|rsi|+|const_2|r8|	|ret|	|CONS|<Bool|Not|__eq__|reg_rdx|const_6|>	|<Bool|__eq__|reg_rdi|const_10|>	|<Bool|__eq__|reg_rsi|const_5|>	|<Bool|__le__|__add__|reg_rsi|const_2|const_11|>	|<Bool|__eq__|__add__|reg_rsi|const_2|const_11|>	,DUM
