$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module t $end
   $var event 1 # ev_test $end
   $var wire 32 $ i [31:0] $end
   $var wire 1 % toggle $end
   $var wire 1 & clk $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000000000000000000000000000000 $
0%
0&
#10
1#
b00000000000000000000000000000001 $
1&
#20
1#
0&
#30
1#
b00000000000000000000000000000010 $
1&
#40
1#
0&
#50
1#
b00000000000000000000000000000011 $
1&
#60
1#
0&
#70
1#
b00000000000000000000000000000100 $
1&
#80
1#
0&
#90
1#
b00000000000000000000000000000101 $
1&
#100
1#
0&
#110
1#
b00000000000000000000000000000110 $
1%
1&
#120
1#
0&
#130
1#
b00000000000000000000000000000111 $
1&
#140
1#
0&
#150
1#
b00000000000000000000000000001000 $
1&
#160
1#
0&
#170
1#
b00000000000000000000000000001001 $
1&
#180
1#
0&
#190
1#
b00000000000000000000000000001010 $
1&
#200
1#
0&
#210
1#
1&
