#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 26 13:32:01 2023
# Process ID: 8042
# Current directory: /home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1
# Command line: vivado -log Processeur.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processeur.tcl
# Log file: /home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1/Processeur.vds
# Journal file: /home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Processeur.tcl -notrace
Command: synth_design -top Processeur -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8051 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.277 ; gain = 83.699 ; free physical = 57039 ; free virtual = 69232
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Processeur' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:41]
INFO: [Synth 8-3491] module 'Instruction_Memory' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Instruction_Memory.vhd:34' bound to instance 'main_instruction_mem' of component 'Instruction_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:172]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Instruction_Memory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (1#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Instruction_Memory.vhd:41]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_lidi' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'Pipeline' (2#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:49]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_diex' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:200]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_exmem' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:214]
INFO: [Synth 8-3491] module 'Pipeline' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:34' bound to instance 'pip_memre' of component 'Pipeline' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:228]
INFO: [Synth 8-3491] module 'Banc_Registre' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Banc_Registre.vhd:34' bound to instance 'main_banc_reg' of component 'Banc_Registre' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:243]
INFO: [Synth 8-638] synthesizing module 'Banc_Registre' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Banc_Registre.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Banc_Registre' (3#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Banc_Registre.vhd:46]
INFO: [Synth 8-3491] module 'ALU' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/ALU.vhd:28' bound to instance 'main_alu' of component 'ALU' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:254]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ALU' (4#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/ALU.vhd:39]
INFO: [Synth 8-3491] module 'Data_Memory' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Data_Memory.vhd:34' bound to instance 'main_data_mem' of component 'Data_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:260]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Data_Memory.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (5#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Data_Memory.vhd:43]
INFO: [Synth 8-3491] module 'Compteur_IP' declared at '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Compteur_IP.vhd:34' bound to instance 'main_ip' of component 'Compteur_IP' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:269]
INFO: [Synth 8-638] synthesizing module 'Compteur_IP' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Compteur_IP.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Compteur_IP' (6#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Compteur_IP.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Processeur' (7#1) [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:41]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.902 ; gain = 144.324 ; free physical = 57031 ; free virtual = 69224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.902 ; gain = 144.324 ; free physical = 57025 ; free virtual = 69219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.906 ; gain = 152.328 ; free physical = 57025 ; free virtual = 69219
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "memory_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[196]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[195]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[194]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[193]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[192]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[191]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[190]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[189]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[188]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[187]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[186]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[185]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[184]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[183]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[182]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[181]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[180]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[179]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[178]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[177]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[176]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[175]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[174]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[173]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[172]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[171]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[170]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[169]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[168]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[167]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[166]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[165]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[164]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[163]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[162]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[161]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[160]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[159]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[158]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[157]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory_reg[156]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'alea_diex_reg' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:160]
WARNING: [Synth 8-327] inferring latch for variable 'alea_exmem_reg' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 'alea_reg' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:162]
WARNING: [Synth 8-327] inferring latch for variable 'diex2exmem_LC_reg' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:257]
WARNING: [Synth 8-327] inferring latch for variable 'exmem2memre_LC_reg' [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Processeur.vhd:263]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1339.922 ; gain = 168.344 ; free physical = 56960 ; free virtual = 69170
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 290   
+---Muxes : 
	   8 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 104   
	   4 Input      8 Bit        Muxes := 1     
	 256 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 356   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Processeur 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
+---Muxes : 
	   8 Input     28 Bit        Muxes := 1     
	 256 Input      3 Bit        Muxes := 1     
Module Pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module Banc_Registre 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 18    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 101   
	   2 Input      1 Bit        Muxes := 96    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 256   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 256   
Module Compteur_IP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element pip_exmem/C_out_reg was removed.  [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element pip_memre/C_out_reg was removed.  [/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.srcs/sources_1/new/Pipeline.vhd:60]
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[0][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[1][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[2][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[3][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[4][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[5][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[6][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[7][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[8][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[9][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[10][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][4]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][3]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][2]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][1]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[11][0]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[12][7]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[12][6]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[12][5]) is unused and will be removed from module Banc_Registre.
WARNING: [Synth 8-3332] Sequential element (registre_reg[12][4]) is unused and will be removed from module Banc_Registre.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2343 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.008 ; gain = 253.430 ; free physical = 56848 ; free virtual = 69065
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1425.016 ; gain = 253.430 ; free physical = 56852 ; free virtual = 69068
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1504.031 ; gain = 344.207 ; free physical = 56817 ; free virtual = 69047
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/mecaliff/Bureau/4A/S8/PSI/Processeur/Processeur.runs/synth_1/Processeur.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processeur_utilization_synth.rpt -pb Processeur_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1528.043 ; gain = 0.000 ; free physical = 56814 ; free virtual = 69044
INFO: [Common 17-206] Exiting Vivado at Fri May 26 13:32:31 2023...
