v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out6,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out6,
