#include "bsg_manycore.h"
#include "bsg_set_tile_x_y.h"
#include "float_common.h"

extern float input[N];

///////////////////////////////////////////////////////////////////////////////////////////////
//    FPI to FPI bypass
//    floating move --> floating compare 
float        bypass_fpi_fpi_output[N]   = {0.0};
unsigned int bypass_fpi_fpi_expect[N]  = { 0x1,0x0,0x1,0x0,0x1, 0x40a00000,
0x40c00000, 0x40e00000};

int bypass_fpi_fpi(float *src, float *dst){

  __asm__ __volatile__ ("lw t0, 0(%0)" : :"r"(src) ); 
  __asm__ __volatile__ ("lw t1, 4(%0)" : :"r"(src) ); 
  __asm__ __volatile__ ("lw t2, 8(%0)" : :"r"(src) ); 
  __asm__ __volatile__ ("lw t3, 12(%0)": :"r"(src) ); 
  __asm__ __volatile__ ("lw t4, 16(%0)" : :"r"(src) ); 
  __asm__ __volatile__ ("lw t5, 20(%0)": :"r"(src) ); 

  __asm__ __volatile__ ("fmv.s.x f0, t0" ); 
  __asm__ __volatile__ ("fmv.s.x f1, t1" ); 
  __asm__ __volatile__ ("fle.s s2, f0, f1" );  // 1.0 < 2.0, FPI.mem->FIU.frs2 

  
  __asm__ __volatile__ ("fmv.s.x f2, t2" ); 
  __asm__ __volatile__ ("fmv.s.x f3, t3" ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("fle.s s3, f3, f2" );  // 4.0 < 3.0, FPI.wb->FIU.frs1 


  __asm__ __volatile__ ("fmv.s.x f4, t4" ); 
  __asm__ __volatile__ ("fmv.s.x f5, t5" ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("fle.s s4, f4, f5" );  // 5.0 < 6.0, FPI.wb1->FIU.frs2 

  __asm__ __volatile__ ("fmv.s.x f6, t0" ); 
  __asm__ __volatile__ ("fmv.s.x f7, t1" ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("fle.s s5, f7, f6" );  // 2.0 < 1.0, FPI.wb1->frs1_to_exe 

  __asm__ __volatile__ ("fmv.s.x f8, t2" ); 
  __asm__ __volatile__ ("fmv.s.x f9, t3" ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("fle.s s6, f8, f9" );  // 3.0 <4.0, No by pass


  //bypass for the third opperands.
  //One stall 
  __asm__ __volatile__ ("fmv.s.x f10, t0" ); 
  __asm__ __volatile__ ("fmv.s.x f11, t1" ); 
  __asm__ __volatile__ ("fmv.s.x f12, t2" ); 
  __asm__ __volatile__ ("fmadd.s f22, f10,f11,f12");  // 1.0 * 2.0 + 3.0 = 5.0

  //forward from MEM
  __asm__ __volatile__ ("fmv.s.x f13, t3" ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("fmadd.s f23, f10,f11,f13");  // 1.0 * 2.0 + 4.0 = 6.0

  //forward from WB 
  __asm__ __volatile__ ("fmv.s.x f14, t4" ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("fmadd.s f24, f10,f11,f14");  // 1.0 * 2.0 + 5.0 = 7.0

  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 
  __asm__ __volatile__ ("nop"  ); 

  __asm__ __volatile__ ("sw s2, 0(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("sw s3, 4(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("sw s4, 8(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("sw s5, 12(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("sw s6, 16(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("fsw f22, 20(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("fsw f23, 24(%0)" : :"r"(dst) ); 
  __asm__ __volatile__ ("fsw f24, 28(%0)" : :"r"(dst) ); 

}

void bypass_fpi_fpi_test(float *input){
    
    int i, error =0;
    unsigned int * int_output;

    bypass_fpi_fpi( input, bypass_fpi_fpi_output);
    
    int_output = (unsigned int *) bypass_fpi_fpi_output;
    for( i=0; i<8; i++){
        if ( int_output[i]  !=  bypass_fpi_fpi_expect[i] ) {
            error = 1; 
            break;
        }
    }

    if( error == 0 ){
        bsg_remote_ptr_io_store(0, BYPASS_FPI_FPI_TESTID, PASS_CODE );
    }else{
        bsg_remote_ptr_io_store(0, BYPASS_FPI_FPI_TESTID, ERROR_CODE );
        print_value( (unsigned int *) bypass_fpi_fpi_output  );
        bsg_remote_ptr_io_store(0,0x0,0x11111111);
        print_value( bypass_fpi_fpi_expect );
    }
}


