
# ğŸ‘‹ Hi, I'm **Geethika Jayasekara**

## **Software Engineering Student | Electrical & Electronic Engineer**

#### Interested in:
### **Embedded Systems | Firmware | Digital Design | ASIC | Software Engineering**

Iâ€™m an engineering enthusiast with a strong foundation in **Electrical & Electronic Engineering** and currently studying **Software Engineering** at *Tampere University of Applied Sciences, Finland*.  
My passion lies at the intersection of **embedded systems & software development**, **firmware development**, **digital design**, and **ASIC/FPGA workflows** â€” and Iâ€™m continuously expanding my skills into **software development** to become a wellâ€‘rounded engineer.

I enjoy building systems that blend hardware and software, and Iâ€™m actively looking to contribute to **embedded system development**, **firmware projects**, and **digital design/ASIC-related work** to gain deeper handsâ€‘on experience while contributing meaningfully to real projects.

---

## ğŸš€ About Me

### ğŸ“ Education

- ğŸ“ Bachelor's Degree in Software Engineering (Ongoing) |
Tampere University of Applied Sciences, Finland

- ğŸ“ B.Sc. in Electrical & Electronic Engineering |
Sir John Kotelawala Defence University, Sri Lanka

- ğŸ“ Specialized Courses â€” University of Moratuwa, Sri Lanka
  - Fundamentals of Digital System Design
  - SystemVerilog for ASICâ€“FPGA Design & Simulation

- ğŸ”§ Strong interest in:  
  - Embedded Systems  
  - Firmware Development  
  - Digital Design  
  - ASIC/FPGA Design Flow  
  - Embedded Software  
  - Lowâ€‘level programming  
  - Hardwareâ€‘Software integration  
  - Web development (as an additional skillset)

- ğŸ“˜ Completed specialized courses from **University of Moratuwa, Sri Lanka**:  
  - *Fundamentals of Digital System Design*  
  - *SystemVerilog for ASICâ€“FPGA Design & Simulation*

- ğŸŒ± Currently learning & improving:  
  - Microcontroller programming  
  - RTOS concepts  
  - C/C++ for embedded systems  
  - SystemVerilog & ASIC flow  
  - Python for automation 
  - Web development (HTML, CSS, JS) as a complementary skill

- ğŸ¤ Open to collaborate on:  
  - Embedded system development  
  - Firmware projects  
  - Digital design / ASIC flow  
  - Software development projects  
  - Any handsâ€‘on engineering work that helps me grow

---

## ğŸ› ï¸ Skills & Technologies

### **ğŸ”Œ Embedded & Firmware**
- C / C++  
- Microcontrollers (ARM, AVR, ESP32 basics)  
- UART, SPI, I2C fundamentals  
- Interrupts, timers, peripherals  
- Bareâ€‘metal programming basics  

### **âš™ï¸ Digital Design & ASIC**
- SystemVerilog  
- RTL design  
- Synthesis & PnR concepts  
- Synopsys Design Compiler  
- Synopsys IC Compiler II  
- SAED 32nm library  
- Timing, area, and power analysis  

### **ğŸ’» Software Development**
- HTML, CSS, JavaScript  
- Python
- Java 
- Git & GitHub  
- Linux environment  

### **ğŸ§° Tools**
- VS Code
- MATLAB  
- Synopsys DC / ICC2  
- ModelSim 
- kLayout 
- Git  

---

## ğŸ“‚ Featured Projects

### ğŸ”¹ **ASIC Flow with Synopsys Tools**  
Complete RTLâ€‘toâ€‘GDSII flow using SAED 32nm library  
Synthesis, PnR, timing, area & power analysis  
ğŸ‘‰ [View Repository](https://github.com/Geejay19/ASIC-flow-with-Synopsys-Tools)

### ğŸ”¹**Digital Safe Lock Design Using SystemVerilog**
Designed to authenticate a 4â€‘bit security code using a combination of:
  - AXIâ€‘style Parallelâ€‘toâ€‘Serial (P2S) data conversion
  - Finite State Machines (FSMs) â€” both Mealy and Moore versions
  - Bitâ€‘byâ€‘bit verification logic
  - Unlock/Incorrect signaling
    
ğŸ‘‰ [View Repository](https://github.com/Geejay19/digital-safe-clock)

### ğŸ”¹**Mini Calculator Using SystemVerilog**
A simple FPGAâ€‘based mini calculator designed to multiply two singleâ€‘digit numbers (0â€“9) and display the result on a dual 7â€‘segment display.
The design flow follows a structured hardwareâ€‘design approach:
  - Building basic arithmetic blocks (1â€‘bit and 8â€‘bit adders)
  - Constructing a 4â€‘bit multiplier using rippleâ€‘carry adders
  - Designing a 7â€‘segment decoder for display output
  - Integrating all modules into a complete topâ€‘level calculator system.

ğŸ‘‰ [View Repository](https://github.com/Geejay19/mini-calculator)

### ğŸ”¹ **Responsive Portfolio Website Design**  
Built using HTML, CSS (Flexbox, Grid), and JavaScript  
ğŸ‘‰ [View Repository](https://github.com/Geejay19/sample-portfolio-website)  
ğŸ‘‰ [Live Demo](https://geejay19.github.io/sample-portfolio-website/)


---


## ğŸ“Š GitHub Stats

![GitHub Stats](https://github-readme-stats-git-masterrstaa-rickstaa.vercel.app/api?username=Geejay19&show_icons=true&theme=tokyonight)

![Top Languages](https://github-readme-stats-git-masterrstaa-rickstaa.vercel.app/api/top-langs/?username=Geejay19&layout=compact&theme=tokyonight)


---

## ğŸ“« Contact Me

- ğŸ“§ Email: *geethika.j19@gmail.com*  
- ğŸ’¼ LinkedIn: *<a href="https://www.linkedin.com/in/geethikajayasekara-871107124"/>Geethika Bandara Jayasekara</a>*

---
