<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/streamhls.cpp:16:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 256 has been inferred" BundleName="gmem" VarName="hbm_data" LoopLoc="./src/streamhls.cpp:16:22" LoopName="VITIS_LOOP_16_1" ParentFunc="fetch_from_hbm(hls::stream&lt;float16, 0&gt;&amp;, float*, int)" Length="256" Direction="read" AccessID="hbm_dataseq" OrigID="islist VITIS_LOOP_19_2.load.34 VITIS_LOOP_19_2.load.37 VITIS_LOOP_19_2.load.40 VITIS_LOOP_19_2.load.43 VITIS_LOOP_19_2.load.46 VITIS_LOOP_19_2.load.49 VITIS_LOOP_19_2.load.52 VITIS_LOOP_19_2.load.55 VITIS_LOOP_19_2.load.58 VITIS_LOOP_19_2.load.61 VITIS_LOOP_19_2.load.64 VITIS_LOOP_19_2.load.67 VITIS_LOOP_19_2.load.70 VITIS_LOOP_19_2.load.73 VITIS_LOOP_19_2.load.76 VITIS_LOOP_19_2.load.79" OrigAccess-DebugLoc="isList ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17 ./src/streamhls.cpp:21:17" OrigDirection="islist read read read read read read read read read read read read read read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="./src/streamhls.cpp:44:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 256 has been inferred" BundleName="gmem" VarName="output_data" LoopLoc="./src/streamhls.cpp:44:22" LoopName="VITIS_LOOP_44_1" ParentFunc="write_to_output(hls::stream&lt;float16, 0&gt;&amp;, float*, int)" Length="256" Direction="write" AccessID="output_dataseq" OrigID="islist VITIS_LOOP_47_2.store.36 VITIS_LOOP_47_2.store.39 VITIS_LOOP_47_2.store.42 VITIS_LOOP_47_2.store.45 VITIS_LOOP_47_2.store.48 VITIS_LOOP_47_2.store.51 VITIS_LOOP_47_2.store.54 VITIS_LOOP_47_2.store.57 VITIS_LOOP_47_2.store.60 VITIS_LOOP_47_2.store.63 VITIS_LOOP_47_2.store.66 VITIS_LOOP_47_2.store.69 VITIS_LOOP_47_2.store.72 VITIS_LOOP_47_2.store.75 VITIS_LOOP_47_2.store.78 VITIS_LOOP_47_2.store.81" OrigAccess-DebugLoc="isList ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21 ./src/streamhls.cpp:49:21" OrigDirection="islist write write write write write write write write write write write write write write write write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="./src/streamhls.cpp:16:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 256 x 32bit words has been widened by 16: 16 x 512bit words" BundleName="gmem" VarName="hbm_data" LoopLoc="./src/streamhls.cpp:16:22" LoopName="VITIS_LOOP_16_1" ParentFunc="fetch_from_hbm(hls::stream&lt;float16, 0&gt;&amp;, float*, int)" Length="16" Direction="read" AccessID="wseq" OrigID="hbm_dataseq" OrigAccess-DebugLoc="./src/streamhls.cpp:16:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./src/streamhls.cpp:16:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="gmem" VarName="hbm_data" LoopLoc="./src/streamhls.cpp:16:22" LoopName="VITIS_LOOP_16_1" ParentFunc="fetch_from_hbm(hls::stream&lt;float16, 0&gt;&amp;, float*, int)" OrigID="wseq" OrigAccess-DebugLoc="./src/streamhls.cpp:16:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="./src/streamhls.cpp:44:22" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of 256 x 32bit words has been widened by 16: 16 x 512bit words" BundleName="gmem" VarName="output_data" LoopLoc="./src/streamhls.cpp:44:22" LoopName="VITIS_LOOP_44_1" ParentFunc="write_to_output(hls::stream&lt;float16, 0&gt;&amp;, float*, int)" Length="16" Direction="write" AccessID="wseq" OrigID="output_dataseq" OrigAccess-DebugLoc="./src/streamhls.cpp:44:22" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="./src/streamhls.cpp:44:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="gmem" VarName="output_data" LoopLoc="./src/streamhls.cpp:44:22" LoopName="VITIS_LOOP_44_1" ParentFunc="write_to_output(hls::stream&lt;float16, 0&gt;&amp;, float*, int)" OrigID="wseq" OrigAccess-DebugLoc="./src/streamhls.cpp:44:22" OrigDirection="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./src/streamhls.cpp:16:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 512 in loop 'VITIS_LOOP_16_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="./src/streamhls.cpp:16:22" LoopName="VITIS_LOOP_16_1" Length="16" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="./src/streamhls.cpp:44:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 16 and bit width 512 in loop 'VITIS_LOOP_44_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="./src/streamhls.cpp:44:22" LoopName="VITIS_LOOP_44_1" Length="16" Width="512" Direction="write"/>
</VitisHLS:BurstInfo>

