#RTL
rtl/package/riscv_32i_defs_pkg.sv
rtl/lut_ram.sv

#Verification
verify/interface/lut_ram_intf.sv
verify/assert/lut_ram_assert.sv
verify/coverage/tb_lut_ram_coverage_pkg.sv
verify/transaction/tb_lut_ram_transaction_pkg.sv
verify/generator/tb_lut_ram_generator_pkg.sv
verify/ref_model/lut_ram_ref_model_pkg.sv
