// Seed: 2447447555
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    output wand id_5,
    input wand id_6
);
  assign id_1 = -1'b0;
  wire id_8;
  assign id_0 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_6 = 32'd4
) (
    output uwire id_0,
    output wand  id_1,
    input  tri1  id_2
);
  wire _id_4;
  logic [1 'b0 : -1] id_5 = id_5;
  logic [-1 : id_4] _id_6;
  reg [id_6 : -1] id_7;
  parameter id_8 = -1;
  always begin : LABEL_0
    id_5 <= id_4;
    id_7 <= 1;
    $unsigned(60);
    ;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2
  );
  generate
    logic [-1 : -1] id_9;
    ;
    assign id_0 = id_8;
    assign id_5 = -1'b0;
    always_latch @(posedge {id_2{id_7}}) id_7 = 1 - id_6;
  endgenerate
endmodule
