verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg3bit_42.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/pn_gen_44.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/randomizer_40.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/pipeline_31.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_41.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_39.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_38.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_37.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_17.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg2bit_26.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/propogate_25.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/edge_detector_18.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/button_conditioner_14.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/alu_9.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/seven_seg_12.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg8bit_7.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/decoder_13.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_11.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/bintoAscii_10.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/bcounter_6.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/multi_seven_seg_5.v"
verilog work "C:/Users/ibm/Documents/GitHub/5021D/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v"
