/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [30:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_28z;
  wire [15:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire [15:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_59z = celloutsig_0_9z[3] ? celloutsig_0_17z : celloutsig_0_43z;
  assign celloutsig_1_18z = celloutsig_1_2z ? celloutsig_1_12z : celloutsig_1_14z;
  assign celloutsig_0_24z = celloutsig_0_14z[7] ? celloutsig_0_2z[13] : celloutsig_0_7z;
  assign celloutsig_0_31z = ~celloutsig_0_11z[8];
  assign celloutsig_0_48z = ~((celloutsig_0_37z[2] | celloutsig_0_30z[0]) & (celloutsig_0_13z[3] | celloutsig_0_6z[5]));
  assign celloutsig_1_12z = ~((celloutsig_1_1z[5] | celloutsig_1_6z[2]) & (celloutsig_1_8z | celloutsig_1_5z[2]));
  assign celloutsig_0_15z = ~((celloutsig_0_13z[4] | celloutsig_0_3z) & (celloutsig_0_4z | celloutsig_0_11z[8]));
  assign celloutsig_0_3z = celloutsig_0_1z[9] | ~(celloutsig_0_1z[6]);
  assign celloutsig_0_4z = in_data[74] | in_data[69];
  assign celloutsig_1_8z = in_data[162] | celloutsig_1_5z[0];
  assign celloutsig_1_17z = celloutsig_1_14z | celloutsig_1_2z;
  assign celloutsig_0_10z = in_data[35] | celloutsig_0_4z;
  assign celloutsig_0_40z = celloutsig_0_7z ^ in_data[49];
  reg [30:0] _15_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _15_ <= 31'h00000000;
    else _15_ <= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z };
  assign { _01_[30:28], _00_, _01_[26:0] } = _15_;
  assign celloutsig_1_5z = in_data[148:145] & { celloutsig_1_0z[3:1], celloutsig_1_3z };
  assign celloutsig_0_2z = { celloutsig_0_1z[7:6], celloutsig_0_1z } & in_data[61:46];
  assign celloutsig_0_37z = celloutsig_0_25z[3:1] / { 1'h1, celloutsig_0_12z[12], celloutsig_0_24z };
  assign celloutsig_0_47z = celloutsig_0_6z[5:3] / { 1'h1, celloutsig_0_15z, celloutsig_0_40z };
  assign celloutsig_0_20z = celloutsig_0_1z[9:4] / { 1'h1, in_data[45:41] };
  assign celloutsig_0_7z = in_data[6:0] <= celloutsig_0_2z[14:8];
  assign celloutsig_1_1z = in_data[108:101] % { 1'h1, celloutsig_1_0z[4], celloutsig_1_0z };
  assign celloutsig_0_49z = { celloutsig_0_6z[7:2], celloutsig_0_4z, celloutsig_0_47z, celloutsig_0_8z } * { in_data[50:38], celloutsig_0_34z, celloutsig_0_48z, celloutsig_0_31z };
  assign celloutsig_1_11z = in_data[129:124] * in_data[156:151];
  assign celloutsig_0_14z = { celloutsig_0_11z[10], celloutsig_0_1z, celloutsig_0_10z } * { celloutsig_0_2z[14:0], celloutsig_0_3z };
  assign celloutsig_0_25z = { celloutsig_0_14z[13], celloutsig_0_9z } * { in_data[1], celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_28z = in_data[50:48] * celloutsig_0_11z[5:3];
  assign celloutsig_0_30z = { celloutsig_0_2z[14:1], celloutsig_0_5z } * { celloutsig_0_13z[4:3], celloutsig_0_10z, celloutsig_0_28z, celloutsig_0_13z };
  assign celloutsig_0_58z = celloutsig_0_10z ? { _01_[30:28], _00_ } : celloutsig_0_49z[12:9];
  assign celloutsig_1_19z = celloutsig_1_17z ? { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_8z } : { celloutsig_1_4z, celloutsig_1_8z, 1'h0, celloutsig_1_3z, celloutsig_1_11z };
  assign celloutsig_0_9z = celloutsig_0_1z[4] ? { celloutsig_0_8z[4], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z } : celloutsig_0_2z[14:1];
  assign celloutsig_0_12z[19:1] = celloutsig_0_9z[0] ? { celloutsig_0_2z[15:1], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_7z } : { celloutsig_0_1z[11:4], celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[2] ? in_data[46:33] : { in_data[94:91], celloutsig_0_0z[9:3], 1'h0, celloutsig_0_0z[1:0] };
  assign celloutsig_0_21z = celloutsig_0_0z[0] ? celloutsig_0_13z[5:2] : celloutsig_0_8z[5:2];
  assign celloutsig_0_8z = - in_data[13:8];
  assign celloutsig_0_34z = celloutsig_0_2z[8:5] !== celloutsig_0_14z[7:4];
  assign celloutsig_1_2z = in_data[153:151] !== in_data[105:103];
  assign celloutsig_0_0z = in_data[93:84] | in_data[95:86];
  assign celloutsig_1_4z = { in_data[187], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } | { celloutsig_1_1z[6:4], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_11z[5:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_8z } | { celloutsig_1_1z[2:1], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_1_3z = | celloutsig_1_1z[7:4];
  assign celloutsig_0_17z = | celloutsig_0_0z[7:2];
  assign celloutsig_1_9z = celloutsig_1_4z[0] & celloutsig_1_2z;
  assign celloutsig_0_43z = | { celloutsig_0_20z[4:3], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_14z = | { celloutsig_1_2z, in_data[130:122] };
  assign celloutsig_0_5z = ^ { in_data[14:3], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_6z = { in_data[46:35], celloutsig_0_5z, celloutsig_0_3z } >> celloutsig_0_2z[13:0];
  assign celloutsig_1_6z = in_data[99:96] >> { in_data[98:96], celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[32:28], celloutsig_0_8z, celloutsig_0_4z } >> { celloutsig_0_9z[6:5], celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[83:76], celloutsig_0_7z } >> { celloutsig_0_2z[15:8], celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[122:117] <<< in_data[123:118];
  assign _01_[27] = _00_;
  assign celloutsig_0_12z[0] = celloutsig_0_7z;
  assign { out_data[128], out_data[108:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
