// Seed: 968707070
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  wire id_9 = 1;
  if (1) begin : id_10
    wire id_11;
  end
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor id_3, id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3
  );
  assign id_4 = 1 - (1);
  tri1 id_5 = 1;
  assign id_2 = 1;
  wire id_6;
endmodule
