INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emelin/vivado_projects/UART/UART/RS422_PROJECT/RS422_PROJECT.srcs/sim_1/new/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
