Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov  8 00:38:05 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 50 -file ll.rpt
| Design       : pool
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[0]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[0]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[0]
                                                                      r  pool_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[1]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[1]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[1]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[1]
                                                                      r  pool_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[2]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[2]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[2]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[2]
                                                                      r  pool_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[3]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[3]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[3]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[3]
                                                                      r  pool_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[4]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[4]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[4]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[4]
                                                                      r  pool_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[5]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[5]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[5]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[5]
                                                                      r  pool_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[6]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[6]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[6]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[6]
                                                                      r  pool_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[7]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[7]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[7]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[7]
                                                                      r  pool_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[8]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[8]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[8]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[8]
                                                                      r  pool_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (VIOLATED) :        -0.226ns  (required time - arrival time)
  Source:                 pool_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out[9]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.534ns  (logic 2.099ns (82.855%)  route 0.434ns (17.145%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF (Prop_ibuf_I_O)         0.558     0.558 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.434     0.993    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.080     1.073 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.584     1.657    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.226     1.883 r  pool_out_reg[9]/Q
                         net (fo=1, unplaced)         0.434     2.317    pool_out_OBUF[9]
                         OBUF (Prop_obuf_I_O)         1.873     4.191 r  pool_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.191    pool_out[9]
                                                                      r  pool_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -6.000     3.965    
  -------------------------------------------------------------------
                         required time                          3.965    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.226    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.232ns (48.084%)  route 2.410ns (51.916%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT3=4 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.036 r  pool_out[9]_i_1092/O
                         net (fo=1, unplaced)         0.248     5.284    pool_out[9]_i_1092_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.480 r  pool_out_reg[9]_i_682/CO[3]
                         net (fo=1, unplaced)         0.000     5.480    pool_out_reg[9]_i_682_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     5.596 r  pool_out_reg[9]_i_598/O[2]
                         net (fo=3, unplaced)         0.262     5.858    pool_out_reg[9]_i_598_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     5.984 r  pool_out[9]_i_335/O
                         net (fo=1, unplaced)         0.248     6.232    pool_out[9]_i_335_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.419 r  pool_out_reg[9]_i_115/CO[3]
                         net (fo=1, unplaced)         0.000     6.419    pool_out_reg[9]_i_115_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.527 r  pool_out_reg[9]_i_103/O[0]
                         net (fo=3, unplaced)         0.190     6.717    pool_out_reg[9]_i_103_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     6.836 r  pool_out[9]_i_65/O
                         net (fo=1, unplaced)         0.256     7.092    pool_out[9]_i_65_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     7.356 r  pool_out_reg[9]_i_17/O[2]
                         net (fo=3, unplaced)         0.262     7.618    pool_out_reg[9]_i_17_n_5
                         LUT3 (Prop_lut3_I2_O)        0.126     7.744 r  pool_out[5]_i_10/O
                         net (fo=3, unplaced)         0.262     8.006    pool_out[5]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     8.049 r  pool_out[5]_i_2/O
                         net (fo=1, unplaced)         0.248     8.297    pool_out[5]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     8.484 r  pool_out_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.484    pool_out_reg[5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     8.643 r  pool_out_reg[9]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.643    level6[13]
                         FDCE                                         r  pool_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[7]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 2.227ns (48.028%)  route 2.410ns (51.972%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT3=4 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.036 r  pool_out[9]_i_1092/O
                         net (fo=1, unplaced)         0.248     5.284    pool_out[9]_i_1092_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.480 r  pool_out_reg[9]_i_682/CO[3]
                         net (fo=1, unplaced)         0.000     5.480    pool_out_reg[9]_i_682_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     5.596 r  pool_out_reg[9]_i_598/O[2]
                         net (fo=3, unplaced)         0.262     5.858    pool_out_reg[9]_i_598_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     5.984 r  pool_out[9]_i_335/O
                         net (fo=1, unplaced)         0.248     6.232    pool_out[9]_i_335_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.419 r  pool_out_reg[9]_i_115/CO[3]
                         net (fo=1, unplaced)         0.000     6.419    pool_out_reg[9]_i_115_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.527 r  pool_out_reg[9]_i_103/O[0]
                         net (fo=3, unplaced)         0.190     6.717    pool_out_reg[9]_i_103_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     6.836 r  pool_out[9]_i_65/O
                         net (fo=1, unplaced)         0.256     7.092    pool_out[9]_i_65_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     7.356 r  pool_out_reg[9]_i_17/O[2]
                         net (fo=3, unplaced)         0.262     7.618    pool_out_reg[9]_i_17_n_5
                         LUT3 (Prop_lut3_I2_O)        0.126     7.744 r  pool_out[5]_i_10/O
                         net (fo=3, unplaced)         0.262     8.006    pool_out[5]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     8.049 r  pool_out[5]_i_2/O
                         net (fo=1, unplaced)         0.248     8.297    pool_out[5]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     8.484 r  pool_out_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.484    pool_out_reg[5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     8.638 r  pool_out_reg[9]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.638    level6[15]
                         FDCE                                         r  pool_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[9]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.600ns  (logic 2.189ns (47.598%)  route 2.410ns (52.402%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT3=4 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.036 r  pool_out[9]_i_1092/O
                         net (fo=1, unplaced)         0.248     5.284    pool_out[9]_i_1092_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.480 r  pool_out_reg[9]_i_682/CO[3]
                         net (fo=1, unplaced)         0.000     5.480    pool_out_reg[9]_i_682_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     5.596 r  pool_out_reg[9]_i_598/O[2]
                         net (fo=3, unplaced)         0.262     5.858    pool_out_reg[9]_i_598_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     5.984 r  pool_out[9]_i_335/O
                         net (fo=1, unplaced)         0.248     6.232    pool_out[9]_i_335_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.419 r  pool_out_reg[9]_i_115/CO[3]
                         net (fo=1, unplaced)         0.000     6.419    pool_out_reg[9]_i_115_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     6.535 r  pool_out_reg[9]_i_103/O[2]
                         net (fo=3, unplaced)         0.262     6.797    pool_out_reg[9]_i_103_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     6.923 r  pool_out[9]_i_63/O
                         net (fo=1, unplaced)         0.248     7.171    pool_out[9]_i_63_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     7.358 r  pool_out_reg[9]_i_17/CO[3]
                         net (fo=1, unplaced)         0.000     7.358    pool_out_reg[9]_i_17_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.466 r  pool_out_reg[9]_i_13/O[0]
                         net (fo=3, unplaced)         0.190     7.656    pool_out_reg[9]_i_13_n_7
                         LUT3 (Prop_lut3_I2_O)        0.119     7.775 r  pool_out[9]_i_15/O
                         net (fo=3, unplaced)         0.262     8.037    pool_out[9]_i_15_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     8.080 r  pool_out[9]_i_4/O
                         net (fo=1, unplaced)         0.256     8.336    pool_out[9]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     8.600 r  pool_out_reg[9]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     8.600    level6[14]
                         FDCE                                         r  pool_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[8]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.181ns (47.507%)  route 2.410ns (52.493%))
  Logic Levels:           13  (CARRY4=7 IBUF=1 LUT3=4 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.036 r  pool_out[9]_i_1092/O
                         net (fo=1, unplaced)         0.248     5.284    pool_out[9]_i_1092_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.480 r  pool_out_reg[9]_i_682/CO[3]
                         net (fo=1, unplaced)         0.000     5.480    pool_out_reg[9]_i_682_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.116     5.596 r  pool_out_reg[9]_i_598/O[2]
                         net (fo=3, unplaced)         0.262     5.858    pool_out_reg[9]_i_598_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     5.984 r  pool_out[9]_i_335/O
                         net (fo=1, unplaced)         0.248     6.232    pool_out[9]_i_335_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.419 r  pool_out_reg[9]_i_115/CO[3]
                         net (fo=1, unplaced)         0.000     6.419    pool_out_reg[9]_i_115_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.527 r  pool_out_reg[9]_i_103/O[0]
                         net (fo=3, unplaced)         0.190     6.717    pool_out_reg[9]_i_103_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     6.836 r  pool_out[9]_i_65/O
                         net (fo=1, unplaced)         0.256     7.092    pool_out[9]_i_65_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     7.356 r  pool_out_reg[9]_i_17/O[2]
                         net (fo=3, unplaced)         0.262     7.618    pool_out_reg[9]_i_17_n_5
                         LUT3 (Prop_lut3_I2_O)        0.126     7.744 r  pool_out[5]_i_10/O
                         net (fo=3, unplaced)         0.262     8.006    pool_out[5]_i_10_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     8.049 r  pool_out[5]_i_2/O
                         net (fo=1, unplaced)         0.248     8.297    pool_out[5]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     8.484 r  pool_out_reg[5]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.484    pool_out_reg[5]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.592 r  pool_out_reg[9]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     8.592    level6[12]
                         FDCE                                         r  pool_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[6]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.592    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 2.163ns (47.972%)  route 2.346ns (52.028%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT3=4 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.036 r  pool_out[9]_i_1092/O
                         net (fo=1, unplaced)         0.248     5.284    pool_out[9]_i_1092_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.480 r  pool_out_reg[9]_i_682/CO[3]
                         net (fo=1, unplaced)         0.000     5.480    pool_out_reg[9]_i_682_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.588 r  pool_out_reg[9]_i_598/O[0]
                         net (fo=3, unplaced)         0.190     5.778    pool_out_reg[9]_i_598_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     5.897 r  pool_out[9]_i_337/O
                         net (fo=1, unplaced)         0.256     6.153    pool_out[9]_i_337_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     6.417 r  pool_out_reg[9]_i_115/O[2]
                         net (fo=3, unplaced)         0.262     6.679    pool_out_reg[9]_i_115_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     6.805 r  pool_out[5]_i_30/O
                         net (fo=1, unplaced)         0.248     7.053    pool_out[5]_i_30_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     7.240 r  pool_out_reg[5]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.240    pool_out_reg[5]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.348 r  pool_out_reg[9]_i_17/O[0]
                         net (fo=3, unplaced)         0.190     7.538    pool_out_reg[9]_i_17_n_7
                         LUT3 (Prop_lut3_I2_O)        0.119     7.657 r  pool_out[5]_i_12/O
                         net (fo=3, unplaced)         0.262     7.919    pool_out[5]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.962 r  pool_out[5]_i_4/O
                         net (fo=1, unplaced)         0.256     8.218    pool_out[5]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.510 r  pool_out_reg[5]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.510    level6[11]
                         FDCE                                         r  pool_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[5]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 2.135ns (47.647%)  route 2.346ns (52.353%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT3=4 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043     5.036 r  pool_out[9]_i_1092/O
                         net (fo=1, unplaced)         0.248     5.284    pool_out[9]_i_1092_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196     5.480 r  pool_out_reg[9]_i_682/CO[3]
                         net (fo=1, unplaced)         0.000     5.480    pool_out_reg[9]_i_682_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.588 r  pool_out_reg[9]_i_598/O[0]
                         net (fo=3, unplaced)         0.190     5.778    pool_out_reg[9]_i_598_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     5.897 r  pool_out[9]_i_337/O
                         net (fo=1, unplaced)         0.256     6.153    pool_out[9]_i_337_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     6.417 r  pool_out_reg[9]_i_115/O[2]
                         net (fo=3, unplaced)         0.262     6.679    pool_out_reg[9]_i_115_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     6.805 r  pool_out[5]_i_30/O
                         net (fo=1, unplaced)         0.248     7.053    pool_out[5]_i_30_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     7.240 r  pool_out_reg[5]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     7.240    pool_out_reg[5]_i_14_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.348 r  pool_out_reg[9]_i_17/O[0]
                         net (fo=3, unplaced)         0.190     7.538    pool_out_reg[9]_i_17_n_7
                         LUT3 (Prop_lut3_I2_O)        0.119     7.657 r  pool_out[5]_i_12/O
                         net (fo=3, unplaced)         0.262     7.919    pool_out[5]_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.962 r  pool_out[5]_i_4/O
                         net (fo=1, unplaced)         0.256     8.218    pool_out[5]_i_4_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     8.482 r  pool_out_reg[5]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     8.482    level6[10]
                         FDCE                                         r  pool_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[4]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.350ns  (logic 2.187ns (50.288%)  route 2.162ns (49.712%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT3=3 LUT4=1 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     5.036 r  pool_out[9]_i_1096/O
                         net (fo=1, unplaced)         0.000     5.036    pool_out[9]_i_1096_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     5.303 r  pool_out_reg[9]_i_682/O[2]
                         net (fo=3, unplaced)         0.262     5.565    pool_out_reg[9]_i_682_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     5.691 r  pool_out[5]_i_94/O
                         net (fo=1, unplaced)         0.248     5.939    pool_out[5]_i_94_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.126 r  pool_out_reg[5]_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     6.126    pool_out_reg[5]_i_58_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.234 r  pool_out_reg[9]_i_115/O[0]
                         net (fo=3, unplaced)         0.190     6.424    pool_out_reg[9]_i_115_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     6.543 r  pool_out[5]_i_32/O
                         net (fo=1, unplaced)         0.256     6.799    pool_out[5]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     7.063 r  pool_out_reg[5]_i_14/O[2]
                         net (fo=3, unplaced)         0.262     7.325    pool_out_reg[5]_i_14_n_5
                         LUT3 (Prop_lut3_I2_O)        0.126     7.451 r  pool_out[1]_i_19/O
                         net (fo=3, unplaced)         0.262     7.713    pool_out[1]_i_19_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.756 r  pool_out[1]_i_3/O
                         net (fo=1, unplaced)         0.248     8.004    pool_out[1]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     8.191 r  pool_out_reg[1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.191    pool_out_reg[1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159     8.350 r  pool_out_reg[5]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     8.350    level6[9]
                         FDCE                                         r  pool_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[3]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 2.136ns (49.698%)  route 2.162ns (50.302%))
  Logic Levels:           12  (CARRY4=6 IBUF=1 LUT3=3 LUT4=1 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     5.036 r  pool_out[9]_i_1096/O
                         net (fo=1, unplaced)         0.000     5.036    pool_out[9]_i_1096_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     5.303 r  pool_out_reg[9]_i_682/O[2]
                         net (fo=3, unplaced)         0.262     5.565    pool_out_reg[9]_i_682_n_5
                         LUT3 (Prop_lut3_I1_O)        0.126     5.691 r  pool_out[5]_i_94/O
                         net (fo=1, unplaced)         0.248     5.939    pool_out[5]_i_94_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.126 r  pool_out_reg[5]_i_58/CO[3]
                         net (fo=1, unplaced)         0.000     6.126    pool_out_reg[5]_i_58_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.234 r  pool_out_reg[9]_i_115/O[0]
                         net (fo=3, unplaced)         0.190     6.424    pool_out_reg[9]_i_115_n_7
                         LUT3 (Prop_lut3_I1_O)        0.119     6.543 r  pool_out[5]_i_32/O
                         net (fo=1, unplaced)         0.256     6.799    pool_out[5]_i_32_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     7.063 r  pool_out_reg[5]_i_14/O[2]
                         net (fo=3, unplaced)         0.262     7.325    pool_out_reg[5]_i_14_n_5
                         LUT3 (Prop_lut3_I2_O)        0.126     7.451 r  pool_out[1]_i_19/O
                         net (fo=3, unplaced)         0.262     7.713    pool_out[1]_i_19_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.756 r  pool_out[1]_i_3/O
                         net (fo=1, unplaced)         0.248     8.004    pool_out[1]_i_3_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     8.191 r  pool_out_reg[1]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     8.191    pool_out_reg[1]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.299 r  pool_out_reg[5]_i_1/O[0]
                         net (fo=1, unplaced)         0.000     8.299    level6[8]
                         FDCE                                         r  pool_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[2]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.299    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.221ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 2.092ns (50.241%)  route 2.072ns (49.759%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=2 LUT4=3 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     5.036 r  pool_out[9]_i_1096/O
                         net (fo=1, unplaced)         0.000     5.036    pool_out[9]_i_1096_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     5.303 r  pool_out_reg[9]_i_682/O[2]
                         net (fo=3, unplaced)         0.395     5.698    pool_out_reg[9]_i_682_n_5
                         LUT4 (Prop_lut4_I1_O)        0.126     5.824 r  pool_out[5]_i_98/O
                         net (fo=1, unplaced)         0.000     5.824    pool_out[5]_i_98_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     5.933 r  pool_out_reg[5]_i_58/O[2]
                         net (fo=2, unplaced)         0.255     6.188    pool_out_reg[5]_i_58_n_5
                         LUT3 (Prop_lut3_I1_O)        0.128     6.316 r  pool_out[1]_i_44/O
                         net (fo=2, unplaced)         0.280     6.596    pool_out[1]_i_44_n_0
                         LUT4 (Prop_lut4_I0_O)        0.126     6.722 r  pool_out[1]_i_47/O
                         net (fo=1, unplaced)         0.000     6.722    pool_out[1]_i_47_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.895 r  pool_out_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.895    pool_out_reg[1]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.003 r  pool_out_reg[5]_i_14/O[0]
                         net (fo=3, unplaced)         0.190     7.193    pool_out_reg[5]_i_14_n_7
                         LUT3 (Prop_lut3_I2_O)        0.119     7.312 r  pool_out[1]_i_21/O
                         net (fo=3, unplaced)         0.262     7.574    pool_out[1]_i_21_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.617 r  pool_out[1]_i_5/O
                         net (fo=1, unplaced)         0.256     7.873    pool_out[1]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     8.165 r  pool_out_reg[1]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     8.165    level6[7]
                         FDCE                                         r  pool_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[1]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  3.221    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 fm[0][1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pool_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.064ns (49.904%)  route 2.072ns (50.096%))
  Logic Levels:           12  (CARRY4=5 IBUF=1 LUT3=2 LUT4=3 LUT5=1)
  Input Delay:            4.000ns
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 11.368 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  4.000     4.000    
                                                      0.000     4.000 r  fm[0][1] (IN)
                         net (fo=0)                   0.000     4.000    fm[0][1]
                         IBUF (Prop_ibuf_I_O)         0.558     4.558 r  pool_out_reg[9]_i_1748/O
                         net (fo=3, unplaced)         0.434     4.993    pool_out_reg[9]_i_1748_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043     5.036 r  pool_out[9]_i_1096/O
                         net (fo=1, unplaced)         0.000     5.036    pool_out[9]_i_1096_n_0
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.267     5.303 r  pool_out_reg[9]_i_682/O[2]
                         net (fo=3, unplaced)         0.395     5.698    pool_out_reg[9]_i_682_n_5
                         LUT4 (Prop_lut4_I1_O)        0.126     5.824 r  pool_out[5]_i_98/O
                         net (fo=1, unplaced)         0.000     5.824    pool_out[5]_i_98_n_0
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.109     5.933 r  pool_out_reg[5]_i_58/O[2]
                         net (fo=2, unplaced)         0.255     6.188    pool_out_reg[5]_i_58_n_5
                         LUT3 (Prop_lut3_I1_O)        0.128     6.316 r  pool_out[1]_i_44/O
                         net (fo=2, unplaced)         0.280     6.596    pool_out[1]_i_44_n_0
                         LUT4 (Prop_lut4_I0_O)        0.126     6.722 r  pool_out[1]_i_47/O
                         net (fo=1, unplaced)         0.000     6.722    pool_out[1]_i_47_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.895 r  pool_out_reg[1]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     6.895    pool_out_reg[1]_i_23_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     7.003 r  pool_out_reg[5]_i_14/O[0]
                         net (fo=3, unplaced)         0.190     7.193    pool_out_reg[5]_i_14_n_7
                         LUT3 (Prop_lut3_I2_O)        0.119     7.312 r  pool_out[1]_i_21/O
                         net (fo=3, unplaced)         0.262     7.574    pool_out[1]_i_21_n_0
                         LUT5 (Prop_lut5_I1_O)        0.043     7.617 r  pool_out[1]_i_5/O
                         net (fo=1, unplaced)         0.256     7.873    pool_out[1]_i_5_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.264     8.137 r  pool_out_reg[1]_i_1/O[2]
                         net (fo=1, unplaced)         0.000     8.137    level6[6]
                         FDCE                                         r  pool_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF (Prop_ibuf_I_O)         0.445    10.445 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.413    10.857    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.072    10.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=10, unplaced)        0.439    11.368    clk_IBUF_BUFG
                         FDCE                                         r  pool_out_reg[0]/C
                         clock pessimism              0.000    11.368    
                         clock uncertainty           -0.035    11.333    
                         FDCE (Setup_fdce_C_D)        0.053    11.386    pool_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.386    
                         arrival time                          -8.137    
  -------------------------------------------------------------------
                         slack                                  3.249    




