
*** Running vivado
    with args -log System_clk_wiz_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_clk_wiz_0_1.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_clk_wiz_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 355.652 ; gain = 102.000
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1.v:70]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_axi_clk_config' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_axi_clk_config.vhd:177]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_axi_lite_ipif' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/System_clk_wiz_0_1_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_slave_attachment' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/System_clk_wiz_0_1_slave_attachment.vhd:236]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_address_decoder' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/System_clk_wiz_0_1_address_decoder.vhd:186]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized0' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized0' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized1' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized1' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized2' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized2' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized3' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized3' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized4' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized4' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized5' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized5' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized6' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized6' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized7' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized7' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized8' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_pselect_f__parameterized8' (1#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_pselect_f.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_address_decoder' (2#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/System_clk_wiz_0_1_address_decoder.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_slave_attachment' (3#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/System_clk_wiz_0_1_slave_attachment.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_axi_lite_ipif' (4#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/axi_lite_ipif_v1_01_a/hdl/src/vhdl/System_clk_wiz_0_1_axi_lite_ipif.vhd:245]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_clk_wiz_drp' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_clk_wiz' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (5#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (6#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (7#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_clk_wiz' (8#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_mmcm_drp' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_mmcm_drp' (9#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_mmcm_pll_drp.v:47]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_clk_wiz_drp' (10#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_clk_wiz_drp.vhd:153]
INFO: [Synth 8-638] synthesizing module 'System_clk_wiz_0_1_soft_reset' [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_soft_reset' (11#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/proc_common_v3_00_a/hdl/src/vhdl/System_clk_wiz_0_1_soft_reset.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1_axi_clk_config' (12#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1_axi_clk_config.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'System_clk_wiz_0_1' (13#1) [c:/Users/jlrei/Documents/SourceTree/EE324_Lab5/EE324_Lab5.srcs/sources_1/bd/System/ip/System_clk_wiz_0_1/System_clk_wiz_0_1.v:70]
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 421.734 ; gain = 168.082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 421.734 ; gain = 168.082
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 765.285 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.285 ; gain = 511.633
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.285 ; gain = 511.633
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 765.285 ; gain = 511.633
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 765.285 ; gain = 511.633
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:01:57 . Memory (MB): peak = 765.285 ; gain = 511.633
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:25 . Memory (MB): peak = 796.313 ; gain = 542.660
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:41 . Memory (MB): peak = 819.832 ; gain = 566.180
Finished Technology Mapping : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 831.398 ; gain = 577.746
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 831.398 ; gain = 577.746
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:46 . Memory (MB): peak = 831.398 ; gain = 577.746
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 831.398 ; gain = 577.746
Finished Renaming Generated Ports : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 831.398 ; gain = 577.746
Finished Handling Custom Attributes : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 831.398 ; gain = 577.746
Finished Renaming Generated Nets : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 831.398 ; gain = 577.746

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    34|
|3     |LUT1       |     3|
|4     |LUT2       |   160|
|5     |LUT3       |   134|
|6     |LUT4       |   153|
|7     |LUT5       |   138|
|8     |LUT6       |   728|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |   135|
|11    |FDRE       |  1415|
|12    |FDSE       |    73|
|13    |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:39 ; elapsed = 00:02:47 . Memory (MB): peak = 831.398 ; gain = 577.746
synth_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:52 . Memory (MB): peak = 831.398 ; gain = 585.453
