.. _cn0561:

CN0561 HDL project
===============================================================================

Overview
-------------------------------------------------------------------------------

The :adi:`AD4134` is a quad channel, low noise, simultaneous sampling,
precision analog-to-digital converter (ADC), based on the continuous time
sigma-delta (CTSD) modulation scheme. This architecture inherently rejects
signals around the ADC aliasing frequency band, giving the device its inherent
antialiasing capability, and removesthe need for a complex external
antialiasing filter.

This device has four independent converter channels in parallel, each with a
CTSD modulator and a digital decimation and filtering path. It enables
simultaneous sampling of four signal sources, with a maximum input bandwidth
of 391.5 kHz. It supports a wide range of ODR frequencies, from 0.01 kSPS to
1496 kSPS wih less than 0.01 SPS adjustment resolution, allowing the user to
granularly vary sampling speed to achieve coherent sampling.

The :adi:`AD4134` supports two device configuration schemes: serial peripheral
interface (SPI) and hardware pin configuration (pin control mode).
The SPI control mode offers access to all the features and configuration
options available on the chip. Pin control mode offers the benefit of
simplifying the device configuration, enabling the device to operate
autonomously after power-up operating in a standalone mode.

The HDL reference design for the EVAL-CN0561 provides all the interfaces that
are necessary to interact with the device using a Xilinx FPGA development
board; to acquire data from the ADC device, supporting continuous data
capture at maximum 1.5 MSPS data rate. However, due to a hardware limitation,
the Cora Z7S variant will only support a maximum data clock of 24MHz,
in contrast with 50MHz supported on the Zedboard.

Supported boards
-------------------------------------------------------------------------------

- :adi:`EVAL-CN0561 <CN0531>`

Supported devices
-------------------------------------------------------------------------------

- :adi:`AD4134`

Supported carriers
-------------------------------------------------------------------------------

- `ZedBoard <https://digilent.com/shop/zedboard-zynq-7000-arm-fpga-soc-development-board>`__ on FMC slot
- `Cora Z7S <https://digilent.com/shop/cora-z7-zynq-7000-single-core-for-arm-fpga-soc-development>`__ on Arduino type headers
- :intel:`DE10-Nano <content/www/us/en/developer/topic-technology/edge-5g/hardware/fpga-de10-nano.html>`
  on Arduino type headers

Block design
-------------------------------------------------------------------------------

The reference design uses the SPI Engine Framework to interface with
the AD4134 ADC and only supports the slave mode with both DCLK and ODR
generated by the FPGA. The device sends data on the 4 DIN bits.

Block diagram
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

The data path and clock domains are depicted in the below diagrams:

.. image:: cn0561_hdl.svg
   :width: 800
   :align: center
   :alt: CN0561/ZED/Cora Z7S block diagram *

.. admonition:: Legend
   :class: note

   ``*`` The block design for Cora Z7S remains the same, the only
   difference is the data clock frequency of 24MHz.

Jumper setup
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :widths: 15 5 45
   :header-rows: 1

   * - Jumper/Solder link
     - Position
     - Description
   * - P10
     - Mounted
     - MODE (Slave) and DEC0/DCLKIO (DCLK Input)
   * - P13
     - 1-2
     - Current sources and fault protection powered from board ±15V sources
   * - P15
     - 1-2
     - Current sources and fault protection powered from board ±15V sources

CPU/Memory interconnects addresses
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

The addresses are dependent on the architecture of the FPGA, having an offset
added to the base address from HDL(see more at :ref:`architecture cpu-intercon-addr`).

========================  ===============
Instance                  Zynq/DE10-Nano*
========================  ===============
spi_cn0561_axi_regmap     0x44A0_0000
axi_cn0561_dma            0x44A3_0000
odr_generator             0x44B0_0000
axi_cn0561_clkgen         0x44B1_0000
axi_dmac_0*               0x0002_0000
axi_spi_engine_0*         0x0003_0000
odr_generator*            0x0004_0000
========================  ===============

.. admonition:: Legend
   :class: note

   ``*`` instantiated only for DE10-Nano

I2C connections
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table:: ZedBoard
   :widths: 20 20 20 20 20
   :header-rows: 1

   * - I2C type
     - I2C manager instance
     - Alias
     - Address
     - I2C subordinate
   * - PL
     - iic_fmc
     - axi_iic_fmc
     - 0x4162_0000
     - M24C02
   * - PL
     - iic_main
     - axi_iic_main
     - 0x4160_0000
     - ---

.. list-table:: CoraZ7S
   :widths: 20 20 20 20 20
   :header-rows: 1

   * - I2C type
     - I2C manager instance
     - Alias
     - Address
     - I2C subordinate
   * - PL
     - iic_ard
     - axi_ard_fmc
     - 0x4160_0000
     - M24C02

SPI connections
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

.. list-table::
   :widths: 25 25 25 25
   :header-rows: 1

   * - SPI type
     - SPI manager instance
     - SPI subordinate
     - CS
   * - PS
     - SPI 0
     - AD4134
     - 0

GPIOs
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

The Software GPIO number is calculated as follows:

- Zynq-7000: if PS7 is used, then offset is 54

.. list-table::
   :widths: 25 25 25 25
   :header-rows: 2

   * - GPIO signal
     - Direction
     - HDL GPIO EMIO
     - Software GPIO
   * -
     - (from FPGA view)
     -
     - Zynq-7000
   * - cn0561_gpio[7:4]
     - INOUT
     - 42:39
     - 96:93
   * - cn0561_gpio[2:0]
     - INOUT
     - 38:36
     - 92:90
   * - cn0561_pinbspi
     - INOUT
     - 35
     - 89
   * - cn0561_mode
     - INOUT
     - 34
     - 88
   * - cn0561_pdn
     - INOUT
     - 33
     - 87
   * - cn0561_resetn
     - INOUT
     - 32
     - 86

Interrupts
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

Below are the Programmable Logic interrupts used in this project.

=============== === ========== ===========
Instance name   HDL Linux Zynq Actual Zynq
=============== === ========== ===========
axi_cn0561_dma  13  57         89
spi_cn0561      12  56         88
axi_iic_ard     11  55         87
=============== === ========== ===========

Building the HDL project
-------------------------------------------------------------------------------

The design is built upon ADI's generic HDL reference design framework.
ADI distributes the bit/elf files of these projects as part of the
:dokuwiki:`ADI Kuiper Linux <resources/tools-software/linux-software/kuiper-linux>`.
If you want to build the sources, ADI makes them available on the
:git-hdl:`HDL repository </>`. To get the source you must
`clone <https://git-scm.com/book/en/v2/Git-Basics-Getting-a-Git-Repository>`__
the HDL repository, and then build the project as follows:.

**Linux/Cygwin/WSL**

.. shell::

   $cd hdl/projects/cn0561/zed
   $make

A more comprehensive build guide can be found in the :ref:`build_hdl`
user guide.

Resources
-------------------------------------------------------------------------------

Hardware related
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- Product datasheet: :adi:`AD4134`

HDL related
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- :git-hdl:`CN0561 HDL project source code <projects/cn0561>`

.. list-table::
   :widths: 30 35 35
   :header-rows: 1

   * - IP name
     - Source code link
     - Documentation link
   * - AXI_CLKGEN
     - :git-hdl:`library/axi_clkgen`
     - :ref:`axi_clkgen`
   * - AXI_DMAC
     - :git-hdl:`library/axi_dmac`
     - :ref:`axi_dmac`
   * - AXI_HDMI_TX **
     - :git-hdl:`library/axi_hdmi_tx`
     - :ref:`axi_hdmi_tx`
   * - AXI_I2S_ADI *
     - :git-hdl:`library/axi_i2s_adi`
     - ---
   * - AXI_PWM_GEN
     - :git-hdl:`library/axi_pwm_gen`
     - :ref:`axi_pwm_gen`
   * - AXI_SDDIF_TX *
     - :git-hdl:`library/axi_spdif_tx`
     - ---
   * - AXI_SYSID
     - :git-hdl:`library/axi_sysid`
     - :ref:`axi_sysid`
   * - AXI_SPI_ENGINE
     - :git-hdl:`library/spi_engine/axi_spi_engine`
     - :ref:`spi_engine axi`
   * - SPI_ENGINE_EXECUTION
     - :git-hdl:`library/spi_engine/spi_engine_execution`
     - :ref:`spi_engine execution`
   * - SPI_ENGINE_INTERCONNECT
     - :git-hdl:`library/spi_engine/spi_engine_interconnect`
     - :ref:`spi_engine interconnect`
   * - SPI_ENGINE_OFFLOAD
     - :git-hdl:`library/spi_engine/spi_engine_offload`
     - :ref:`spi_engine offload`
   * - AXI_SYSID_ROM
     - :git-hdl:`library/sysid_rom`
     - :ref:`axi_sysid`
   * - UTIL_I2C_MIXER *
     - :git-hdl:`library/util_i2c_mixer`
     - ---

.. admonition:: Legend
   :class: note

   - ``*``  instantiated only for Zed carrier
   - ``**`` instantiated only for Zed and DE10-Nano carriers

- :ref:`SPI Engine Framework documentation <spi_engine>`

Software related
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

- :git-no-os:`CN0561 No-OS project source code <projects/cn0561>`
- :git-no-os:`AD4134/AD7134 No-OS Driver source code <drivers/adc/ad713x>`
- :dokuwiki:`AD4134/AD7134 No-OS Driver documentation <resources/tools-software/uc-drivers/ad713x>`

.. include:: ../common/more_information.rst

.. include:: ../common/support.rst
