/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "Freescale i.MX6 ULL 14x14 EVK Board";
	compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
	};

	memory {
		reg = <0x80000000 0x20000000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x14000000>;
			linux,cma-default;
		};
	};



	pxp_v4l2 {
		compatible = "fsl,imx6ul-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_can_3v3: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "can-3v3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};
    
    adc_vref: fixedregulator {
         compatible = "regulator-fixed";
         regulator-name = "fixed-supply";
         regulator-min-microvolt = <2500000>;
         regulator-max-microvolt = <2500000>;
    }; 
		reg_usb_ltemodule: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "ltemodule-pwr";
			regulator-min-microvolt = <3800000>;
			regulator-max-microvolt = <3800000>;
			gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-boot-on;
		};

		reg_gpio_wifi: regulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "wifi-pwr";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
			regulator-boot-on;
		};

	};
/*
	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		led0: cpu {
			label = "cpu";
			gpios = <&gpio5 1 GPIO_ACTIVE_LOW>;
			default-state = "on";
			linux,default-trigger = "heartbeat";
		};
	};
*/
	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_key>;

		user {
			label = "User Button";
			gpios = <&gpio5 0 GPIO_ACTIVE_HIGH>;
			gpio-key,wakeup;
			linux,code = <KEY_1>;
		};
	};

};

&gpmi{
	status = "disabled";
};
&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <26>;
	status = "okay";
 	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			smsc,disable-energy-detect;
			reg = <0>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can_3v3>;
	status = "disabled";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "disabled";
};








&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x17059 /* SD1 CD */
				MX6UL_PAD_JTAG_MOD__GPIO1_IO10		0x17059 /* WiFi module power */
				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	0x17059 /* LTE Reset */
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID    0x17059 /* USB OTG1 ID */
				MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0x1b0b0 /* LCD_DISP */
			>;
		};

		pinctrl_wifi: wifigrp {
			fsl,pins = <
				MX6UL_PAD_LCD_HSYNC__GPIO3_IO02		0x17059 /* WiFi module power */
			>;
		};



		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL 0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA 0x4001b8b0
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__I2C2_SCL 0x4001b8b0
				MX6UL_PAD_UART5_RX_DATA__I2C2_SDA 0x4001b8b0
			>;
		};
		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__I2C4_SCL 0x4001b8b0
				MX6UL_PAD_UART2_RX_DATA__I2C4_SDA 0x4001b8b0
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__PWM1_OUT   0x110b0
			>;
		};

		pinctrl_qspi: qspigrp {
			fsl,pins = <
				MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK      0x70a1
				MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00 0x70a1
				MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01   0x70a1
				MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02   0x70a1
				MX6UL_PAD_NAND_CLE__QSPI_A_DATA03     0x70a1
				MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B      0x70a1
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	0x17088
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	0x11088
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	0x11088
				MX6UL_PAD_JTAG_TMS__SAI2_MCLK		0x17088
			>;
		};



		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};
		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
				MX6UL_PAD_UART3_RTS_B__GPIO1_IO27       0x1b0b1 /* RS485 RE/DE */
                                
			>;
		};

		pinctrl_uart3dte: uart3dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
				MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	0x1b0b1
				MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart2dte: uart2dtegrp {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	0x1b0b1
				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	0x1b0b1
				MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX   0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX   0x1b0b1
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18       0x1b0b1 /* RS485 RE/DE */
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x17059
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x10071
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170b9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170b9
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CMD__USDHC1_CMD     0x170f9
				MX6UL_PAD_SD1_CLK__USDHC1_CLK     0x100f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x170f9
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
			>;
		};

		pinctrl_usdhc2_8bit: usdhc2grp_8bit {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x10069
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x17059
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x17059
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x17059
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x17059
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x17059
			>;
		};

		pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100b9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170b9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170b9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170b9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170b9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170b9
			>;
		};

		pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {
			fsl,pins = <
				MX6UL_PAD_NAND_RE_B__USDHC2_CLK     0x100f9
				MX6UL_PAD_NAND_WE_B__USDHC2_CMD     0x170f9
				MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
				MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
				MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
				MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
				MX6UL_PAD_NAND_DATA04__USDHC2_DATA4 0x170f9
				MX6UL_PAD_NAND_DATA05__USDHC2_DATA5 0x170f9
				MX6UL_PAD_NAND_DATA06__USDHC2_DATA6 0x170f9
				MX6UL_PAD_NAND_DATA07__USDHC2_DATA7 0x170f9
			>;
		};


		pinctrl_ioeye: ioeyegrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03		0x1b0b1  /* Led Red  */
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04		0x1b0b0  /* Led Blue  */
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05		0x1b0b0  /* Led Green */
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01        0x1b0b0  /* WD DONE */
                MX6UL_PAD_GPIO1_IO02__GPIO1_IO02        0x1b0b0  /* WD WAKE */
				MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28        0x1b0b0  /* DO 1 */
                MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29        0x1b0b0  /* DO 2 */	
				MX6UL_PAD_NAND_DQS__GPIO4_IO16		0x1b0b0  /*  CLR */
				MX6UL_PAD_NAND_CE1_B__GPIO4_IO14		0x1b0b0  /* LDAC */
				MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02  0x17081 /* TECHO 01 */ 
                MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01  0x17081 /* TECHO 02 */ 

			>;
		};
		
		pinctrl_ioeye_adc_en: ioeye_adc_engrp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08		0x1b0b0  /* A1 EN  */
				MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10		0x1b0b0  /* A2 EN  */
                MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15		0x1b0b0  /* A3 EN  */
				MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09		0x1b0b0  /* A4 EN  */
				MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11		0x1b0b0  /* A5 EN  */
                MX6UL_PAD_LCD_DATA16__GPIO3_IO21		0x1b0b0  /* A6 EN  */
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08		0x1b0b0  /* A7 EN  */
                MX6UL_PAD_GPIO1_IO09__GPIO1_IO09		0x1b0b0  /* A8 EN  */
        
			>;
		};
    pinctrl_ecspi2_1: ecspi2grp-1 { 
        fsl,pins = <
            MX6UL_PAD_CSI_DATA03__ECSPI2_MISO 0x100b1
      		  MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI 0x100b1
            MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK 0x100b1
        > ;
    } ;
    pinctrl_ecspi2_cs_1: ecspi2_cs_grp-1 { 
        fsl,pins = <
            MX6UL_PAD_LCD_DATA21__GPIO3_IO26   0x100b1 /* output */
        > ;
    } ;
 
		pinctrl_ecspi1_cs: ecspi1cs {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA21__GPIO3_IO26 0x80000000
			>;
		};
		
		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA07__ECSPI1_MISO 0x100b1
				MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI 0x100b1
				MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK 0x100b1
			>;
		};
   
   
 		pinctrl_ecspi4_cs: ecspi4cs {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA21__GPIO3_IO26 0x80000000
			>;
		};
		
		pinctrl_ecspi4: ecspi4grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO 0x100b1
				MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI 0x100b1
				MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK 0x100b1
			>;
		};
   
   
   
   
   
		pinctrl_ecspi2_ad_1: ecspi2_ad_grp-1 { 
			fsl,pins = <
				MX6UL_PAD_LCD_CLK__GPIO3_IO00          0x170b1  /* OS0 */
				MX6UL_PAD_LCD_ENABLE__GPIO3_IO01         0x170b1  /* OS1 */
				MX6UL_PAD_LCD_HSYNC__GPIO3_IO02         0x170b1  /* OS2 */
   	    MX6UL_PAD_LCD_RESET__GPIO3_IO04          0x170b1 /* RANGE */ 
				MX6UL_PAD_LCD_DATA23__GPIO3_IO28          0x170b1 /* CONVST */ 
				MX6UL_PAD_LCD_DATA22__GPIO3_IO27         0x170b1 /* RESET */ 
				MX6UL_PAD_LCD_DATA20__GPIO3_IO25         0x17081 /* BUSY */ 
				MX6UL_PAD_LCD_DATA19__GPIO3_IO24          0x17081 /* FRST */ 
			
			>;
		};
		edt_ft5x06_pins: ft5x06 {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x1b0b0 /* TP INT */
			>;
		};
	};
};







&iomuxc_snvs {
	pinctrl-names = "default_snvs";
	pinctrl-0 = <&pinctrl_hog_2>;
	imx6ul-evk {
		pinctrl_hog_2: hoggrp-2 {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00     0x80000000
				MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09     0x1b0b0 /* enet1 reset */
	
			>;
		};


/*
		pinctrl_leds: ledgrp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA06__GPIO4_IO27 0x1b0b0
			>;
		};
*/
		pinctrl_gpio_key: keygrp {
			fsl,pins = <
				MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0
			>;
		};

	};
};






&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pxp {
	status = "okay";
};

&qspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi>;
	status = "disabled";
	ddrsmp=<0>;

	flash0: n25q256a@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "micron,n25q256a";
		spi-max-frequency = <29000000>;
		spi-nor,ddr-quad-read-dummy = <6>;
		reg = <0>;
	};
};






&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;

	assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
			  <&clks IMX6UL_CLK_SAI2>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <12288000>;

	status = "okay";
};




&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

/*
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};
*/



&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,rs485-gpio-txen = <&gpio1 27 GPIO_ACTIVE_HIGH>;
	linux,rs485-enabled-at-boot-time;
	status = "okay";
};

&usbotg1 {
	dr_mode = "otg";
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbotg2 {
	dr_mode = "host";
	disable-over-current;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc1 {
    pinctrl-names = "default";
    pinctrl-0 = <&pinctrl_usdhc1>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	bus-width = <4>;
	status = "okay";
};


/*
&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio3 2 GPIO_ACTIVE_LOW>;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	bus-width = <4>;
	status = "okay";
};
*/


&ecspi1 {
	compatible = "fsl,imx6ul-ecspi";
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio4 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1 &pinctrl_ecspi1_cs>;
	status = "okay";
	spidev@0x00{
		#address-cellss=<1>;
		#size-cells=<1>;
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <8000000>;
		reg = <0>;
	};
};
/*
&ecspi1 {
	  compatible = "fsl,imx6ul-ecspi";
    fsl,spi-num-chipselects=<1>;
    cs-gpios=<&gpio3 26 0 > ; 
    pinctrl-names="default" ;
    pinctrl-0 = <&pinctrl_ecspi1 
                 &pinctrl_ecspi1_cs
                 &pinctrl_ecspi2_ad_1>;                                
    status = "okay";   
    adc: ad7606@0{ 
        compatible="adi,ad7606-8";
        reg = <0>;
        spi-max-frequency = <3000000>;
        spi-cpol;
        spi-cpha;
        
        interrupts = <25 IRQ_TYPE_EDGE_FALLING>;
        interrupt-parent = <&gpio3>;
        
        conversion-start-gpios = <&gpio3 28 GPIO_ACTIVE_HIGH>;
        reset-gpios = <&gpio3 27 GPIO_ACTIVE_HIGH>;
        first-data-gpios = <&gpio3 24 GPIO_ACTIVE_HIGH>;
        range-gpios = <&gpio3 4 GPIO_ACTIVE_HIGH>;
        oversampling-ratio-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH
                                        &gpio3 1 GPIO_ACTIVE_HIGH
                                        &gpio3 2 GPIO_ACTIVE_HIGH>;                                                     
    };
};
*/





&ecspi4 {
	compatible = "fsl,imx6ul-ecspi";
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio3 26 0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi4 &pinctrl_ecspi4_cs>;
	status = "okay";
	spidev@0x00{
		#address-cellss=<1>;
		#size-cells=<1>;
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <8000000>;
		reg = <0>;
	};
};


/*

&ecspi2 {
	  compatible = "fsl,imx6ul-ecspi";
    fsl,spi-num-chipselects=<1>;
    cs-gpios=<&gpio3 26 0 > ; 
    pinctrl-names="default" ;
    pinctrl-0 = <&pinctrl_ecspi2_1 
                 &pinctrl_ecspi2_cs_1
                 &pinctrl_ecspi2_ad_1>;                                
    status = "okay";   
    adc: ad7606@0{ 
        compatible="adi,ad7606-8";
        reg = <0>;
        spi-max-frequency = <6000000>;
        spi-cpol;
        spi-cpha;
        
        interrupts = <25 IRQ_TYPE_EDGE_FALLING>;
        interrupt-parent = <&gpio3>;
        
        conversion-start-gpios = <&gpio3 28 GPIO_ACTIVE_HIGH>;
        reset-gpios = <&gpio3 27 GPIO_ACTIVE_HIGH>;
        first-data-gpios = <&gpio3 24 GPIO_ACTIVE_HIGH>;
        range-gpios = <&gpio3 4 GPIO_ACTIVE_HIGH>;
        oversampling-ratio-gpios = <&gpio3 0 GPIO_ACTIVE_HIGH
                                        &gpio3 1 GPIO_ACTIVE_HIGH
                                        &gpio3 2 GPIO_ACTIVE_HIGH>;                                                     
    };
};

*/


&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	non-removable;
	status = "disabled";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&wdog1 {
	status = "okay";
};
