//
// Written by Synplify Pro 
// Product Version "Q-2020.03M-SP1"
// Program "Synplify Pro", Mapper "map202003act, Build 160R"
// Sun Feb 28 21:39:57 2021
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\j:\liberosoc\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\j:\liberosoc\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\j:\liberosoc\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\j:\liberosoc\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\j:\liberosoc\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\j:\liberosoc\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\j:\liberosoc\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\j:\liberosoc\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\j:\liberosoc\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\synchronizer.vhd "
// file 10 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\spi_master.vhd "
// file 11 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 12 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 13 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 14 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb_sb\ccc_0\sb_sb_ccc_0_fccc.vhd "
// file 15 "\j:\liberosoc\synplifypro\lib\generic\smartfusion2.vhd "
// file 16 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 17 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb_sb_mss\sb_sb_mss_syn.vhd "
// file 18 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 19 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\hdl\stamp.vhd "
// file 20 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 21 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 22 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb_sb\fabosc_0\sb_sb_fabosc_0_osc.vhd "
// file 23 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb_sb_mss\sb_sb_mss.vhd "
// file 24 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb_sb\sb_sb.vhd "
// file 25 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\component\work\sb\sb.vhd "
// file 26 "\j:\liberosoc\synplifypro\lib\nlconst.dat "
// file 27 "\c:\users\jl\source\repos\hermess\hermess-microcontroller\designer\sb\synthesis.fdc "

`timescale 100 ps/100 ps
module sb_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  sb_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output sb_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire sb_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @14:103
  CLKINT GL0_INST (
	.Y(sb_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
//@24:522
// @14:106
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000045174000318C6318C1F18C61EC0404040400101;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sb_sb_CCC_0_FCCC */

module COREAPB3_MUXPTOB3 (
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  sb_sb_0_STAMP_PRDATA,
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY,
  sb_sb_0_STAMP_PREADY,
  sb_sb_0_STAMP_PSELx
)
;
output [31:0] sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [31:0] sb_sb_0_STAMP_PRDATA ;
output sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
input sb_sb_0_STAMP_PREADY ;
input sb_sb_0_STAMP_PSELx ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire sb_sb_0_STAMP_PREADY ;
wire sb_sb_0_STAMP_PSELx ;
wire GND ;
wire VCC ;
// @11:96
  CFG2 \PRDATA[0]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[0]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA[0] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[1]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[1]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[2]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[2]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[3]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[3]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[4]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[4]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[5]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[5]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[6]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[6]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[7]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[7]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[8]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[8]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[8])
);
defparam \PRDATA[8] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[9]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[9]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[9])
);
defparam \PRDATA[9] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[10]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[10]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[10])
);
defparam \PRDATA[10] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[11]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[11]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11])
);
defparam \PRDATA[11] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[12]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[12]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12])
);
defparam \PRDATA[12] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[13]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[13]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13])
);
defparam \PRDATA[13] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[14]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[14]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14])
);
defparam \PRDATA[14] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[15]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[15]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[15])
);
defparam \PRDATA[15] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[16]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[16]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[16])
);
defparam \PRDATA[16] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[17]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[17]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[17])
);
defparam \PRDATA[17] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[18]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[18]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[18])
);
defparam \PRDATA[18] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[19]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[19]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[19])
);
defparam \PRDATA[19] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[20]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[20]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[20])
);
defparam \PRDATA[20] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[21]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[21]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21])
);
defparam \PRDATA[21] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[22]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[22]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[22])
);
defparam \PRDATA[22] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[23]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[23]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23])
);
defparam \PRDATA[23] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[24]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[24]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[24])
);
defparam \PRDATA[24] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[25]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[25]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[25])
);
defparam \PRDATA[25] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[26]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[26]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26])
);
defparam \PRDATA[26] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[27]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[27]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[27])
);
defparam \PRDATA[27] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[28]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[28]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[28])
);
defparam \PRDATA[28] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[29]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[29]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[29])
);
defparam \PRDATA[29] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[30]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[30]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30])
);
defparam \PRDATA[30] .INIT=4'h8;
// @11:96
  CFG2 \PRDATA[31]  (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PRDATA[31]),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31])
);
defparam \PRDATA[31] .INIT=4'h8;
// @11:96
  CFG2 PREADY_0 (
	.A(sb_sb_0_STAMP_PSELx),
	.B(sb_sb_0_STAMP_PREADY),
	.Y(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY)
);
defparam PREADY_0.INIT=4'hD;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  sb_sb_0_STAMP_PRDATA,
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  STAMP_PADDRS,
  sb_sb_0_STAMP_PREADY,
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY,
  sb_sb_0_STAMP_PSELx,
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input [31:0] sb_sb_0_STAMP_PRDATA ;
output [31:0] sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] STAMP_PADDRS ;
input sb_sb_0_STAMP_PREADY ;
output sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
output sb_sb_0_STAMP_PSELx ;
input sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire sb_sb_0_STAMP_PREADY ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire sb_sb_0_STAMP_PSELx ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire [0:0] iPSELS_raw_0_a2_1_Z;
wire GND ;
wire VCC ;
// @20:647
  CFG2 \iPSELS_raw_0_a2_1[0]  (
	.A(STAMP_PADDRS[14]),
	.B(STAMP_PADDRS[13]),
	.Y(iPSELS_raw_0_a2_1_Z[0])
);
defparam \iPSELS_raw_0_a2_1[0] .INIT=4'h1;
// @20:647
  CFG4 \iPSELS_raw_0_a2[0]  (
	.A(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(STAMP_PADDRS[15]),
	.C(STAMP_PADDRS[12]),
	.D(iPSELS_raw_0_a2_1_Z[0]),
	.Y(sb_sb_0_STAMP_PSELx)
);
defparam \iPSELS_raw_0_a2[0] .INIT=16'h0200;
// @20:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.sb_sb_0_STAMP_PRDATA(sb_sb_0_STAMP_PRDATA[31:0]),
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.sb_sb_0_STAMP_PREADY(sb_sb_0_STAMP_PREADY),
	.sb_sb_0_STAMP_PSELx(sb_sb_0_STAMP_PSELx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreResetP (
  sb_sb_0_MSS_READY,
  FIC_2_APB_M_PRESET_N,
  MSS_RESET_N_M2F,
  POWER_ON_RESET_N,
  sb_sb_0_FIC_0_CLK
)
;
output sb_sb_0_MSS_READY ;
input FIC_2_APB_M_PRESET_N ;
input MSS_RESET_N_M2F ;
input POWER_ON_RESET_N ;
input sb_sb_0_FIC_0_CLK ;
wire sb_sb_0_MSS_READY ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_RESET_N_M2F ;
wire POWER_ON_RESET_N ;
wire sb_sb_0_FIC_0_CLK ;
wire mss_ready_select_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire GND ;
wire mss_ready_state_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire RESET_N_M2F_q1_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire N_99 ;
wire N_98 ;
wire N_97 ;
wire N_96 ;
wire N_95 ;
wire N_94 ;
wire N_93 ;
wire N_92 ;
wire N_91 ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire N_87 ;
wire N_86 ;
wire N_85 ;
wire N_84 ;
wire N_83 ;
wire N_82 ;
wire N_81 ;
wire N_80 ;
wire N_79 ;
wire N_78 ;
wire N_77 ;
wire N_76 ;
wire N_75 ;
wire N_74 ;
wire N_73 ;
wire N_72 ;
wire N_71 ;
wire N_70 ;
wire N_69 ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire N_65 ;
wire N_64 ;
wire N_63 ;
wire N_62 ;
wire N_61 ;
wire N_60 ;
wire N_59 ;
wire N_58 ;
wire N_57 ;
wire N_56 ;
wire N_55 ;
wire N_54 ;
wire N_53 ;
wire N_52 ;
wire N_51 ;
wire N_50 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
// @21:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:608
  SLE MSS_HPMS_READY_int (
	.Q(sb_sb_0_MSS_READY),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @21:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module sb_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @22:53
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sb_sb_FABOSC_0_OSC */

module sb_sb_MSS (
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  sb_sb_0_STAMP_PWDATA,
  STAMP_PADDRS,
  sb_sb_0_STAMP_PADDR,
  sb_sb_0_FIC_0_CLK,
  RXSM_SODS_c,
  RXSM_SOE_c,
  RXSM_LO_c,
  FIC_0_LOCK,
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY,
  STAMP_0_new_avail,
  LED_RECORDING_c,
  LED_HEARTBEAT_c,
  MSS_RESET_N_M2F,
  sb_sb_0_STAMP_PWRITE,
  sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  sb_sb_0_STAMP_PENABLE,
  FIC_2_APB_M_PRESET_N,
  sb_sb_0_GPIO_3_M2F,
  DAPI_RX,
  DAPI_TX,
  TM_RX,
  TM_TX,
  SPI_DATASTORAGE_CLK,
  SPI_DATASTORAGE_DI,
  SPI_DATASTORAGE_DO,
  SPI_DATASTORAGE_SS0
)
;
input [31:0] sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [31:0] sb_sb_0_STAMP_PWDATA ;
output [15:12] STAMP_PADDRS ;
output [7:0] sb_sb_0_STAMP_PADDR ;
input sb_sb_0_FIC_0_CLK ;
input RXSM_SODS_c ;
input RXSM_SOE_c ;
input RXSM_LO_c ;
input FIC_0_LOCK ;
input sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
input STAMP_0_new_avail ;
output LED_RECORDING_c ;
output LED_HEARTBEAT_c ;
output MSS_RESET_N_M2F ;
output sb_sb_0_STAMP_PWRITE ;
output sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output sb_sb_0_STAMP_PENABLE ;
output FIC_2_APB_M_PRESET_N ;
output sb_sb_0_GPIO_3_M2F ;
input DAPI_RX ;
output DAPI_TX ;
input TM_RX ;
output TM_TX ;
inout SPI_DATASTORAGE_CLK /* synthesis syn_tristate = 1 */ ;
input SPI_DATASTORAGE_DI ;
output SPI_DATASTORAGE_DO ;
inout SPI_DATASTORAGE_SS0 /* synthesis syn_tristate = 1 */ ;
wire sb_sb_0_FIC_0_CLK ;
wire RXSM_SODS_c ;
wire RXSM_SOE_c ;
wire RXSM_LO_c ;
wire FIC_0_LOCK ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire STAMP_0_new_avail ;
wire LED_RECORDING_c ;
wire LED_HEARTBEAT_c ;
wire MSS_RESET_N_M2F ;
wire sb_sb_0_STAMP_PWRITE ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire sb_sb_0_STAMP_PENABLE ;
wire FIC_2_APB_M_PRESET_N ;
wire sb_sb_0_GPIO_3_M2F ;
wire DAPI_RX ;
wire DAPI_TX ;
wire TM_RX ;
wire TM_TX ;
wire SPI_DATASTORAGE_CLK ;
wire SPI_DATASTORAGE_DI ;
wire SPI_DATASTORAGE_DO ;
wire SPI_DATASTORAGE_SS0 ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:8] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire SPI_0_SS0_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI_0_DI_PAD_Y ;
wire SPI_0_CLK_PAD_Y ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT ;
wire MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE ;
wire MSS_ADLIB_INST_MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire MSS_ADLIB_INST_MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire MMUART_1_RXD_PAD_Y ;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART_0_RXD_PAD_Y ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire GPIO_4_M2F ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
// @23:1363
  BIBUF SPI_0_SS0_PAD (
	.Y(SPI_0_SS0_PAD_Y),
	.PAD(SPI_DATASTORAGE_SS0),
	.D(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE)
);
// @23:1354
  TRIBUFF SPI_0_DO_PAD (
	.PAD(SPI_DATASTORAGE_DO),
	.D(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.E(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE)
);
// @23:1346
  INBUF SPI_0_DI_PAD (
	.Y(SPI_0_DI_PAD_Y),
	.PAD(SPI_DATASTORAGE_DI)
);
// @23:1335
  BIBUF SPI_0_CLK_PAD (
	.Y(SPI_0_CLK_PAD_Y),
	.PAD(SPI_DATASTORAGE_CLK),
	.D(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.E(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE)
);
// @23:823
  TRIBUFF MMUART_1_TXD_PAD (
	.PAD(TM_TX),
	.D(MSS_ADLIB_INST_MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.E(MSS_ADLIB_INST_MMUART1_TXD_USBC_DATA2_MGPIO24B_OE)
);
// @23:815
  INBUF MMUART_1_RXD_PAD (
	.Y(MMUART_1_RXD_PAD_Y),
	.PAD(TM_RX)
);
// @23:806
  TRIBUFF MMUART_0_TXD_PAD (
	.PAD(DAPI_TX),
	.D(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.E(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE)
);
// @23:798
  INBUF MMUART_0_RXD_PAD (
	.Y(MMUART_0_RXD_PAD_Y),
	.PAD(DAPI_RX)
);
// @23:832
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(sb_sb_0_GPIO_3_M2F),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(GPIO_4_M2F),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:16], STAMP_PADDRS[15:12], FIC_0_APB_M_PADDR[11:8], sb_sb_0_STAMP_PADDR[7:0]}),
	.F_HM0_ENABLE(sb_sb_0_STAMP_PENABLE),
	.F_HM0_SEL(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA(sb_sb_0_STAMP_PWDATA[31:0]),
	.F_HM0_WRITE(sb_sb_0_STAMP_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(LED_HEARTBEAT_c),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(LED_RECORDING_c),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, STAMP_0_new_avail}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.F_HM0_READY(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(RXSM_LO_c),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(RXSM_SOE_c),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(RXSM_SODS_c),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(sb_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(MMUART_0_RXD_PAD_Y),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(MMUART_1_RXD_PAD_Y),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(SPI_0_CLK_PAD_Y),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(SPI_0_DI_PAD_Y),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(SPI_0_SS0_PAD_Y),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MSS_ADLIB_INST_MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MSS_ADLIB_INST_MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MSS_ADLIB_INST_MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(MSS_ADLIB_INST_SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(MSS_ADLIB_INST_SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(MSS_ADLIB_INST_SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000003612000000000000000036100080000000000000000000000000000000000000000000000000000000000001203610000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C804000006092C0000003FFFFE4000000000020100000000F0F01C000001825F04010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sb_sb_MSS */

module sb_sb (
  sb_sb_0_STAMP_PADDR,
  sb_sb_0_STAMP_PWDATA,
  sb_sb_0_STAMP_PRDATA,
  SPI_DATASTORAGE_SS0,
  SPI_DATASTORAGE_DO,
  SPI_DATASTORAGE_DI,
  SPI_DATASTORAGE_CLK,
  TM_TX,
  TM_RX,
  DAPI_TX,
  DAPI_RX,
  sb_sb_0_GPIO_3_M2F,
  sb_sb_0_STAMP_PENABLE,
  sb_sb_0_STAMP_PWRITE,
  LED_HEARTBEAT_c,
  LED_RECORDING_c,
  STAMP_0_new_avail,
  RXSM_LO_c,
  RXSM_SOE_c,
  RXSM_SODS_c,
  sb_sb_0_MSS_READY,
  sb_sb_0_STAMP_PSELx,
  sb_sb_0_STAMP_PREADY,
  sb_sb_0_FIC_0_CLK,
  DEVRST_N,
  POWER_ON_RESET_N
)
;
output [7:0] sb_sb_0_STAMP_PADDR ;
output [31:0] sb_sb_0_STAMP_PWDATA ;
input [31:0] sb_sb_0_STAMP_PRDATA ;
inout SPI_DATASTORAGE_SS0 /* synthesis syn_tristate = 1 */ ;
output SPI_DATASTORAGE_DO ;
input SPI_DATASTORAGE_DI ;
inout SPI_DATASTORAGE_CLK /* synthesis syn_tristate = 1 */ ;
output TM_TX ;
input TM_RX ;
output DAPI_TX ;
input DAPI_RX ;
output sb_sb_0_GPIO_3_M2F ;
output sb_sb_0_STAMP_PENABLE ;
output sb_sb_0_STAMP_PWRITE ;
output LED_HEARTBEAT_c ;
output LED_RECORDING_c ;
input STAMP_0_new_avail ;
input RXSM_LO_c ;
input RXSM_SOE_c ;
input RXSM_SODS_c ;
output sb_sb_0_MSS_READY ;
output sb_sb_0_STAMP_PSELx ;
input sb_sb_0_STAMP_PREADY ;
output sb_sb_0_FIC_0_CLK ;
input DEVRST_N ;
output POWER_ON_RESET_N ;
wire SPI_DATASTORAGE_SS0 ;
wire SPI_DATASTORAGE_DO ;
wire SPI_DATASTORAGE_DI ;
wire SPI_DATASTORAGE_CLK ;
wire TM_TX ;
wire TM_RX ;
wire DAPI_TX ;
wire DAPI_RX ;
wire sb_sb_0_GPIO_3_M2F ;
wire sb_sb_0_STAMP_PENABLE ;
wire sb_sb_0_STAMP_PWRITE ;
wire LED_HEARTBEAT_c ;
wire LED_RECORDING_c ;
wire STAMP_0_new_avail ;
wire RXSM_LO_c ;
wire RXSM_SOE_c ;
wire RXSM_SODS_c ;
wire sb_sb_0_MSS_READY ;
wire sb_sb_0_STAMP_PSELx ;
wire sb_sb_0_STAMP_PREADY ;
wire sb_sb_0_FIC_0_CLK ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire [31:0] sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] STAMP_PADDRS;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY ;
wire sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_RESET_N_M2F ;
wire GND ;
wire VCC ;
// @24:814
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @24:522
  sb_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.sb_sb_0_FIC_0_CLK(sb_sb_0_FIC_0_CLK)
);
// @24:531
  CoreAPB3 CoreAPB3_0 (
	.sb_sb_0_STAMP_PRDATA(sb_sb_0_STAMP_PRDATA[31:0]),
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.STAMP_PADDRS(STAMP_PADDRS[15:12]),
	.sb_sb_0_STAMP_PREADY(sb_sb_0_STAMP_PREADY),
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.sb_sb_0_STAMP_PSELx(sb_sb_0_STAMP_PSELx),
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @24:659
  CoreResetP CORERESETP_0 (
	.sb_sb_0_MSS_READY(sb_sb_0_MSS_READY),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.sb_sb_0_FIC_0_CLK(sb_sb_0_FIC_0_CLK)
);
// @24:755
  sb_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @24:768
  sb_sb_MSS sb_sb_MSS_0 (
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[31:0]),
	.sb_sb_0_STAMP_PWDATA(sb_sb_0_STAMP_PWDATA[31:0]),
	.STAMP_PADDRS(STAMP_PADDRS[15:12]),
	.sb_sb_0_STAMP_PADDR(sb_sb_0_STAMP_PADDR[7:0]),
	.sb_sb_0_FIC_0_CLK(sb_sb_0_FIC_0_CLK),
	.RXSM_SODS_c(RXSM_SODS_c),
	.RXSM_SOE_c(RXSM_SOE_c),
	.RXSM_LO_c(RXSM_LO_c),
	.FIC_0_LOCK(FIC_0_LOCK),
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PREADY),
	.STAMP_0_new_avail(STAMP_0_new_avail),
	.LED_RECORDING_c(LED_RECORDING_c),
	.LED_HEARTBEAT_c(LED_HEARTBEAT_c),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.sb_sb_0_STAMP_PWRITE(sb_sb_0_STAMP_PWRITE),
	.sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(sb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.sb_sb_0_STAMP_PENABLE(sb_sb_0_STAMP_PENABLE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.sb_sb_0_GPIO_3_M2F(sb_sb_0_GPIO_3_M2F),
	.DAPI_RX(DAPI_RX),
	.DAPI_TX(DAPI_TX),
	.TM_RX(TM_RX),
	.TM_TX(TM_TX),
	.SPI_DATASTORAGE_CLK(SPI_DATASTORAGE_CLK),
	.SPI_DATASTORAGE_DI(SPI_DATASTORAGE_DI),
	.SPI_DATASTORAGE_DO(SPI_DATASTORAGE_DO),
	.SPI_DATASTORAGE_SS0(SPI_DATASTORAGE_SS0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sb_sb */

module spi_master (
  spi_tx_data,
  component_state_0,
  spi_rx_data,
  N_294_i,
  enable,
  spi_busy,
  mosi_cl_1z,
  mosi_1_1z,
  AND2_0_Y,
  stamp0_spi_clock_c,
  stamp0_spi_miso_c,
  sb_sb_0_FIC_0_CLK,
  AND2_0_Y_arst
)
;
input [15:0] spi_tx_data ;
input component_state_0 ;
output [15:0] spi_rx_data ;
output N_294_i ;
input enable ;
output spi_busy ;
output mosi_cl_1z ;
output mosi_1_1z ;
input AND2_0_Y ;
output stamp0_spi_clock_c ;
input stamp0_spi_miso_c ;
input sb_sb_0_FIC_0_CLK ;
input AND2_0_Y_arst ;
wire component_state_0 ;
wire N_294_i ;
wire enable ;
wire spi_busy ;
wire mosi_cl_1z ;
wire mosi_1_1z ;
wire AND2_0_Y ;
wire stamp0_spi_clock_c ;
wire stamp0_spi_miso_c ;
wire sb_sb_0_FIC_0_CLK ;
wire AND2_0_Y_arst ;
wire [0:0] ss_n_buffer_Z;
wire [15:0] rx_buffer_Z;
wire [15:0] tx_buffer_Z;
wire [15:0] tx_buffer_RNO_Z;
wire [0:0] state_Z;
wire [31:0] count_Z;
wire [31:0] count_lm;
wire [5:0] clk_toggles_Z;
wire [5:0] clk_toggles_s;
wire [4:0] clk_toggles_cry;
wire [0:0] clk_toggles_RNIKCA21_Y;
wire [1:1] clk_toggles_RNIOPCL1_Y;
wire [2:2] clk_toggles_RNIT7F82_Y;
wire [3:3] clk_toggles_RNI3NHR2_Y;
wire [5:5] clk_toggles_RNO_FCO;
wire [5:5] clk_toggles_RNO_Y;
wire [4:4] clk_toggles_RNIA7KE3_Y;
wire [30:1] count_cry_Z;
wire [30:1] count_s;
wire [30:1] count_cry_Y;
wire [31:31] count_s_FCO;
wire [31:31] count_s_Z;
wire [31:31] count_s_Y;
wire GND ;
wire N_136_i ;
wire VCC ;
wire rx_buffer_0_sqmuxa_1 ;
wire N_454 ;
wire un1_reset_n_inv_2_i ;
wire N_450 ;
wire N_394 ;
wire N_391 ;
wire N_390 ;
wire N_341 ;
wire N_340 ;
wire N_338 ;
wire N_94_i ;
wire sclk_buffer_6 ;
wire assert_data_Z ;
wire N_18_i ;
wire mosi_1_2 ;
wire busy_7 ;
wire N_24_i ;
wire N_93_i ;
wire N_36_i ;
wire clk_toggles_cry_cy ;
wire un10_count_0_a2_0_a4_RNIH08F_S ;
wire un10_count_0_a2_0_a4_RNIH08F_Y ;
wire un10_count_i ;
wire count_s_274_FCO ;
wire count_s_274_S ;
wire count_s_274_Y ;
wire un7_count_NE_i ;
wire un7_count_NE_13_Z ;
wire N_309 ;
wire rx_buffer_0_sqmuxa_1_0_a2_3_a4_1_Z ;
wire mosi_1_2_0_a2_0_a4_0_Z ;
wire un7_count_NE_23_Z ;
wire un7_count_NE_21_Z ;
wire un7_count_NE_20_Z ;
wire un7_count_NE_19_Z ;
wire un7_count_NE_18_Z ;
wire un7_count_NE_17_Z ;
wire un7_count_NE_16_Z ;
wire N_494_3 ;
wire N_300 ;
wire mosi_cl_4_i_0_1_Z ;
wire un7_count_NE_27_Z ;
wire sclk_buffer_0_sqmuxa ;
wire un7_count_NE_28_Z ;
wire N_301 ;
wire N_648 ;
wire N_255 ;
wire N_254 ;
wire N_69 ;
wire N_68 ;
// @10:74
  SLE \ss_n_buffer[0]  (
	.Q(ss_n_buffer_Z[0]),
	.ADn(GND),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_136_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[1]  (
	.Q(rx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[2]  (
	.Q(rx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[3]  (
	.Q(rx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[4]  (
	.Q(rx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[5]  (
	.Q(rx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[6]  (
	.Q(rx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[7]  (
	.Q(rx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[8]  (
	.Q(rx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[9]  (
	.Q(rx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[10]  (
	.Q(rx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[11]  (
	.Q(rx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[12]  (
	.Q(rx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[13]  (
	.Q(rx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[14]  (
	.Q(rx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[15]  (
	.Q(rx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[2]  (
	.Q(tx_buffer_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_454),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[3]  (
	.Q(tx_buffer_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_450),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[4]  (
	.Q(tx_buffer_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_394),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[5]  (
	.Q(tx_buffer_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[5]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[6]  (
	.Q(tx_buffer_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_391),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[7]  (
	.Q(tx_buffer_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_390),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[8]  (
	.Q(tx_buffer_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[8]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[9]  (
	.Q(tx_buffer_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_341),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[10]  (
	.Q(tx_buffer_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_340),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[11]  (
	.Q(tx_buffer_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_338),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[12]  (
	.Q(tx_buffer_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[12]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[13]  (
	.Q(tx_buffer_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[13]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[14]  (
	.Q(tx_buffer_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[14]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[15]  (
	.Q(tx_buffer_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[15]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_buffer[0]  (
	.Q(rx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(stamp0_spi_miso_c),
	.EN(rx_buffer_0_sqmuxa_1),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[3]  (
	.Q(spi_rx_data[3]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[3]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[4]  (
	.Q(spi_rx_data[4]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[4]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[5]  (
	.Q(spi_rx_data[5]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[5]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[6]  (
	.Q(spi_rx_data[6]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[6]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[7]  (
	.Q(spi_rx_data[7]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[7]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[8]  (
	.Q(spi_rx_data[8]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[8]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[9]  (
	.Q(spi_rx_data[9]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[9]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[10]  (
	.Q(spi_rx_data[10]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[10]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[11]  (
	.Q(spi_rx_data[11]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[11]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[12]  (
	.Q(spi_rx_data[12]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[12]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[13]  (
	.Q(spi_rx_data[13]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[13]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[14]  (
	.Q(spi_rx_data[14]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[14]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[15]  (
	.Q(spi_rx_data[15]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[15]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[0]  (
	.Q(tx_buffer_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[0]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \tx_buffer[1]  (
	.Q(tx_buffer_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_RNO_Z[1]),
	.EN(un1_reset_n_inv_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[0]  (
	.Q(spi_rx_data[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[0]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[1]  (
	.Q(spi_rx_data[1]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[1]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \rx_data[2]  (
	.Q(spi_rx_data[2]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(rx_buffer_Z[2]),
	.EN(N_94_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE sclk_buffer (
	.Q(stamp0_spi_clock_c),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sclk_buffer_6),
	.EN(AND2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE assert_data (
	.Q(assert_data_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_18_i),
	.EN(AND2_0_Y),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE mosi_1 (
	.Q(mosi_1_1z),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(tx_buffer_Z[15]),
	.EN(mosi_1_2),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \state[0]  (
	.Q(state_Z[0]),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE mosi_cl (
	.Q(mosi_cl_1z),
	.ADn(VCC),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE busy (
	.Q(spi_busy),
	.ADn(GND),
	.ALn(AND2_0_Y_arst),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(busy_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[0]  (
	.Q(count_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[0]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[1]  (
	.Q(count_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[1]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[2]  (
	.Q(count_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[2]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[3]  (
	.Q(count_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[3]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[4]  (
	.Q(count_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[4]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[5]  (
	.Q(count_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[5]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[6]  (
	.Q(count_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[6]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[7]  (
	.Q(count_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[7]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[8]  (
	.Q(count_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[8]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[9]  (
	.Q(count_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[9]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[10]  (
	.Q(count_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[10]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[11]  (
	.Q(count_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[11]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[12]  (
	.Q(count_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[12]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[13]  (
	.Q(count_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[13]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[14]  (
	.Q(count_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[14]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[15]  (
	.Q(count_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[15]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[16]  (
	.Q(count_Z[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[16]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[17]  (
	.Q(count_Z[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[17]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[18]  (
	.Q(count_Z[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[18]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[19]  (
	.Q(count_Z[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[19]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[20]  (
	.Q(count_Z[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[20]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[21]  (
	.Q(count_Z[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[21]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[22]  (
	.Q(count_Z[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[22]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[23]  (
	.Q(count_Z[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[23]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[24]  (
	.Q(count_Z[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[24]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[25]  (
	.Q(count_Z[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[25]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[26]  (
	.Q(count_Z[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[26]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[27]  (
	.Q(count_Z[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[27]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[28]  (
	.Q(count_Z[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[28]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[29]  (
	.Q(count_Z[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[29]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[30]  (
	.Q(count_Z[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[30]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \count[31]  (
	.Q(count_Z[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(count_lm[31]),
	.EN(N_93_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \clk_toggles[0]  (
	.Q(clk_toggles_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(clk_toggles_s[0]),
	.EN(N_36_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \clk_toggles[1]  (
	.Q(clk_toggles_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(clk_toggles_s[1]),
	.EN(N_36_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \clk_toggles[2]  (
	.Q(clk_toggles_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(clk_toggles_s[2]),
	.EN(N_36_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \clk_toggles[3]  (
	.Q(clk_toggles_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(clk_toggles_s[3]),
	.EN(N_36_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \clk_toggles[4]  (
	.Q(clk_toggles_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(clk_toggles_s[4]),
	.EN(N_36_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:74
  SLE \clk_toggles[5]  (
	.Q(clk_toggles_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(clk_toggles_s[5]),
	.EN(N_36_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:82
  ARI1 un10_count_0_a2_0_a4_RNIH08F (
	.FCO(clk_toggles_cry_cy),
	.S(un10_count_0_a2_0_a4_RNIH08F_S),
	.Y(un10_count_0_a2_0_a4_RNIH08F_Y),
	.B(state_Z[0]),
	.C(un10_count_i),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un10_count_0_a2_0_a4_RNIH08F.INIT=20'h42200;
// @10:82
  ARI1 \clk_toggles_RNIKCA21[0]  (
	.FCO(clk_toggles_cry[0]),
	.S(clk_toggles_s[0]),
	.Y(clk_toggles_RNIKCA21_Y[0]),
	.B(un10_count_0_a2_0_a4_RNIH08F_Y),
	.C(clk_toggles_Z[0]),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry_cy)
);
defparam \clk_toggles_RNIKCA21[0] .INIT=20'h48800;
// @10:82
  ARI1 \clk_toggles_RNIOPCL1[1]  (
	.FCO(clk_toggles_cry[1]),
	.S(clk_toggles_s[1]),
	.Y(clk_toggles_RNIOPCL1_Y[1]),
	.B(un10_count_0_a2_0_a4_RNIH08F_Y),
	.C(clk_toggles_Z[1]),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry[0])
);
defparam \clk_toggles_RNIOPCL1[1] .INIT=20'h48800;
// @10:82
  ARI1 \clk_toggles_RNIT7F82[2]  (
	.FCO(clk_toggles_cry[2]),
	.S(clk_toggles_s[2]),
	.Y(clk_toggles_RNIT7F82_Y[2]),
	.B(un10_count_0_a2_0_a4_RNIH08F_Y),
	.C(clk_toggles_Z[2]),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry[1])
);
defparam \clk_toggles_RNIT7F82[2] .INIT=20'h48800;
// @10:82
  ARI1 \clk_toggles_RNI3NHR2[3]  (
	.FCO(clk_toggles_cry[3]),
	.S(clk_toggles_s[3]),
	.Y(clk_toggles_RNI3NHR2_Y[3]),
	.B(un10_count_0_a2_0_a4_RNIH08F_Y),
	.C(clk_toggles_Z[3]),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry[2])
);
defparam \clk_toggles_RNI3NHR2[3] .INIT=20'h48800;
// @10:82
  ARI1 \clk_toggles_RNO[5]  (
	.FCO(clk_toggles_RNO_FCO[5]),
	.S(clk_toggles_s[5]),
	.Y(clk_toggles_RNO_Y[5]),
	.B(un10_count_0_a2_0_a4_RNIH08F_Y),
	.C(clk_toggles_Z[5]),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry[4])
);
defparam \clk_toggles_RNO[5] .INIT=20'h48800;
// @10:82
  ARI1 \clk_toggles_RNIA7KE3[4]  (
	.FCO(clk_toggles_cry[4]),
	.S(clk_toggles_s[4]),
	.Y(clk_toggles_RNIA7KE3_Y[4]),
	.B(un10_count_0_a2_0_a4_RNIH08F_Y),
	.C(clk_toggles_Z[4]),
	.D(GND),
	.A(VCC),
	.FCI(clk_toggles_cry[3])
);
defparam \clk_toggles_RNIA7KE3[4] .INIT=20'h48800;
// @10:74
  ARI1 count_s_274 (
	.FCO(count_s_274_FCO),
	.S(count_s_274_S),
	.Y(count_s_274_Y),
	.B(count_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam count_s_274.INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[1]  (
	.FCO(count_cry_Z[1]),
	.S(count_s[1]),
	.Y(count_cry_Y[1]),
	.B(count_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_s_274_FCO)
);
defparam \count_cry[1] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[2]  (
	.FCO(count_cry_Z[2]),
	.S(count_s[2]),
	.Y(count_cry_Y[2]),
	.B(count_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[1])
);
defparam \count_cry[2] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[3]  (
	.FCO(count_cry_Z[3]),
	.S(count_s[3]),
	.Y(count_cry_Y[3]),
	.B(count_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[2])
);
defparam \count_cry[3] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[4]  (
	.FCO(count_cry_Z[4]),
	.S(count_s[4]),
	.Y(count_cry_Y[4]),
	.B(count_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[3])
);
defparam \count_cry[4] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[5]  (
	.FCO(count_cry_Z[5]),
	.S(count_s[5]),
	.Y(count_cry_Y[5]),
	.B(count_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[4])
);
defparam \count_cry[5] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[6]  (
	.FCO(count_cry_Z[6]),
	.S(count_s[6]),
	.Y(count_cry_Y[6]),
	.B(count_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[5])
);
defparam \count_cry[6] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[7]  (
	.FCO(count_cry_Z[7]),
	.S(count_s[7]),
	.Y(count_cry_Y[7]),
	.B(count_Z[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[6])
);
defparam \count_cry[7] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[8]  (
	.FCO(count_cry_Z[8]),
	.S(count_s[8]),
	.Y(count_cry_Y[8]),
	.B(count_Z[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[7])
);
defparam \count_cry[8] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[9]  (
	.FCO(count_cry_Z[9]),
	.S(count_s[9]),
	.Y(count_cry_Y[9]),
	.B(count_Z[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[8])
);
defparam \count_cry[9] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[10]  (
	.FCO(count_cry_Z[10]),
	.S(count_s[10]),
	.Y(count_cry_Y[10]),
	.B(count_Z[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[9])
);
defparam \count_cry[10] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[11]  (
	.FCO(count_cry_Z[11]),
	.S(count_s[11]),
	.Y(count_cry_Y[11]),
	.B(count_Z[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[10])
);
defparam \count_cry[11] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[12]  (
	.FCO(count_cry_Z[12]),
	.S(count_s[12]),
	.Y(count_cry_Y[12]),
	.B(count_Z[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[11])
);
defparam \count_cry[12] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[13]  (
	.FCO(count_cry_Z[13]),
	.S(count_s[13]),
	.Y(count_cry_Y[13]),
	.B(count_Z[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[12])
);
defparam \count_cry[13] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[14]  (
	.FCO(count_cry_Z[14]),
	.S(count_s[14]),
	.Y(count_cry_Y[14]),
	.B(count_Z[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[13])
);
defparam \count_cry[14] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[15]  (
	.FCO(count_cry_Z[15]),
	.S(count_s[15]),
	.Y(count_cry_Y[15]),
	.B(count_Z[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[14])
);
defparam \count_cry[15] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[16]  (
	.FCO(count_cry_Z[16]),
	.S(count_s[16]),
	.Y(count_cry_Y[16]),
	.B(count_Z[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[15])
);
defparam \count_cry[16] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[17]  (
	.FCO(count_cry_Z[17]),
	.S(count_s[17]),
	.Y(count_cry_Y[17]),
	.B(count_Z[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[16])
);
defparam \count_cry[17] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[18]  (
	.FCO(count_cry_Z[18]),
	.S(count_s[18]),
	.Y(count_cry_Y[18]),
	.B(count_Z[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[17])
);
defparam \count_cry[18] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[19]  (
	.FCO(count_cry_Z[19]),
	.S(count_s[19]),
	.Y(count_cry_Y[19]),
	.B(count_Z[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[18])
);
defparam \count_cry[19] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[20]  (
	.FCO(count_cry_Z[20]),
	.S(count_s[20]),
	.Y(count_cry_Y[20]),
	.B(count_Z[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[19])
);
defparam \count_cry[20] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[21]  (
	.FCO(count_cry_Z[21]),
	.S(count_s[21]),
	.Y(count_cry_Y[21]),
	.B(count_Z[21]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[20])
);
defparam \count_cry[21] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[22]  (
	.FCO(count_cry_Z[22]),
	.S(count_s[22]),
	.Y(count_cry_Y[22]),
	.B(count_Z[22]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[21])
);
defparam \count_cry[22] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[23]  (
	.FCO(count_cry_Z[23]),
	.S(count_s[23]),
	.Y(count_cry_Y[23]),
	.B(count_Z[23]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[22])
);
defparam \count_cry[23] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[24]  (
	.FCO(count_cry_Z[24]),
	.S(count_s[24]),
	.Y(count_cry_Y[24]),
	.B(count_Z[24]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[23])
);
defparam \count_cry[24] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[25]  (
	.FCO(count_cry_Z[25]),
	.S(count_s[25]),
	.Y(count_cry_Y[25]),
	.B(count_Z[25]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[24])
);
defparam \count_cry[25] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[26]  (
	.FCO(count_cry_Z[26]),
	.S(count_s[26]),
	.Y(count_cry_Y[26]),
	.B(count_Z[26]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[25])
);
defparam \count_cry[26] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[27]  (
	.FCO(count_cry_Z[27]),
	.S(count_s[27]),
	.Y(count_cry_Y[27]),
	.B(count_Z[27]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[26])
);
defparam \count_cry[27] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[28]  (
	.FCO(count_cry_Z[28]),
	.S(count_s[28]),
	.Y(count_cry_Y[28]),
	.B(count_Z[28]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[27])
);
defparam \count_cry[28] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[29]  (
	.FCO(count_cry_Z[29]),
	.S(count_s[29]),
	.Y(count_cry_Y[29]),
	.B(count_Z[29]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[28])
);
defparam \count_cry[29] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_s[31]  (
	.FCO(count_s_FCO[31]),
	.S(count_s_Z[31]),
	.Y(count_s_Y[31]),
	.B(count_Z[31]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[30])
);
defparam \count_s[31] .INIT=20'h4AA00;
// @10:74
  ARI1 \count_cry[30]  (
	.FCO(count_cry_Z[30]),
	.S(count_s[30]),
	.Y(count_cry_Y[30]),
	.B(count_Z[30]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(count_cry_Z[29])
);
defparam \count_cry[30] .INIT=20'h4AA00;
// @10:82
  CFG4 busy_7_0_0_0 (
	.A(un10_count_i),
	.B(un7_count_NE_i),
	.C(enable),
	.D(state_Z[0]),
	.Y(busy_7)
);
defparam busy_7_0_0_0.INIT=16'h77F0;
// @10:74
  CFG3 \count_lm_0[0]  (
	.A(count_Z[0]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[0])
);
defparam \count_lm_0[0] .INIT=8'hF7;
// @10:120
  CFG2 un7_count_NE_13 (
	.A(count_Z[27]),
	.B(count_Z[28]),
	.Y(un7_count_NE_13_Z)
);
defparam un7_count_NE_13.INIT=4'hE;
// @10:74
  CFG2 mosi_cl_4_i_0_o2 (
	.A(clk_toggles_Z[5]),
	.B(assert_data_Z),
	.Y(N_309)
);
defparam mosi_cl_4_i_0_o2.INIT=4'hB;
// @19:133
  CFG2 busy_RNIS7HJ (
	.A(component_state_0),
	.B(spi_busy),
	.Y(N_294_i)
);
defparam busy_RNIS7HJ.INIT=4'h2;
// @10:74
  CFG2 \tx_buffer_RNO[0]  (
	.A(state_Z[0]),
	.B(spi_tx_data[0]),
	.Y(tx_buffer_RNO_Z[0])
);
defparam \tx_buffer_RNO[0] .INIT=4'h4;
// @10:74
  CFG3 \tx_buffer_RNO[11]  (
	.A(spi_tx_data[11]),
	.B(tx_buffer_Z[10]),
	.C(state_Z[0]),
	.Y(N_338)
);
defparam \tx_buffer_RNO[11] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[10]  (
	.A(spi_tx_data[10]),
	.B(tx_buffer_Z[9]),
	.C(state_Z[0]),
	.Y(N_340)
);
defparam \tx_buffer_RNO[10] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[9]  (
	.A(spi_tx_data[9]),
	.B(tx_buffer_Z[8]),
	.C(state_Z[0]),
	.Y(N_341)
);
defparam \tx_buffer_RNO[9] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[7]  (
	.A(spi_tx_data[7]),
	.B(tx_buffer_Z[6]),
	.C(state_Z[0]),
	.Y(N_390)
);
defparam \tx_buffer_RNO[7] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[6]  (
	.A(spi_tx_data[6]),
	.B(tx_buffer_Z[5]),
	.C(state_Z[0]),
	.Y(N_391)
);
defparam \tx_buffer_RNO[6] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[4]  (
	.A(spi_tx_data[4]),
	.B(tx_buffer_Z[3]),
	.C(state_Z[0]),
	.Y(N_394)
);
defparam \tx_buffer_RNO[4] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[3]  (
	.A(spi_tx_data[3]),
	.B(tx_buffer_Z[2]),
	.C(state_Z[0]),
	.Y(N_450)
);
defparam \tx_buffer_RNO[3] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[2]  (
	.A(spi_tx_data[2]),
	.B(tx_buffer_Z[1]),
	.C(state_Z[0]),
	.Y(N_454)
);
defparam \tx_buffer_RNO[2] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[5]  (
	.A(spi_tx_data[5]),
	.B(tx_buffer_Z[4]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[5])
);
defparam \tx_buffer_RNO[5] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[8]  (
	.A(spi_tx_data[8]),
	.B(tx_buffer_Z[7]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[8])
);
defparam \tx_buffer_RNO[8] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[12]  (
	.A(spi_tx_data[12]),
	.B(tx_buffer_Z[11]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[12])
);
defparam \tx_buffer_RNO[12] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[13]  (
	.A(spi_tx_data[13]),
	.B(tx_buffer_Z[12]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[13])
);
defparam \tx_buffer_RNO[13] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[14]  (
	.A(spi_tx_data[14]),
	.B(tx_buffer_Z[13]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[14])
);
defparam \tx_buffer_RNO[14] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[15]  (
	.A(spi_tx_data[15]),
	.B(tx_buffer_Z[14]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[15])
);
defparam \tx_buffer_RNO[15] .INIT=8'hCA;
// @10:74
  CFG3 \tx_buffer_RNO[1]  (
	.A(spi_tx_data[1]),
	.B(tx_buffer_Z[0]),
	.C(state_Z[0]),
	.Y(tx_buffer_RNO_Z[1])
);
defparam \tx_buffer_RNO[1] .INIT=8'hCA;
// @10:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_3_a4_1 (
	.A(ss_n_buffer_Z[0]),
	.B(assert_data_Z),
	.C(AND2_0_Y),
	.Y(rx_buffer_0_sqmuxa_1_0_a2_3_a4_1_Z)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_3_a4_1.INIT=8'h10;
// @10:74
  CFG2 mosi_1_2_0_a2_0_a4_0 (
	.A(AND2_0_Y),
	.B(N_309),
	.Y(mosi_1_2_0_a2_0_a4_0_Z)
);
defparam mosi_1_2_0_a2_0_a4_0.INIT=4'h2;
// @10:120
  CFG4 un7_count_NE_23 (
	.A(count_Z[31]),
	.B(count_Z[30]),
	.C(count_Z[29]),
	.D(count_Z[0]),
	.Y(un7_count_NE_23_Z)
);
defparam un7_count_NE_23.INIT=16'hFEFF;
// @10:120
  CFG4 un7_count_NE_21 (
	.A(count_Z[24]),
	.B(count_Z[23]),
	.C(count_Z[22]),
	.D(count_Z[21]),
	.Y(un7_count_NE_21_Z)
);
defparam un7_count_NE_21.INIT=16'hFFFE;
// @10:120
  CFG4 un7_count_NE_20 (
	.A(count_Z[20]),
	.B(count_Z[19]),
	.C(count_Z[18]),
	.D(count_Z[17]),
	.Y(un7_count_NE_20_Z)
);
defparam un7_count_NE_20.INIT=16'hFFFE;
// @10:120
  CFG4 un7_count_NE_19 (
	.A(count_Z[16]),
	.B(count_Z[15]),
	.C(count_Z[14]),
	.D(count_Z[13]),
	.Y(un7_count_NE_19_Z)
);
defparam un7_count_NE_19.INIT=16'hFFFE;
// @10:120
  CFG4 un7_count_NE_18 (
	.A(count_Z[12]),
	.B(count_Z[11]),
	.C(count_Z[10]),
	.D(count_Z[9]),
	.Y(un7_count_NE_18_Z)
);
defparam un7_count_NE_18.INIT=16'hFFFE;
// @10:120
  CFG4 un7_count_NE_17 (
	.A(count_Z[8]),
	.B(count_Z[7]),
	.C(count_Z[6]),
	.D(count_Z[5]),
	.Y(un7_count_NE_17_Z)
);
defparam un7_count_NE_17.INIT=16'hFFFE;
// @10:120
  CFG4 un7_count_NE_16 (
	.A(count_Z[4]),
	.B(count_Z[3]),
	.C(count_Z[2]),
	.D(count_Z[1]),
	.Y(un7_count_NE_16_Z)
);
defparam un7_count_NE_16.INIT=16'hFFFE;
// @10:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2_3_a2_3 (
	.A(clk_toggles_Z[4]),
	.B(clk_toggles_Z[3]),
	.C(clk_toggles_Z[2]),
	.D(clk_toggles_Z[1]),
	.Y(N_494_3)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_3_a2_3.INIT=16'h0001;
// @10:74
  CFG3 \count_lm_0[31]  (
	.A(count_s_Z[31]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[31])
);
defparam \count_lm_0[31] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[30]  (
	.A(count_s[30]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[30])
);
defparam \count_lm_0[30] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[29]  (
	.A(count_s[29]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[29])
);
defparam \count_lm_0[29] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[28]  (
	.A(count_s[28]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[28])
);
defparam \count_lm_0[28] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[27]  (
	.A(count_s[27]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[27])
);
defparam \count_lm_0[27] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[26]  (
	.A(count_s[26]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[26])
);
defparam \count_lm_0[26] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[25]  (
	.A(count_s[25]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[25])
);
defparam \count_lm_0[25] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[24]  (
	.A(count_s[24]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[24])
);
defparam \count_lm_0[24] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[23]  (
	.A(count_s[23]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[23])
);
defparam \count_lm_0[23] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[22]  (
	.A(count_s[22]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[22])
);
defparam \count_lm_0[22] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[21]  (
	.A(count_s[21]),
	.B(un7_count_NE_i),
	.C(state_Z[0]),
	.Y(count_lm[21])
);
defparam \count_lm_0[21] .INIT=8'h20;
// @10:74
  CFG3 \count_lm_0[20]  (
	.A(count_s[20]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[20])
);
defparam \count_lm_0[20] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[19]  (
	.A(count_s[19]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[19])
);
defparam \count_lm_0[19] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[18]  (
	.A(count_s[18]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[18])
);
defparam \count_lm_0[18] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[17]  (
	.A(count_s[17]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[17])
);
defparam \count_lm_0[17] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[16]  (
	.A(count_s[16]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[16])
);
defparam \count_lm_0[16] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[15]  (
	.A(count_s[15]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[15])
);
defparam \count_lm_0[15] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[14]  (
	.A(count_s[14]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[14])
);
defparam \count_lm_0[14] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[13]  (
	.A(count_s[13]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[13])
);
defparam \count_lm_0[13] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[12]  (
	.A(count_s[12]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[12])
);
defparam \count_lm_0[12] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[11]  (
	.A(count_s[11]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[11])
);
defparam \count_lm_0[11] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[10]  (
	.A(count_s[10]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[10])
);
defparam \count_lm_0[10] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[9]  (
	.A(count_s[9]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[9])
);
defparam \count_lm_0[9] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[8]  (
	.A(count_s[8]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[8])
);
defparam \count_lm_0[8] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[7]  (
	.A(count_s[7]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[7])
);
defparam \count_lm_0[7] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[6]  (
	.A(count_s[6]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[6])
);
defparam \count_lm_0[6] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[5]  (
	.A(count_s[5]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[5])
);
defparam \count_lm_0[5] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[4]  (
	.A(count_s[4]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[4])
);
defparam \count_lm_0[4] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[3]  (
	.A(count_s[3]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[3])
);
defparam \count_lm_0[3] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[2]  (
	.A(count_s[2]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[2])
);
defparam \count_lm_0[2] .INIT=8'h08;
// @10:74
  CFG3 \count_lm_0[1]  (
	.A(count_s[1]),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(count_lm[1])
);
defparam \count_lm_0[1] .INIT=8'h08;
// @19:106
  CFG3 \state_RNID0SF1[0]  (
	.A(enable),
	.B(state_Z[0]),
	.C(un7_count_NE_i),
	.Y(N_300)
);
defparam \state_RNID0SF1[0] .INIT=8'hE2;
// @10:74
  CFG4 mosi_cl_4_i_0_1 (
	.A(mosi_cl_1z),
	.B(state_Z[0]),
	.C(N_309),
	.D(AND2_0_Y),
	.Y(mosi_cl_4_i_0_1_Z)
);
defparam mosi_cl_4_i_0_1.INIT=16'h73FF;
// @10:120
  CFG4 un7_count_NE_27 (
	.A(count_Z[25]),
	.B(count_Z[26]),
	.C(un7_count_NE_23_Z),
	.D(un7_count_NE_13_Z),
	.Y(un7_count_NE_27_Z)
);
defparam un7_count_NE_27.INIT=16'hFFFE;
// @10:123
  CFG3 un10_count_0_a2_0_a4 (
	.A(clk_toggles_Z[5]),
	.B(N_494_3),
	.C(clk_toggles_Z[0]),
	.Y(un10_count_i)
);
defparam un10_count_0_a2_0_a4.INIT=8'h80;
// @10:74
  CFG3 \state_RNIDMJE[0]  (
	.A(state_Z[0]),
	.B(AND2_0_Y),
	.C(enable),
	.Y(N_93_i)
);
defparam \state_RNIDMJE[0] .INIT=8'hC8;
// @10:82
  CFG4 sclk_buffer_6_iv_0_0_0 (
	.A(state_Z[0]),
	.B(sclk_buffer_0_sqmuxa),
	.C(enable),
	.D(stamp0_spi_clock_c),
	.Y(sclk_buffer_6)
);
defparam sclk_buffer_6_iv_0_0_0.INIT=16'h2788;
// @10:74
  CFG3 un10_count_0_a2_0_a4_RNI53DI1 (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_94_i)
);
defparam un10_count_0_a2_0_a4_RNI53DI1.INIT=8'h80;
// @19:106
  CFG3 \ss_n_buffer_RNO[0]  (
	.A(un7_count_NE_i),
	.B(state_Z[0]),
	.C(un10_count_i),
	.Y(N_136_i)
);
defparam \ss_n_buffer_RNO[0] .INIT=8'hB3;
// @10:120
  CFG4 un7_count_NE_28 (
	.A(un7_count_NE_19_Z),
	.B(un7_count_NE_18_Z),
	.C(un7_count_NE_17_Z),
	.D(un7_count_NE_16_Z),
	.Y(un7_count_NE_28_Z)
);
defparam un7_count_NE_28.INIT=16'hFFFE;
// @10:74
  CFG4 mosi_1_2_0_a2_0_a4 (
	.A(un10_count_i),
	.B(state_Z[0]),
	.C(mosi_1_2_0_a2_0_a4_0_Z),
	.D(un7_count_NE_i),
	.Y(mosi_1_2)
);
defparam mosi_1_2_0_a2_0_a4.INIT=16'h4000;
// @10:74
  CFG2 \state_RNI1POH1[0]  (
	.A(AND2_0_Y),
	.B(N_300),
	.Y(N_36_i)
);
defparam \state_RNI1POH1[0] .INIT=4'h8;
// @10:135
  CFG3 rx_buffer_0_sqmuxa_1_0_a2_3_o2 (
	.A(clk_toggles_Z[5]),
	.B(N_494_3),
	.C(clk_toggles_Z[0]),
	.Y(N_301)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_3_o2.INIT=8'h5D;
// @10:74
  CFG4 assert_data_RNO (
	.A(assert_data_Z),
	.B(enable),
	.C(state_Z[0]),
	.D(un7_count_NE_i),
	.Y(N_18_i)
);
defparam assert_data_RNO.INIT=16'h52A2;
// @10:74
  CFG4 mosi_cl_RNO (
	.A(mosi_cl_1z),
	.B(un10_count_i),
	.C(un7_count_NE_i),
	.D(mosi_cl_4_i_0_1_Z),
	.Y(N_24_i)
);
defparam mosi_cl_RNO.INIT=16'h003A;
// @10:74
  CFG4 mosi_cl_4_i_0_o2_RNIIPO72 (
	.A(state_Z[0]),
	.B(N_309),
	.C(N_300),
	.D(AND2_0_Y),
	.Y(un1_reset_n_inv_2_i)
);
defparam mosi_cl_4_i_0_o2_RNIIPO72.INIT=16'h7000;
// @10:130
  CFG3 sclk_buffer_0_sqmuxa_0_a2_0_a4 (
	.A(N_301),
	.B(un7_count_NE_i),
	.C(ss_n_buffer_Z[0]),
	.Y(sclk_buffer_0_sqmuxa)
);
defparam sclk_buffer_0_sqmuxa_0_a2_0_a4.INIT=8'h08;
// @10:135
  CFG4 rx_buffer_0_sqmuxa_1_0_a2_3_a4 (
	.A(state_Z[0]),
	.B(N_301),
	.C(un7_count_NE_i),
	.D(rx_buffer_0_sqmuxa_1_0_a2_3_a4_1_Z),
	.Y(rx_buffer_0_sqmuxa_1)
);
defparam rx_buffer_0_sqmuxa_1_0_a2_3_a4.INIT=16'h8000;
// @10:82
  CFG4 un7_count_NE_20_RNIK2531 (
	.A(un7_count_NE_21_Z),
	.B(un7_count_NE_20_Z),
	.C(un7_count_NE_28_Z),
	.D(un7_count_NE_27_Z),
	.Y(un7_count_NE_i)
);
defparam un7_count_NE_20_RNIK2531.INIT=16'h0001;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* spi_master */

module STAMP (
  sb_sb_0_STAMP_PADDR,
  sb_sb_0_STAMP_PRDATA,
  sb_sb_0_STAMP_PWDATA,
  AND2_0_Y_arst,
  stamp0_spi_miso_c,
  stamp0_spi_clock_c,
  mosi_1,
  mosi_cl,
  sb_sb_0_STAMP_PSELx,
  AND2_0_Y,
  stamp0_ready_temp_c,
  stamp0_ready_dms1_c,
  stamp0_ready_dms2_c,
  sb_sb_0_STAMP_PWRITE,
  sb_sb_0_STAMP_PENABLE,
  sb_sb_0_STAMP_PREADY,
  stamp0_spi_dms1_cs_c,
  stamp0_spi_dms2_cs_c,
  stamp0_spi_temp_cs_c,
  STAMP_0_new_avail,
  sb_sb_0_FIC_0_CLK
)
;
input [7:0] sb_sb_0_STAMP_PADDR ;
output [31:0] sb_sb_0_STAMP_PRDATA ;
input [31:0] sb_sb_0_STAMP_PWDATA ;
input AND2_0_Y_arst ;
input stamp0_spi_miso_c ;
output stamp0_spi_clock_c ;
output mosi_1 ;
output mosi_cl ;
input sb_sb_0_STAMP_PSELx ;
input AND2_0_Y ;
input stamp0_ready_temp_c ;
input stamp0_ready_dms1_c ;
input stamp0_ready_dms2_c ;
input sb_sb_0_STAMP_PWRITE ;
input sb_sb_0_STAMP_PENABLE ;
output sb_sb_0_STAMP_PREADY ;
output stamp0_spi_dms1_cs_c ;
output stamp0_spi_dms2_cs_c ;
output stamp0_spi_temp_cs_c ;
output STAMP_0_new_avail ;
input sb_sb_0_FIC_0_CLK ;
wire AND2_0_Y_arst ;
wire stamp0_spi_miso_c ;
wire stamp0_spi_clock_c ;
wire mosi_1 ;
wire mosi_cl ;
wire sb_sb_0_STAMP_PSELx ;
wire AND2_0_Y ;
wire stamp0_ready_temp_c ;
wire stamp0_ready_dms1_c ;
wire stamp0_ready_dms2_c ;
wire sb_sb_0_STAMP_PWRITE ;
wire sb_sb_0_STAMP_PENABLE ;
wire sb_sb_0_STAMP_PREADY ;
wire stamp0_spi_dms1_cs_c ;
wire stamp0_spi_dms2_cs_c ;
wire stamp0_spi_temp_cs_c ;
wire STAMP_0_new_avail ;
wire sb_sb_0_FIC_0_CLK ;
wire [31:0] dummy_Z;
wire [1:0] async_state_Z;
wire [1:1] async_state_12;
wire [2:0] status_async_cycles_Z;
wire [1:0] spi_request_for_Z;
wire [29:3] un1_spi_rx_data_iv_0_0_Z;
wire [30:0] un1_spi_rx_data_iv_Z;
wire [14:14] un1_spi_rx_data;
wire [15:0] measurement_dms1_Z;
wire [15:0] spi_rx_data;
wire [15:0] measurement_dms2_Z;
wire [15:0] measurement_temp_Z;
wire [31:0] config_Z;
wire [4:0] component_state_Z;
wire [3:0] component_state_ns;
wire [4:4] component_state_ns_i_i_a2_0_a4_Z;
wire [15:0] spi_tx_data_Z;
wire [2:2] component_state_ns_0_0_o2_1_Z;
wire [9:0] spi_rx_data_m;
wire [31:31] dummy_m;
wire [29:3] un1_spi_rx_data_iv_0_0_0_Z;
wire [30:0] un1_spi_rx_data_iv_0_Z;
wire [1:1] async_state_12_f0_0_0_a4_0_0_Z;
wire [1:0] component_state_ns_0_0_0_Z;
wire [15:8] measurement_temp_m;
wire [15:3] un1_spi_rx_data_iv_0_0_1_Z;
wire [9:9] un1_spi_rx_data_iv_1_Z;
wire [0:0] async_state_12_i_0_1;
wire un1_presetn_arst ;
wire un1_presetn ;
wire un1_presetn_inv_0_o2_0_o4_RNI9RLB2_Z ;
wire N_615_i ;
wire un1_presetn_arst_i ;
wire GND ;
wire dummy_1_sqmuxa ;
wire VCC ;
wire N_171_i ;
wire N_114_i ;
wire N_113_i ;
wire N_112_i ;
wire N_469_i ;
wire un1_presetn_inv_i ;
wire N_470_i ;
wire N_675_i ;
wire un1_N_6_mux ;
wire un2_presetn_3_0_a2_0_a4_Z ;
wire un2_presetn_2_0_a2_0_a4_Z ;
wire un2_presetn_4_0_a2_0_a4_Z ;
wire config_1_sqmuxa ;
wire request_resync_Z ;
wire N_283_i ;
wire new_avail_0_sqmuxa_1 ;
wire un1_component_state_3_i_0_0_Z ;
wire apb_spi_finished_Z ;
wire apb_spi_finished_1_sqmuxa_3 ;
wire un1_apb_is_atomic_0_sqmuxa_0_a2_0_a4_Z ;
wire status_temp_overwrittenVal_Z ;
wire N_172_i ;
wire un1_new_avail_0_sqmuxa_3_0_0_Z ;
wire status_temp_newVal_Z ;
wire status_temp_newVal_1_sqmuxa ;
wire status_dms2_overwrittenVal_Z ;
wire N_173_i ;
wire un1_new_avail_0_sqmuxa_1_0_0_Z ;
wire status_dms2_newVal_Z ;
wire status_dms2_newVal_1_sqmuxa ;
wire status_dms1_overwrittenVal_Z ;
wire N_174_i ;
wire un1_new_avail_0_sqmuxa_2_0_0_Z ;
wire status_dms1_newVal_Z ;
wire status_dms1_newVal_0_sqmuxa ;
wire apb_is_reset_Z ;
wire apb_is_atomic_0_sqmuxa ;
wire apb_is_atomic_Z ;
wire enable ;
wire un1_spi_enable_0_sqmuxa_1_0_o2_0_o4_Z ;
wire un1_N_4_mux_i ;
wire N_294_i ;
wire un1_spi_dms1_cs_0_sqmuxa_2_0_0_Z ;
wire un1_spi_dms1_cs_0_sqmuxa_0_0_Z ;
wire un1_spi_dms1_cs_0_sqmuxa_1_0_0_Z ;
wire next_state_2_sqmuxa ;
wire un1_component_state_6_0_0_a4_0_Z ;
wire un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z ;
wire N_241 ;
wire spi_busy ;
wire N_291 ;
wire config_1_sqmuxa_0_a3_0_a4_0_Z ;
wire dummy_1_sqmuxa_0_a3_0_a4_1_Z ;
wire N_306 ;
wire un1_presetn_inv_2_0_i_tz_0_0_Z ;
wire N_496 ;
wire spi_request_for_2_sqmuxa ;
wire N_302 ;
wire config_1_sqmuxa_0_a3_0_o2_0_Z ;
wire un1_paddr_inv_1_i ;
wire g1_1_Z ;
wire g1_0_Z ;
wire g1_Z ;
wire g0_0 ;
wire g0_3_0_Z ;
wire N_319_0 ;
wire un1_paddr_inv_i ;
wire N_296 ;
wire apb_spi_finished_RNIAO8G_Z ;
wire config_1_sqmuxa_0_a3_0_o2_0_RNIBE971_Z ;
wire spi_tx_data_152_a0_3 ;
wire un1_presetn_inv_i_1 ;
wire N_317 ;
wire un1_component_state_6_0_0_a4_0_0_Z ;
wire N_117_i_0_a2_0_Z ;
wire N_295 ;
wire N_352 ;
wire N_342 ;
wire N_347 ;
wire N_395 ;
wire N_400 ;
wire N_405 ;
wire N_410 ;
wire N_414 ;
wire N_438 ;
wire N_443 ;
wire N_452 ;
wire N_459 ;
wire un29_async_state_0_a2_0_a4_Z ;
wire N_297 ;
wire spi_request_for_1_sqmuxa ;
wire spi_request_for_0_sqmuxa ;
wire N_449 ;
wire N_305 ;
wire dummy_1_sqmuxa_0_a3_0_a4_2_Z ;
wire config_1_sqmuxa_0_a3_0_a4_1_Z ;
wire N_524 ;
wire async_state_0_sqmuxa_1 ;
wire N_360 ;
wire N_364 ;
wire N_368 ;
wire N_372 ;
wire N_376 ;
wire N_380 ;
wire N_384 ;
wire N_388 ;
wire N_422 ;
wire N_426 ;
wire N_430 ;
wire N_434 ;
wire N_448_1 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
  CLKINT un1_presetn_inv_0_o2_0_o4_RNI22C4 (
	.Y(un1_presetn_arst),
	.A(un1_presetn)
);
  CFG1 un1_presetn_inv_0_o2_0_o4_RNI9RLB2_0 (
	.A(un1_presetn_inv_0_o2_0_o4_RNI9RLB2_Z),
	.Y(N_615_i)
);
defparam un1_presetn_inv_0_o2_0_o4_RNI9RLB2_0.INIT=2'h1;
  CFG1 un1_presetn_inv_0_o2_0_o4_RNI22C4_0 (
	.A(un1_presetn_arst),
	.Y(un1_presetn_arst_i)
);
defparam un1_presetn_inv_0_o2_0_o4_RNI22C4_0.INIT=2'h1;
// @19:133
  SLE \dummy[26]  (
	.Q(dummy_Z[26]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[26]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[27]  (
	.Q(dummy_Z[27]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[27]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[28]  (
	.Q(dummy_Z[28]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[28]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[29]  (
	.Q(dummy_Z[29]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[29]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[30]  (
	.Q(dummy_Z[30]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[30]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[31]  (
	.Q(dummy_Z[31]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[31]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \async_state[0]  (
	.Q(async_state_Z[0]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_171_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \async_state[1]  (
	.Q(async_state_Z[1]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(async_state_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \status_async_cycles[0]  (
	.Q(status_async_cycles_Z[0]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_114_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \status_async_cycles[1]  (
	.Q(status_async_cycles_Z[1]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_113_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \status_async_cycles[2]  (
	.Q(status_async_cycles_Z[2]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_112_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[11]  (
	.Q(dummy_Z[11]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[11]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[12]  (
	.Q(dummy_Z[12]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[12]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[13]  (
	.Q(dummy_Z[13]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[13]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[14]  (
	.Q(dummy_Z[14]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[14]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[15]  (
	.Q(dummy_Z[15]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[15]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[16]  (
	.Q(dummy_Z[16]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[16]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[17]  (
	.Q(dummy_Z[17]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[17]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[18]  (
	.Q(dummy_Z[18]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[18]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[19]  (
	.Q(dummy_Z[19]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[19]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[20]  (
	.Q(dummy_Z[20]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[20]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[21]  (
	.Q(dummy_Z[21]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[21]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[22]  (
	.Q(dummy_Z[22]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[22]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[23]  (
	.Q(dummy_Z[23]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[23]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[24]  (
	.Q(dummy_Z[24]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[24]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[25]  (
	.Q(dummy_Z[25]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[25]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \spi_request_for[0]  (
	.Q(spi_request_for_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_469_i),
	.EN(un1_presetn_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \spi_request_for[1]  (
	.Q(spi_request_for_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_470_i),
	.EN(un1_presetn_inv_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[0]  (
	.Q(dummy_Z[0]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[0]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[1]  (
	.Q(dummy_Z[1]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[1]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[2]  (
	.Q(dummy_Z[2]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[2]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[3]  (
	.Q(dummy_Z[3]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[3]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[4]  (
	.Q(dummy_Z[4]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[4]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[5]  (
	.Q(dummy_Z[5]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[5]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[6]  (
	.Q(dummy_Z[6]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[6]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[7]  (
	.Q(dummy_Z[7]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[7]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[8]  (
	.Q(dummy_Z[8]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[8]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[9]  (
	.Q(dummy_Z[9]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[9]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \dummy[10]  (
	.Q(dummy_Z[10]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[10]),
	.EN(dummy_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[31]  (
	.Q(sb_sb_0_STAMP_PRDATA[31]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_675_i),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[16]  (
	.Q(sb_sb_0_STAMP_PRDATA[16]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[16]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[17]  (
	.Q(sb_sb_0_STAMP_PRDATA[17]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[17]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[18]  (
	.Q(sb_sb_0_STAMP_PRDATA[18]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[18]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[19]  (
	.Q(sb_sb_0_STAMP_PRDATA[19]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[19]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[20]  (
	.Q(sb_sb_0_STAMP_PRDATA[20]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[20]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[21]  (
	.Q(sb_sb_0_STAMP_PRDATA[21]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[21]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[22]  (
	.Q(sb_sb_0_STAMP_PRDATA[22]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[22]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[23]  (
	.Q(sb_sb_0_STAMP_PRDATA[23]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[23]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[24]  (
	.Q(sb_sb_0_STAMP_PRDATA[24]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[24]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[25]  (
	.Q(sb_sb_0_STAMP_PRDATA[25]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[25]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[26]  (
	.Q(sb_sb_0_STAMP_PRDATA[26]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[26]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[27]  (
	.Q(sb_sb_0_STAMP_PRDATA[27]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[27]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[28]  (
	.Q(sb_sb_0_STAMP_PRDATA[28]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[28]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[29]  (
	.Q(sb_sb_0_STAMP_PRDATA[29]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[29]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[30]  (
	.Q(sb_sb_0_STAMP_PRDATA[30]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[30]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[1]  (
	.Q(sb_sb_0_STAMP_PRDATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[1]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[2]  (
	.Q(sb_sb_0_STAMP_PRDATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[2]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[3]  (
	.Q(sb_sb_0_STAMP_PRDATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[3]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[4]  (
	.Q(sb_sb_0_STAMP_PRDATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[4]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[5]  (
	.Q(sb_sb_0_STAMP_PRDATA[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[5]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[6]  (
	.Q(sb_sb_0_STAMP_PRDATA[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[6]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[7]  (
	.Q(sb_sb_0_STAMP_PRDATA[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[7]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[8]  (
	.Q(sb_sb_0_STAMP_PRDATA[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[8]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[9]  (
	.Q(sb_sb_0_STAMP_PRDATA[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[9]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[10]  (
	.Q(sb_sb_0_STAMP_PRDATA[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[10]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[11]  (
	.Q(sb_sb_0_STAMP_PRDATA[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[11]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[12]  (
	.Q(sb_sb_0_STAMP_PRDATA[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[12]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[13]  (
	.Q(sb_sb_0_STAMP_PRDATA[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[13]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[14]  (
	.Q(sb_sb_0_STAMP_PRDATA[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data[14]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[15]  (
	.Q(sb_sb_0_STAMP_PRDATA[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_0_0_Z[15]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[2]  (
	.Q(measurement_dms1_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[3]  (
	.Q(measurement_dms1_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[4]  (
	.Q(measurement_dms1_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[5]  (
	.Q(measurement_dms1_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[6]  (
	.Q(measurement_dms1_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[7]  (
	.Q(measurement_dms1_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[8]  (
	.Q(measurement_dms1_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[9]  (
	.Q(measurement_dms1_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[10]  (
	.Q(measurement_dms1_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[11]  (
	.Q(measurement_dms1_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[12]  (
	.Q(measurement_dms1_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[13]  (
	.Q(measurement_dms1_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[14]  (
	.Q(measurement_dms1_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[15]  (
	.Q(measurement_dms1_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \PRDATA[0]  (
	.Q(sb_sb_0_STAMP_PRDATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_rx_data_iv_Z[0]),
	.EN(un1_N_6_mux),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[3]  (
	.Q(measurement_dms2_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[4]  (
	.Q(measurement_dms2_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[5]  (
	.Q(measurement_dms2_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[6]  (
	.Q(measurement_dms2_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[7]  (
	.Q(measurement_dms2_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[8]  (
	.Q(measurement_dms2_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[9]  (
	.Q(measurement_dms2_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[10]  (
	.Q(measurement_dms2_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[11]  (
	.Q(measurement_dms2_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[12]  (
	.Q(measurement_dms2_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[13]  (
	.Q(measurement_dms2_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[14]  (
	.Q(measurement_dms2_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[15]  (
	.Q(measurement_dms2_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[0]  (
	.Q(measurement_dms1_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms1[1]  (
	.Q(measurement_dms1_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(un2_presetn_3_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[4]  (
	.Q(measurement_temp_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[4]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[5]  (
	.Q(measurement_temp_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[5]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[6]  (
	.Q(measurement_temp_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[6]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[7]  (
	.Q(measurement_temp_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[7]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[8]  (
	.Q(measurement_temp_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[8]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[9]  (
	.Q(measurement_temp_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[9]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[10]  (
	.Q(measurement_temp_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[10]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[11]  (
	.Q(measurement_temp_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[11]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[12]  (
	.Q(measurement_temp_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[12]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[13]  (
	.Q(measurement_temp_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[13]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[14]  (
	.Q(measurement_temp_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[14]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[15]  (
	.Q(measurement_temp_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[15]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[0]  (
	.Q(measurement_dms2_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[1]  (
	.Q(measurement_dms2_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_dms2[2]  (
	.Q(measurement_dms2_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(un2_presetn_2_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[10]  (
	.Q(config_Z[10]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[21]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[9]  (
	.Q(config_Z[9]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[22]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[8]  (
	.Q(config_Z[8]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[23]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[7]  (
	.Q(config_Z[7]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[24]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[6]  (
	.Q(config_Z[6]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[25]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[5]  (
	.Q(config_Z[5]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[26]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[4]  (
	.Q(config_Z[4]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[27]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[3]  (
	.Q(config_Z[3]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[28]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[2]  (
	.Q(config_Z[2]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[29]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[1]  (
	.Q(config_Z[1]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[30]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[0]  (
	.Q(config_Z[0]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[31]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[0]  (
	.Q(measurement_temp_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[0]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[1]  (
	.Q(measurement_temp_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[1]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[2]  (
	.Q(measurement_temp_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[2]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \measurement_temp[3]  (
	.Q(measurement_temp_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(spi_rx_data[3]),
	.EN(un2_presetn_4_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[25]  (
	.Q(config_Z[25]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[6]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[24]  (
	.Q(config_Z[24]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[7]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[23]  (
	.Q(config_Z[23]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[8]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[22]  (
	.Q(config_Z[22]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[9]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[21]  (
	.Q(config_Z[21]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[10]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[20]  (
	.Q(config_Z[20]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[11]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[19]  (
	.Q(config_Z[19]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[12]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[18]  (
	.Q(config_Z[18]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[13]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[17]  (
	.Q(config_Z[17]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[14]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[16]  (
	.Q(config_Z[16]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[15]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[15]  (
	.Q(config_Z[15]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[16]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[14]  (
	.Q(config_Z[14]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[17]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[13]  (
	.Q(config_Z[13]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[18]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[12]  (
	.Q(config_Z[12]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[19]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[11]  (
	.Q(config_Z[11]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[20]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[31]  (
	.Q(config_Z[31]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[0]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[30]  (
	.Q(config_Z[30]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[1]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[29]  (
	.Q(config_Z[29]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[2]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[28]  (
	.Q(config_Z[28]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[3]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[27]  (
	.Q(config_Z[27]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[4]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \config[26]  (
	.Q(config_Z[26]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[5]),
	.EN(config_1_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE request_resync (
	.Q(request_resync_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(N_283_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE new_avail (
	.Q(STAMP_0_new_avail),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(new_avail_0_sqmuxa_1),
	.EN(un1_component_state_3_i_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE apb_spi_finished (
	.Q(apb_spi_finished_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(apb_spi_finished_1_sqmuxa_3),
	.EN(un1_apb_is_atomic_0_sqmuxa_0_a2_0_a4_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE status_temp_overwrittenVal (
	.Q(status_temp_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_172_i),
	.EN(un1_new_avail_0_sqmuxa_3_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE status_temp_newVal (
	.Q(status_temp_newVal_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(status_temp_newVal_1_sqmuxa),
	.EN(un1_new_avail_0_sqmuxa_3_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE status_dms2_overwrittenVal (
	.Q(status_dms2_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_173_i),
	.EN(un1_new_avail_0_sqmuxa_1_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE status_dms2_newVal (
	.Q(status_dms2_newVal_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(status_dms2_newVal_1_sqmuxa),
	.EN(un1_new_avail_0_sqmuxa_1_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE status_dms1_overwrittenVal (
	.Q(status_dms1_overwrittenVal_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_174_i),
	.EN(un1_new_avail_0_sqmuxa_2_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE status_dms1_newVal (
	.Q(status_dms1_newVal_Z),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(status_dms1_newVal_0_sqmuxa),
	.EN(un1_new_avail_0_sqmuxa_2_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE apb_is_reset (
	.Q(apb_is_reset_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PADDR[6]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE apb_is_atomic (
	.Q(apb_is_atomic_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PADDR[7]),
	.EN(apb_is_atomic_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE spi_enable (
	.Q(enable),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(un1_spi_enable_0_sqmuxa_1_0_o2_0_o4_Z),
	.EN(un1_N_4_mux_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE spi_temp_cs (
	.Q(stamp0_spi_temp_cs_c),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_294_i),
	.EN(un1_spi_dms1_cs_0_sqmuxa_2_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE spi_dms2_cs (
	.Q(stamp0_spi_dms2_cs_c),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_294_i),
	.EN(un1_spi_dms1_cs_0_sqmuxa_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE spi_dms1_cs (
	.Q(stamp0_spi_dms1_cs_c),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(N_294_i),
	.EN(un1_spi_dms1_cs_0_sqmuxa_1_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE PREADY (
	.Q(sb_sb_0_STAMP_PREADY),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(next_state_2_sqmuxa),
	.EN(un1_component_state_6_0_0_a4_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \component_state[1]  (
	.Q(component_state_Z[1]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(component_state_ns[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \component_state[0]  (
	.Q(component_state_Z[0]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(component_state_ns_i_i_a2_0_a4_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \component_state[4]  (
	.Q(component_state_Z[4]),
	.ADn(GND),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(component_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \component_state[3]  (
	.Q(component_state_Z[3]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(component_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \component_state[2]  (
	.Q(component_state_Z[2]),
	.ADn(VCC),
	.ALn(un1_presetn_arst_i),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(component_state_ns[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @19:133
  SLE \spi_tx_data[14]  (
	.Q(spi_tx_data_Z[14]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[14]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[15]  (
	.Q(spi_tx_data_Z[15]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[15]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[0]  (
	.Q(spi_tx_data_Z[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[0]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[1]  (
	.Q(spi_tx_data_Z[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[1]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[2]  (
	.Q(spi_tx_data_Z[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[2]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[3]  (
	.Q(spi_tx_data_Z[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[3]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[4]  (
	.Q(spi_tx_data_Z[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[4]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[5]  (
	.Q(spi_tx_data_Z[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[5]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[6]  (
	.Q(spi_tx_data_Z[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[6]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[7]  (
	.Q(spi_tx_data_Z[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[7]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[8]  (
	.Q(spi_tx_data_Z[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[8]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[9]  (
	.Q(spi_tx_data_Z[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[9]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[10]  (
	.Q(spi_tx_data_Z[10]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[10]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[11]  (
	.Q(spi_tx_data_Z[11]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[11]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[12]  (
	.Q(spi_tx_data_Z[12]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[12]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
// @19:133
  SLE \spi_tx_data[13]  (
	.Q(spi_tx_data_Z[13]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(sb_sb_0_FIC_0_CLK),
	.D(sb_sb_0_STAMP_PWDATA[13]),
	.EN(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z),
	.LAT(GND),
	.SD(VCC),
	.SLn(N_615_i)
);
  CFG2 un1_presetn_inv_2_0_i_tz_0_RNIFPIC2 (
	.A(N_241),
	.B(un1_presetn_inv_0_o2_0_o4_RNI9RLB2_Z),
	.Y(un1_presetn_inv_2_0_i_tz_0_RNIFPIC2_Z)
);
defparam un1_presetn_inv_2_0_i_tz_0_RNIFPIC2.INIT=4'hE;
// @19:157
  CFG4 un1_new_avail_0_sqmuxa_1_0_a2_0 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(spi_request_for_Z[1]),
	.D(spi_request_for_Z[0]),
	.Y(status_dms2_newVal_1_sqmuxa)
);
defparam un1_new_avail_0_sqmuxa_1_0_a2_0.INIT=16'h0400;
// @19:157
  CFG4 un1_new_avail_0_sqmuxa_2_0_0_a2 (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(spi_request_for_Z[1]),
	.D(spi_request_for_Z[0]),
	.Y(status_dms1_newVal_0_sqmuxa)
);
defparam un1_new_avail_0_sqmuxa_2_0_0_a2.INIT=16'h0004;
// @19:260
  CFG3 config_1_sqmuxa_0_a3_0_a4_0 (
	.A(component_state_Z[2]),
	.B(sb_sb_0_STAMP_PENABLE),
	.C(N_291),
	.Y(config_1_sqmuxa_0_a3_0_a4_0_Z)
);
defparam config_1_sqmuxa_0_a3_0_a4_0.INIT=8'h08;
// @19:260
  CFG4 dummy_1_sqmuxa_0_a3_0_a4_1 (
	.A(sb_sb_0_STAMP_PADDR[4]),
	.B(sb_sb_0_STAMP_PENABLE),
	.C(component_state_Z[2]),
	.D(sb_sb_0_STAMP_PWRITE),
	.Y(dummy_1_sqmuxa_0_a3_0_a4_1_Z)
);
defparam dummy_1_sqmuxa_0_a3_0_a4_1.INIT=16'h8000;
// @19:133
  CFG4 un1_presetn_inv_2_0_i_tz_0_0 (
	.A(component_state_Z[4]),
	.B(config_Z[1]),
	.C(un1_presetn),
	.D(N_306),
	.Y(un1_presetn_inv_2_0_i_tz_0_0_Z)
);
defparam un1_presetn_inv_2_0_i_tz_0_0.INIT=16'h080F;
// @19:179
  CFG4 spi_request_for_2_sqmuxa_0_a2_0_a4 (
	.A(stamp0_ready_dms2_c),
	.B(stamp0_ready_dms1_c),
	.C(N_496),
	.D(stamp0_ready_temp_c),
	.Y(spi_request_for_2_sqmuxa)
);
defparam spi_request_for_2_sqmuxa_0_a2_0_a4.INIT=16'h0080;
// @19:133
  CFG3 \component_state_ns_0_0_o2[0]  (
	.A(spi_request_for_Z[1]),
	.B(spi_busy),
	.C(component_state_Z[0]),
	.Y(N_302)
);
defparam \component_state_ns_0_0_o2[0] .INIT=8'hEF;
// @19:260
  CFG2 g0_6 (
	.A(sb_sb_0_STAMP_PADDR[1]),
	.B(sb_sb_0_STAMP_PADDR[2]),
	.Y(config_1_sqmuxa_0_a3_0_o2_0_Z)
);
defparam g0_6.INIT=4'hE;
// @19:316
  CFG4 g0_5 (
	.A(sb_sb_0_STAMP_PADDR[5]),
	.B(config_1_sqmuxa_0_a3_0_o2_0_Z),
	.C(sb_sb_0_STAMP_PADDR[0]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_paddr_inv_1_i)
);
defparam g0_5.INIT=16'h0001;
  CFG2 g1_1 (
	.A(sb_sb_0_STAMP_PADDR[0]),
	.B(sb_sb_0_STAMP_PADDR[4]),
	.Y(g1_1_Z)
);
defparam g1_1.INIT=4'hE;
  CFG2 g1_0 (
	.A(sb_sb_0_STAMP_PADDR[1]),
	.B(sb_sb_0_STAMP_PADDR[2]),
	.Y(g1_0_Z)
);
defparam g1_0.INIT=4'hE;
// @19:133
  CFG2 \component_state_RNI851C[2]  (
	.A(sb_sb_0_STAMP_PENABLE),
	.B(component_state_Z[2]),
	.Y(N_306)
);
defparam \component_state_RNI851C[2] .INIT=4'h7;
  CFG4 g1 (
	.A(g1_0_Z),
	.B(sb_sb_0_STAMP_PADDR[3]),
	.C(g1_1_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(g1_Z)
);
defparam g1.INIT=16'hFFFE;
  CFG4 un1_presetn_inv_0_o2_0_o4_RNI9HIQ1 (
	.A(g1_Z),
	.B(sb_sb_0_STAMP_PWRITE),
	.C(un1_presetn),
	.D(N_306),
	.Y(g0_0)
);
defparam un1_presetn_inv_0_o2_0_o4_RNI9HIQ1.INIT=16'h0002;
  CFG2 g0_3_0 (
	.A(sb_sb_0_STAMP_PADDR[1]),
	.B(sb_sb_0_STAMP_PADDR[2]),
	.Y(g0_3_0_Z)
);
defparam g0_3_0.INIT=4'hE;
// @19:133
  CFG4 g0_3 (
	.A(sb_sb_0_STAMP_PADDR[0]),
	.B(sb_sb_0_STAMP_PADDR[4]),
	.C(sb_sb_0_STAMP_PADDR[3]),
	.D(g0_3_0_Z),
	.Y(N_319_0)
);
defparam g0_3.INIT=16'hFFBE;
// @19:133
  CFG4 un1_paddr_inv_0_a3_0_a4_RNIKCAV3 (
	.A(N_319_0),
	.B(g0_0),
	.C(un1_paddr_inv_i),
	.D(un1_paddr_inv_1_i),
	.Y(un1_N_6_mux)
);
defparam un1_paddr_inv_0_a3_0_a4_RNIKCAV3.INIT=16'hCCC4;
// @19:133
  CFG4 \component_state_ns_0_0_o2[2]  (
	.A(config_1_sqmuxa_0_a3_0_o2_0_Z),
	.B(component_state_ns_0_0_o2_1_Z[2]),
	.C(sb_sb_0_STAMP_PADDR[0]),
	.D(N_291),
	.Y(N_296)
);
defparam \component_state_ns_0_0_o2[2] .INIT=16'hFF37;
// @19:133
  CFG3 \component_state_ns_0_0_o2_1[2]  (
	.A(sb_sb_0_STAMP_PADDR[5]),
	.B(apb_spi_finished_Z),
	.C(sb_sb_0_STAMP_PADDR[3]),
	.Y(component_state_ns_0_0_o2_1_Z[2])
);
defparam \component_state_ns_0_0_o2_1[2] .INIT=8'h01;
  CFG2 apb_spi_finished_RNIAO8G (
	.A(component_state_Z[4]),
	.B(apb_spi_finished_Z),
	.Y(apb_spi_finished_RNIAO8G_Z)
);
defparam apb_spi_finished_RNIAO8G.INIT=4'h2;
  CFG4 config_1_sqmuxa_0_a3_0_o2_0_RNIBE971 (
	.A(apb_spi_finished_RNIAO8G_Z),
	.B(sb_sb_0_STAMP_PADDR[0]),
	.C(N_291),
	.D(config_1_sqmuxa_0_a3_0_o2_0_Z),
	.Y(config_1_sqmuxa_0_a3_0_o2_0_RNIBE971_Z)
);
defparam config_1_sqmuxa_0_a3_0_o2_0_RNIBE971.INIT=16'h0A08;
  CFG4 un1_presetn_inv_0_o2_0_o4_RNI9RLB2 (
	.A(config_1_sqmuxa_0_a3_0_o2_0_RNIBE971_Z),
	.B(spi_tx_data_152_a0_3),
	.C(N_496),
	.D(un1_presetn),
	.Y(un1_presetn_inv_0_o2_0_o4_RNI9RLB2_Z)
);
defparam un1_presetn_inv_0_o2_0_o4_RNI9RLB2.INIT=16'h00F8;
// @19:133
  CFG4 \component_state_ns_0_0_o2_RNI6HP01[2]  (
	.A(sb_sb_0_STAMP_PENABLE),
	.B(component_state_Z[2]),
	.C(N_296),
	.D(un1_presetn_inv_i_1),
	.Y(un1_presetn_inv_i)
);
defparam \component_state_ns_0_0_o2_RNI6HP01[2] .INIT=16'h3B00;
// @19:133
  CFG3 un1_presetn_inv_0_0_o2_RNI19MB (
	.A(N_317),
	.B(un1_presetn),
	.C(component_state_Z[2]),
	.Y(un1_presetn_inv_i_1)
);
defparam un1_presetn_inv_0_0_o2_RNI19MB.INIT=8'h31;
// @19:133
  CFG2 un1_component_state_6_0_0_a4_0_0 (
	.A(component_state_Z[4]),
	.B(component_state_Z[3]),
	.Y(un1_component_state_6_0_0_a4_0_0_Z)
);
defparam un1_component_state_6_0_0_a4_0_0.INIT=4'hE;
// @19:133
  CFG2 N_117_i_0_a2_0 (
	.A(sb_sb_0_STAMP_PADDR[3]),
	.B(sb_sb_0_STAMP_PADDR[4]),
	.Y(N_117_i_0_a2_0_Z)
);
defparam N_117_i_0_a2_0.INIT=4'h8;
  CFG2 \config_RNI2LT7[1]  (
	.A(component_state_Z[4]),
	.B(config_Z[1]),
	.Y(N_496)
);
defparam \config_RNI2LT7[1] .INIT=4'h8;
// @19:133
  CFG2 un1_presetn_inv_0_o2_0_o4 (
	.A(AND2_0_Y),
	.B(config_Z[0]),
	.Y(un1_presetn)
);
defparam un1_presetn_inv_0_o2_0_o4.INIT=4'hD;
// @19:179
  CFG2 spi_request_for_2_sqmuxa_0_a2_0_o2 (
	.A(stamp0_ready_dms1_c),
	.B(stamp0_ready_dms2_c),
	.Y(N_295)
);
defparam spi_request_for_2_sqmuxa_0_a2_0_o2.INIT=4'h7;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[14]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[14]),
	.Y(N_352)
);
defparam \un1_spi_rx_data_iv_0_0_a4[14] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_RNO[9]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[9]),
	.Y(spi_rx_data_m[9])
);
defparam \un1_spi_rx_data_iv_RNO[9] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_RNO[7]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[7]),
	.Y(spi_rx_data_m[7])
);
defparam \un1_spi_rx_data_iv_RNO[7] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_RNO[6]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[6]),
	.Y(spi_rx_data_m[6])
);
defparam \un1_spi_rx_data_iv_RNO[6] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_RNO[2]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[2]),
	.Y(spi_rx_data_m[2])
);
defparam \un1_spi_rx_data_iv_RNO[2] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_RNO[1]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[1]),
	.Y(spi_rx_data_m[1])
);
defparam \un1_spi_rx_data_iv_RNO[1] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_RNO[0]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[0]),
	.Y(spi_rx_data_m[0])
);
defparam \un1_spi_rx_data_iv_RNO[0] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[12]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[12]),
	.Y(N_342)
);
defparam \un1_spi_rx_data_iv_0_0_a4[12] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[15]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[15]),
	.Y(N_347)
);
defparam \un1_spi_rx_data_iv_0_0_a4[15] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[4]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[4]),
	.Y(N_395)
);
defparam \un1_spi_rx_data_iv_0_0_a4[4] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[5]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[5]),
	.Y(N_400)
);
defparam \un1_spi_rx_data_iv_0_0_a4[5] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[10]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[10]),
	.Y(N_405)
);
defparam \un1_spi_rx_data_iv_0_0_a4[10] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[8]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[8]),
	.Y(N_410)
);
defparam \un1_spi_rx_data_iv_0_0_a4[8] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4[11]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[11]),
	.Y(N_414)
);
defparam \un1_spi_rx_data_iv_0_0_a4[11] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4_0[3]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[3]),
	.Y(N_438)
);
defparam \un1_spi_rx_data_iv_0_0_a4_0[3] .INIT=4'h8;
// @19:133
  CFG2 \un1_spi_rx_data_iv_0_0_a4_0[13]  (
	.A(un1_paddr_inv_i),
	.B(spi_rx_data[13]),
	.Y(N_443)
);
defparam \un1_spi_rx_data_iv_0_0_a4_0[13] .INIT=4'h8;
// @19:157
  CFG2 un1_spi_enable_0_sqmuxa_1_0_0_a4 (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(N_452)
);
defparam un1_spi_enable_0_sqmuxa_1_0_0_a4.INIT=4'h8;
// @19:133
  CFG2 \component_state_ns_0_0_a4[3]  (
	.A(spi_busy),
	.B(component_state_Z[1]),
	.Y(N_459)
);
defparam \component_state_ns_0_0_a4[3] .INIT=4'h4;
// @19:354
  CFG2 un29_async_state_0_a2_0_a4 (
	.A(async_state_Z[0]),
	.B(async_state_Z[1]),
	.Y(un29_async_state_0_a2_0_a4_Z)
);
defparam un29_async_state_0_a2_0_a4.INIT=4'h1;
// @19:260
  CFG2 config_1_sqmuxa_0_a3_0_o2_0 (
	.A(sb_sb_0_STAMP_PADDR[4]),
	.B(sb_sb_0_STAMP_PWRITE),
	.Y(N_291)
);
defparam config_1_sqmuxa_0_a3_0_o2_0.INIT=4'hB;
// @19:358
  CFG2 request_resync_0_sqmuxa_i_o4 (
	.A(async_state_Z[0]),
	.B(async_state_Z[1]),
	.Y(N_297)
);
defparam request_resync_0_sqmuxa_i_o4.INIT=4'hD;
// @19:133
  CFG3 apb_spi_finished_1_sqmuxa_0_273_a2_0_a2_0_a4 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(N_294_i),
	.Y(apb_spi_finished_1_sqmuxa_3)
);
defparam apb_spi_finished_1_sqmuxa_0_273_a2_0_a2_0_a4.INIT=8'h80;
// @19:163
  CFG3 new_avail_0_sqmuxa_1_0_a2_0_a4 (
	.A(status_dms2_newVal_Z),
	.B(status_dms1_newVal_Z),
	.C(N_496),
	.Y(new_avail_0_sqmuxa_1)
);
defparam new_avail_0_sqmuxa_1_0_a2_0_a4.INIT=8'h80;
// @19:179
  CFG3 spi_request_for_1_sqmuxa_0_a2_0_a4 (
	.A(stamp0_ready_dms2_c),
	.B(stamp0_ready_dms1_c),
	.C(N_496),
	.Y(spi_request_for_1_sqmuxa)
);
defparam spi_request_for_1_sqmuxa_0_a2_0_a4.INIT=8'h40;
  CFG4 \component_state_RNIQL2O[2]  (
	.A(component_state_Z[2]),
	.B(sb_sb_0_STAMP_PENABLE),
	.C(sb_sb_0_STAMP_PADDR[3]),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(spi_tx_data_152_a0_3)
);
defparam \component_state_RNIQL2O[2] .INIT=16'h0008;
// @19:179
  CFG2 spi_request_for_0_sqmuxa_0_a2_0_a4 (
	.A(N_496),
	.B(stamp0_ready_dms1_c),
	.Y(spi_request_for_0_sqmuxa)
);
defparam spi_request_for_0_sqmuxa_0_a2_0_a4.INIT=4'h2;
// @19:133
  CFG3 \PRDATA_RNO_0[31]  (
	.A(sb_sb_0_STAMP_PADDR[5]),
	.B(dummy_Z[31]),
	.C(sb_sb_0_STAMP_PADDR[3]),
	.Y(dummy_m[31])
);
defparam \PRDATA_RNO_0[31] .INIT=8'h80;
// @19:133
  CFG3 \component_state_ns_0_0_a4_0[0]  (
	.A(apb_is_atomic_Z),
	.B(component_state_Z[2]),
	.C(sb_sb_0_STAMP_PENABLE),
	.Y(N_449)
);
defparam \component_state_ns_0_0_a4_0[0] .INIT=8'h04;
// @19:133
  CFG3 \component_state_ns_i_i_a2_0_a4[4]  (
	.A(spi_busy),
	.B(component_state_Z[0]),
	.C(component_state_Z[1]),
	.Y(component_state_ns_i_i_a2_0_a4_Z[4])
);
defparam \component_state_ns_i_i_a2_0_a4[4] .INIT=8'hA8;
// @25:278
  CFG3 apb_is_atomic_0_sqmuxa_0_a2_1_a4 (
	.A(un1_presetn),
	.B(component_state_Z[3]),
	.C(sb_sb_0_STAMP_PENABLE),
	.Y(apb_is_atomic_0_sqmuxa)
);
defparam apb_is_atomic_0_sqmuxa_0_a2_1_a4.INIT=8'h40;
// @19:354
  CFG2 \status_async_cycles_3_i_0_o2[1]  (
	.A(N_297),
	.B(status_async_cycles_Z[0]),
	.Y(N_305)
);
defparam \status_async_cycles_3_i_0_o2[1] .INIT=4'hB;
// @19:133
  CFG2 status_dms1_overwrittenVal_RNO (
	.A(component_state_Z[0]),
	.B(status_dms1_newVal_Z),
	.Y(N_174_i)
);
defparam status_dms1_overwrittenVal_RNO.INIT=4'h8;
// @19:133
  CFG2 status_dms2_overwrittenVal_RNO (
	.A(component_state_Z[0]),
	.B(status_dms2_newVal_Z),
	.Y(N_173_i)
);
defparam status_dms2_overwrittenVal_RNO.INIT=4'h8;
// @19:133
  CFG2 status_temp_overwrittenVal_RNO (
	.A(component_state_Z[0]),
	.B(status_temp_newVal_Z),
	.Y(N_172_i)
);
defparam status_temp_overwrittenVal_RNO.INIT=4'h8;
// @19:133
  CFG2 \spi_request_for_RNO[1]  (
	.A(spi_request_for_2_sqmuxa),
	.B(component_state_Z[2]),
	.Y(N_470_i)
);
defparam \spi_request_for_RNO[1] .INIT=4'hE;
// @19:133
  CFG2 \spi_request_for_RNO[0]  (
	.A(spi_request_for_1_sqmuxa),
	.B(component_state_Z[2]),
	.Y(N_469_i)
);
defparam \spi_request_for_RNO[0] .INIT=4'hE;
// @19:260
  CFG4 dummy_1_sqmuxa_0_a3_0_a4_2 (
	.A(sb_sb_0_STAMP_PADDR[5]),
	.B(config_1_sqmuxa_0_a3_0_o2_0_Z),
	.C(sb_sb_0_STAMP_PADDR[0]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(dummy_1_sqmuxa_0_a3_0_a4_2_Z)
);
defparam dummy_1_sqmuxa_0_a3_0_a4_2.INIT=16'h0200;
// @19:260
  CFG4 config_1_sqmuxa_0_a3_0_a4_1 (
	.A(sb_sb_0_STAMP_PADDR[5]),
	.B(config_1_sqmuxa_0_a3_0_o2_0_Z),
	.C(sb_sb_0_STAMP_PADDR[0]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(config_1_sqmuxa_0_a3_0_a4_1_Z)
);
defparam config_1_sqmuxa_0_a3_0_a4_1.INIT=16'h0002;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[11]  (
	.A(config_Z[20]),
	.B(dummy_Z[11]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[11])
);
defparam \un1_spi_rx_data_iv_0_0_0[11] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[12]  (
	.A(config_Z[19]),
	.B(dummy_Z[12]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[12])
);
defparam \un1_spi_rx_data_iv_0_0_0[12] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[4]  (
	.A(config_Z[27]),
	.B(dummy_Z[4]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[4])
);
defparam \un1_spi_rx_data_iv_0_0_0[4] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[15]  (
	.A(config_Z[16]),
	.B(dummy_Z[15]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[15])
);
defparam \un1_spi_rx_data_iv_0_0_0[15] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[14]  (
	.A(config_Z[17]),
	.B(dummy_Z[14]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[14])
);
defparam \un1_spi_rx_data_iv_0_0_0[14] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[3]  (
	.A(config_Z[28]),
	.B(dummy_Z[3]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[3])
);
defparam \un1_spi_rx_data_iv_0_0_0[3] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[9]  (
	.A(config_Z[22]),
	.B(dummy_Z[9]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[9])
);
defparam \un1_spi_rx_data_iv_0[9] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[5]  (
	.A(config_Z[26]),
	.B(dummy_Z[5]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[5])
);
defparam \un1_spi_rx_data_iv_0_0_0[5] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[13]  (
	.A(config_Z[18]),
	.B(dummy_Z[13]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[13])
);
defparam \un1_spi_rx_data_iv_0_0_0[13] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[10]  (
	.A(config_Z[21]),
	.B(dummy_Z[10]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[10])
);
defparam \un1_spi_rx_data_iv_0_0_0[10] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[6]  (
	.A(config_Z[25]),
	.B(dummy_Z[6]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[6])
);
defparam \un1_spi_rx_data_iv_0[6] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[7]  (
	.A(config_Z[24]),
	.B(dummy_Z[7]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[7])
);
defparam \un1_spi_rx_data_iv_0[7] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[8]  (
	.A(config_Z[23]),
	.B(dummy_Z[8]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[8])
);
defparam \un1_spi_rx_data_iv_0_0_0[8] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[0]  (
	.A(config_Z[31]),
	.B(dummy_Z[0]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[0])
);
defparam \un1_spi_rx_data_iv_0[0] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[1]  (
	.A(config_Z[30]),
	.B(dummy_Z[1]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[1])
);
defparam \un1_spi_rx_data_iv_0[1] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[2]  (
	.A(config_Z[29]),
	.B(dummy_Z[2]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[2])
);
defparam \un1_spi_rx_data_iv_0[2] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[27]  (
	.A(config_Z[4]),
	.B(dummy_Z[27]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[27])
);
defparam \un1_spi_rx_data_iv_0_0_0[27] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[28]  (
	.A(config_Z[3]),
	.B(dummy_Z[28]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[28])
);
defparam \un1_spi_rx_data_iv_0_0_0[28] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[25]  (
	.A(config_Z[6]),
	.B(dummy_Z[25]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[25])
);
defparam \un1_spi_rx_data_iv_0_0_0[25] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[23]  (
	.A(config_Z[8]),
	.B(dummy_Z[23]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[23])
);
defparam \un1_spi_rx_data_iv_0_0_0[23] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[29]  (
	.A(config_Z[2]),
	.B(dummy_Z[29]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[29])
);
defparam \un1_spi_rx_data_iv_0_0_0[29] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[26]  (
	.A(config_Z[5]),
	.B(dummy_Z[26]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[26])
);
defparam \un1_spi_rx_data_iv_0[26] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[16]  (
	.A(config_Z[15]),
	.B(dummy_Z[16]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[16])
);
defparam \un1_spi_rx_data_iv_0_0_0[16] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[30]  (
	.A(config_Z[1]),
	.B(dummy_Z[30]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[30])
);
defparam \un1_spi_rx_data_iv_0[30] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[17]  (
	.A(config_Z[14]),
	.B(dummy_Z[17]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[17])
);
defparam \un1_spi_rx_data_iv_0_0_0[17] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[20]  (
	.A(config_Z[11]),
	.B(dummy_Z[20]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[20])
);
defparam \un1_spi_rx_data_iv_0_0_0[20] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[22]  (
	.A(config_Z[9]),
	.B(dummy_Z[22]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[22])
);
defparam \un1_spi_rx_data_iv_0_0_0[22] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0[24]  (
	.A(config_Z[7]),
	.B(dummy_Z[24]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_Z[24])
);
defparam \un1_spi_rx_data_iv_0[24] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[21]  (
	.A(config_Z[10]),
	.B(dummy_Z[21]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[21])
);
defparam \un1_spi_rx_data_iv_0_0_0[21] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[19]  (
	.A(config_Z[12]),
	.B(dummy_Z[19]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[19])
);
defparam \un1_spi_rx_data_iv_0_0_0[19] .INIT=16'hC0A0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_0[18]  (
	.A(config_Z[13]),
	.B(dummy_Z[18]),
	.C(sb_sb_0_STAMP_PADDR[5]),
	.D(sb_sb_0_STAMP_PADDR[3]),
	.Y(un1_spi_rx_data_iv_0_0_0_Z[18])
);
defparam \un1_spi_rx_data_iv_0_0_0[18] .INIT=16'hC0A0;
// @19:354
  CFG2 \async_state_12_f0_0_0_a4_0_0[1]  (
	.A(N_302),
	.B(async_state_Z[0]),
	.Y(async_state_12_f0_0_0_a4_0_0_Z[1])
);
defparam \async_state_12_f0_0_0_a4_0_0[1] .INIT=4'h4;
// @19:133
  CFG3 \component_state_ns_0_0_0[0]  (
	.A(spi_request_for_Z[0]),
	.B(N_302),
	.C(N_294_i),
	.Y(component_state_ns_0_0_0_Z[0])
);
defparam \component_state_ns_0_0_0[0] .INIT=8'h73;
// @19:133
  CFG4 \component_state_ns_0_0_0[1]  (
	.A(apb_is_atomic_Z),
	.B(component_state_Z[3]),
	.C(component_state_Z[2]),
	.D(sb_sb_0_STAMP_PENABLE),
	.Y(component_state_ns_0_0_0_Z[1])
);
defparam \component_state_ns_0_0_0[1] .INIT=16'h00EC;
// @19:310
  CFG4 un1_paddr_inv_0_a3_0_a4 (
	.A(sb_sb_0_STAMP_PADDR[5]),
	.B(config_1_sqmuxa_0_a3_0_o2_0_Z),
	.C(sb_sb_0_STAMP_PADDR[4]),
	.D(sb_sb_0_STAMP_PADDR[0]),
	.Y(un1_paddr_inv_i)
);
defparam un1_paddr_inv_0_a3_0_a4.INIT=16'h0001;
// @19:157
  CFG3 un1_spi_dms1_cs_0_sqmuxa_2_0_0_a2 (
	.A(N_291),
	.B(spi_tx_data_152_a0_3),
	.C(apb_spi_finished_Z),
	.Y(N_524)
);
defparam un1_spi_dms1_cs_0_sqmuxa_2_0_0_a2.INIT=8'h04;
// @19:260
  CFG4 async_state_0_sqmuxa_1_0_a2_0_a4 (
	.A(N_297),
	.B(sb_sb_0_STAMP_PENABLE),
	.C(apb_is_reset_Z),
	.D(component_state_Z[2]),
	.Y(async_state_0_sqmuxa_1)
);
defparam async_state_0_sqmuxa_1_0_a2_0_a4.INIT=16'h1000;
// @19:133
  CFG3 \PRDATA_RNO_1[31]  (
	.A(measurement_temp_Z[15]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(measurement_temp_m[15])
);
defparam \PRDATA_RNO_1[31] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_RNO[30]  (
	.A(measurement_temp_Z[14]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(measurement_temp_m[14])
);
defparam \un1_spi_rx_data_iv_RNO[30] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_RNO[26]  (
	.A(measurement_temp_Z[10]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(measurement_temp_m[10])
);
defparam \un1_spi_rx_data_iv_RNO[26] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_RNO[24]  (
	.A(measurement_temp_Z[8]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(measurement_temp_m[8])
);
defparam \un1_spi_rx_data_iv_RNO[24] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[18]  (
	.A(measurement_temp_Z[2]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_360)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[18] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[16]  (
	.A(measurement_temp_Z[0]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_364)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[16] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[21]  (
	.A(measurement_temp_Z[5]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_368)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[21] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[20]  (
	.A(measurement_temp_Z[4]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_372)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[20] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[19]  (
	.A(measurement_temp_Z[3]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_376)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[19] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[23]  (
	.A(measurement_temp_Z[7]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_380)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[23] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[22]  (
	.A(measurement_temp_Z[6]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_384)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[22] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[28]  (
	.A(measurement_temp_Z[12]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_388)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[28] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[17]  (
	.A(measurement_temp_Z[1]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_422)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[17] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[27]  (
	.A(measurement_temp_Z[11]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_426)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[27] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[25]  (
	.A(measurement_temp_Z[9]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_430)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[25] .INIT=8'h20;
// @19:133
  CFG3 \un1_spi_rx_data_iv_0_0_a4_2[29]  (
	.A(measurement_temp_Z[13]),
	.B(sb_sb_0_STAMP_PADDR[5]),
	.C(N_117_i_0_a2_0_Z),
	.Y(N_434)
);
defparam \un1_spi_rx_data_iv_0_0_a4_2[29] .INIT=8'h20;
// @19:157
  CFG3 un1_new_avail_0_sqmuxa_3_0_0_a2 (
	.A(spi_request_for_Z[1]),
	.B(spi_request_for_Z[0]),
	.C(N_294_i),
	.Y(status_temp_newVal_1_sqmuxa)
);
defparam un1_new_avail_0_sqmuxa_3_0_0_a2.INIT=8'h20;
// @19:157
  CFG4 un1_component_state_3_i_0_0 (
	.A(apb_is_reset_Z),
	.B(component_state_Z[4]),
	.C(component_state_Z[2]),
	.D(sb_sb_0_STAMP_PENABLE),
	.Y(un1_component_state_3_i_0_0_Z)
);
defparam un1_component_state_3_i_0_0.INIT=16'h0CAC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[11]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[11]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_dms2_overwrittenVal_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[11])
);
defparam \un1_spi_rx_data_iv_0_0_1[11] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[12]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[12]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_dms1_overwrittenVal_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[12])
);
defparam \un1_spi_rx_data_iv_0_0_1[12] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[4]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[4]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_async_cycles_Z[1]),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[4])
);
defparam \un1_spi_rx_data_iv_0_0_1[4] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[15]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[15]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_dms1_newVal_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[15])
);
defparam \un1_spi_rx_data_iv_0_0_1[15] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[14]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[14]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_dms2_newVal_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[14])
);
defparam \un1_spi_rx_data_iv_0_0_1[14] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[3]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[3]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_async_cycles_Z[0]),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[3])
);
defparam \un1_spi_rx_data_iv_0_0_1[3] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_1[9]  (
	.A(un1_spi_rx_data_iv_0_Z[9]),
	.B(N_117_i_0_a2_0_Z),
	.C(request_resync_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_1_Z[9])
);
defparam \un1_spi_rx_data_iv_1[9] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[5]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[5]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_async_cycles_Z[2]),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[5])
);
defparam \un1_spi_rx_data_iv_0_0_1[5] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[13]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[13]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_temp_newVal_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[13])
);
defparam \un1_spi_rx_data_iv_0_0_1[13] .INIT=16'hAAEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0_1[10]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[10]),
	.B(N_117_i_0_a2_0_Z),
	.C(status_temp_overwrittenVal_Z),
	.D(sb_sb_0_STAMP_PADDR[5]),
	.Y(un1_spi_rx_data_iv_0_0_1_Z[10])
);
defparam \un1_spi_rx_data_iv_0_0_1[10] .INIT=16'hAAEA;
// @19:133
  CFG4 un1_presetn_inv_0_0_o2 (
	.A(config_Z[1]),
	.B(component_state_Z[4]),
	.C(stamp0_ready_temp_c),
	.D(N_295),
	.Y(N_317)
);
defparam un1_presetn_inv_0_0_o2.INIT=16'h77F7;
// @19:157
  CFG4 un1_new_avail_0_sqmuxa_2_0_0 (
	.A(apb_is_reset_Z),
	.B(component_state_Z[2]),
	.C(status_dms1_newVal_0_sqmuxa),
	.D(sb_sb_0_STAMP_PENABLE),
	.Y(un1_new_avail_0_sqmuxa_2_0_0_Z)
);
defparam un1_new_avail_0_sqmuxa_2_0_0.INIT=16'hF0F8;
// @19:157
  CFG4 un1_new_avail_0_sqmuxa_1_0_0 (
	.A(apb_is_reset_Z),
	.B(component_state_Z[2]),
	.C(status_dms2_newVal_1_sqmuxa),
	.D(sb_sb_0_STAMP_PENABLE),
	.Y(un1_new_avail_0_sqmuxa_1_0_0_Z)
);
defparam un1_new_avail_0_sqmuxa_1_0_0.INIT=16'hF0F8;
// @19:133
  CFG2 un2_presetn_2_0_a2_0_a4 (
	.A(un1_presetn),
	.B(status_dms2_newVal_1_sqmuxa),
	.Y(un2_presetn_2_0_a2_0_a4_Z)
);
defparam un2_presetn_2_0_a2_0_a4.INIT=4'h4;
// @19:133
  CFG2 un2_presetn_3_0_a2_0_a4 (
	.A(un1_presetn),
	.B(status_dms1_newVal_0_sqmuxa),
	.Y(un2_presetn_3_0_a2_0_a4_Z)
);
defparam un2_presetn_3_0_a2_0_a4.INIT=4'h4;
// @19:133
  CFG4 \component_state_ns_0_0_a4_1[0]  (
	.A(config_Z[1]),
	.B(component_state_Z[4]),
	.C(stamp0_ready_temp_c),
	.D(N_295),
	.Y(N_448_1)
);
defparam \component_state_ns_0_0_a4_1[0] .INIT=16'h44C4;
// @19:133
  CFG4 un1_apb_is_atomic_0_sqmuxa_0_a2_0_a4 (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_1_sqmuxa_3),
	.C(sb_sb_0_STAMP_PENABLE),
	.D(un1_presetn),
	.Y(un1_apb_is_atomic_0_sqmuxa_0_a2_0_a4_Z)
);
defparam un1_apb_is_atomic_0_sqmuxa_0_a2_0_a4.INIT=16'h00EC;
// @19:133
  CFG2 un2_presetn_4_0_a2_0_a4 (
	.A(un1_presetn),
	.B(status_temp_newVal_1_sqmuxa),
	.Y(un2_presetn_4_0_a2_0_a4_Z)
);
defparam un2_presetn_4_0_a2_0_a4.INIT=4'h4;
// @19:157
  CFG4 un1_new_avail_0_sqmuxa_3_0_0 (
	.A(apb_is_reset_Z),
	.B(component_state_Z[2]),
	.C(status_temp_newVal_1_sqmuxa),
	.D(sb_sb_0_STAMP_PENABLE),
	.Y(un1_new_avail_0_sqmuxa_3_0_0_Z)
);
defparam un1_new_avail_0_sqmuxa_3_0_0.INIT=16'hF0F8;
// @19:133
  CFG3 \status_async_cycles_RNO[0]  (
	.A(status_async_cycles_Z[0]),
	.B(un29_async_state_0_a2_0_a4_Z),
	.C(N_297),
	.Y(N_114_i)
);
defparam \status_async_cycles_RNO[0] .INIT=8'h21;
// @19:354
  CFG4 \status_async_cycles_RNIVV79[2]  (
	.A(status_async_cycles_Z[2]),
	.B(status_async_cycles_Z[1]),
	.C(status_async_cycles_Z[0]),
	.D(N_297),
	.Y(N_283_i)
);
defparam \status_async_cycles_RNIVV79[2] .INIT=16'h00A8;
// @19:354
  CFG4 \async_state_RNO_0[0]  (
	.A(N_302),
	.B(N_283_i),
	.C(async_state_Z[1]),
	.D(async_state_Z[0]),
	.Y(async_state_12_i_0_1[0])
);
defparam \async_state_RNO_0[0] .INIT=16'hCDFE;
// @19:260
  CFG4 config_1_sqmuxa_0_a3_0_a4 (
	.A(config_1_sqmuxa_0_a3_0_a4_0_Z),
	.B(config_1_sqmuxa_0_a3_0_a4_1_Z),
	.C(un1_paddr_inv_1_i),
	.D(un1_paddr_inv_i),
	.Y(config_1_sqmuxa)
);
defparam config_1_sqmuxa_0_a3_0_a4.INIT=16'h0008;
// @19:260
  CFG4 dummy_1_sqmuxa_0_a3_0_a4 (
	.A(dummy_1_sqmuxa_0_a3_0_a4_1_Z),
	.B(dummy_1_sqmuxa_0_a3_0_a4_2_Z),
	.C(un1_paddr_inv_i),
	.D(un1_paddr_inv_1_i),
	.Y(dummy_1_sqmuxa)
);
defparam dummy_1_sqmuxa_0_a3_0_a4.INIT=16'h0008;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[18]  (
	.A(measurement_dms1_Z[2]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[18]),
	.C(N_360),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[18])
);
defparam \un1_spi_rx_data_iv_0_0[18] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[16]  (
	.A(measurement_dms1_Z[0]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[16]),
	.C(N_364),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[16])
);
defparam \un1_spi_rx_data_iv_0_0[16] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[21]  (
	.A(measurement_dms1_Z[5]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[21]),
	.C(N_368),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[21])
);
defparam \un1_spi_rx_data_iv_0_0[21] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[20]  (
	.A(measurement_dms1_Z[4]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[20]),
	.C(N_372),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[20])
);
defparam \un1_spi_rx_data_iv_0_0[20] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[19]  (
	.A(measurement_dms1_Z[3]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[19]),
	.C(N_376),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[19])
);
defparam \un1_spi_rx_data_iv_0_0[19] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[23]  (
	.A(measurement_dms1_Z[7]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[23]),
	.C(N_380),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[23])
);
defparam \un1_spi_rx_data_iv_0_0[23] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[22]  (
	.A(measurement_dms1_Z[6]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[22]),
	.C(N_384),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[22])
);
defparam \un1_spi_rx_data_iv_0_0[22] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[28]  (
	.A(measurement_dms1_Z[12]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[28]),
	.C(N_388),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[28])
);
defparam \un1_spi_rx_data_iv_0_0[28] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[8]  (
	.A(un1_spi_rx_data_iv_0_0_0_Z[8]),
	.B(measurement_dms2_Z[8]),
	.C(N_410),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[8])
);
defparam \un1_spi_rx_data_iv_0_0[8] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[17]  (
	.A(measurement_dms1_Z[1]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[17]),
	.C(N_422),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[17])
);
defparam \un1_spi_rx_data_iv_0_0[17] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[27]  (
	.A(measurement_dms1_Z[11]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[27]),
	.C(N_426),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[27])
);
defparam \un1_spi_rx_data_iv_0_0[27] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[25]  (
	.A(measurement_dms1_Z[9]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[25]),
	.C(N_430),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[25])
);
defparam \un1_spi_rx_data_iv_0_0[25] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[29]  (
	.A(measurement_dms1_Z[13]),
	.B(un1_spi_rx_data_iv_0_0_0_Z[29]),
	.C(N_434),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[29])
);
defparam \un1_spi_rx_data_iv_0_0[29] .INIT=16'hFEFC;
// @19:133
  CFG4 \un1_spi_rx_data_iv[30]  (
	.A(measurement_temp_m[14]),
	.B(un1_paddr_inv_1_i),
	.C(measurement_dms1_Z[14]),
	.D(un1_spi_rx_data_iv_0_Z[30]),
	.Y(un1_spi_rx_data_iv_Z[30])
);
defparam \un1_spi_rx_data_iv[30] .INIT=16'hFFEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv[26]  (
	.A(measurement_temp_m[10]),
	.B(un1_paddr_inv_1_i),
	.C(measurement_dms1_Z[10]),
	.D(un1_spi_rx_data_iv_0_Z[26]),
	.Y(un1_spi_rx_data_iv_Z[26])
);
defparam \un1_spi_rx_data_iv[26] .INIT=16'hFFEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv[24]  (
	.A(measurement_temp_m[8]),
	.B(un1_paddr_inv_1_i),
	.C(measurement_dms1_Z[8]),
	.D(un1_spi_rx_data_iv_0_Z[24]),
	.Y(un1_spi_rx_data_iv_Z[24])
);
defparam \un1_spi_rx_data_iv[24] .INIT=16'hFFEA;
// @19:133
  CFG4 \un1_spi_rx_data_iv[6]  (
	.A(un1_paddr_inv_1_i),
	.B(spi_rx_data_m[6]),
	.C(measurement_dms2_Z[6]),
	.D(un1_spi_rx_data_iv_0_Z[6]),
	.Y(un1_spi_rx_data_iv_Z[6])
);
defparam \un1_spi_rx_data_iv[6] .INIT=16'hFFEC;
// @19:133
  CFG4 \un1_spi_rx_data_iv[7]  (
	.A(un1_paddr_inv_1_i),
	.B(spi_rx_data_m[7]),
	.C(measurement_dms2_Z[7]),
	.D(un1_spi_rx_data_iv_0_Z[7]),
	.Y(un1_spi_rx_data_iv_Z[7])
);
defparam \un1_spi_rx_data_iv[7] .INIT=16'hFFEC;
// @19:133
  CFG4 \un1_spi_rx_data_iv[0]  (
	.A(un1_paddr_inv_1_i),
	.B(spi_rx_data_m[0]),
	.C(measurement_dms2_Z[0]),
	.D(un1_spi_rx_data_iv_0_Z[0]),
	.Y(un1_spi_rx_data_iv_Z[0])
);
defparam \un1_spi_rx_data_iv[0] .INIT=16'hFFEC;
// @19:133
  CFG4 \un1_spi_rx_data_iv[1]  (
	.A(un1_paddr_inv_1_i),
	.B(spi_rx_data_m[1]),
	.C(measurement_dms2_Z[1]),
	.D(un1_spi_rx_data_iv_0_Z[1]),
	.Y(un1_spi_rx_data_iv_Z[1])
);
defparam \un1_spi_rx_data_iv[1] .INIT=16'hFFEC;
// @19:133
  CFG4 \un1_spi_rx_data_iv[2]  (
	.A(un1_paddr_inv_1_i),
	.B(spi_rx_data_m[2]),
	.C(measurement_dms2_Z[2]),
	.D(un1_spi_rx_data_iv_0_Z[2]),
	.Y(un1_spi_rx_data_iv_Z[2])
);
defparam \un1_spi_rx_data_iv[2] .INIT=16'hFFEC;
// @19:354
  CFG4 \async_state_12_f0_0_0[1]  (
	.A(async_state_12_f0_0_0_a4_0_0_Z[1]),
	.B(async_state_Z[1]),
	.C(async_state_0_sqmuxa_1),
	.D(N_283_i),
	.Y(async_state_12[1])
);
defparam \async_state_12_f0_0_0[1] .INIT=16'hFF0E;
// @19:157
  CFG4 un1_spi_dms1_cs_0_sqmuxa_2_0_0 (
	.A(spi_request_for_2_sqmuxa),
	.B(N_294_i),
	.C(N_524),
	.D(sb_sb_0_STAMP_PADDR[2]),
	.Y(un1_spi_dms1_cs_0_sqmuxa_2_0_0_Z)
);
defparam un1_spi_dms1_cs_0_sqmuxa_2_0_0.INIT=16'hFEEE;
// @19:157
  CFG4 un1_spi_dms1_cs_0_sqmuxa_0_0 (
	.A(spi_request_for_1_sqmuxa),
	.B(N_294_i),
	.C(N_524),
	.D(sb_sb_0_STAMP_PADDR[1]),
	.Y(un1_spi_dms1_cs_0_sqmuxa_0_0_Z)
);
defparam un1_spi_dms1_cs_0_sqmuxa_0_0.INIT=16'hFEEE;
// @19:157
  CFG4 un1_spi_dms1_cs_0_sqmuxa_1_0_0 (
	.A(spi_request_for_0_sqmuxa),
	.B(N_294_i),
	.C(N_524),
	.D(sb_sb_0_STAMP_PADDR[0]),
	.Y(un1_spi_dms1_cs_0_sqmuxa_1_0_0_Z)
);
defparam un1_spi_dms1_cs_0_sqmuxa_1_0_0.INIT=16'hFEEE;
// @19:133
  CFG2 \component_state_ns_0_0_a4[2]  (
	.A(N_296),
	.B(N_306),
	.Y(next_state_2_sqmuxa)
);
defparam \component_state_ns_0_0_a4[2] .INIT=4'h2;
// @19:133
  CFG3 \status_async_cycles_RNO[1]  (
	.A(status_async_cycles_Z[1]),
	.B(un29_async_state_0_a2_0_a4_Z),
	.C(N_305),
	.Y(N_113_i)
);
defparam \status_async_cycles_RNO[1] .INIT=8'h21;
// @19:133
  CFG4 un1_component_state_6_0_0_a4_0 (
	.A(sb_sb_0_STAMP_PENABLE),
	.B(N_296),
	.C(component_state_Z[2]),
	.D(un1_component_state_6_0_0_a4_0_0_Z),
	.Y(un1_component_state_6_0_0_a4_0_Z)
);
defparam un1_component_state_6_0_0_a4_0.INIT=16'hFFD0;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[12]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[12]),
	.B(measurement_dms2_Z[12]),
	.C(N_342),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[12])
);
defparam \un1_spi_rx_data_iv_0_0[12] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[15]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[15]),
	.B(measurement_dms2_Z[15]),
	.C(N_347),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[15])
);
defparam \un1_spi_rx_data_iv_0_0[15] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[4]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[4]),
	.B(measurement_dms2_Z[4]),
	.C(N_395),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[4])
);
defparam \un1_spi_rx_data_iv_0_0[4] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[5]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[5]),
	.B(measurement_dms2_Z[5]),
	.C(N_400),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[5])
);
defparam \un1_spi_rx_data_iv_0_0[5] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[10]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[10]),
	.B(measurement_dms2_Z[10]),
	.C(N_405),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[10])
);
defparam \un1_spi_rx_data_iv_0_0[10] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[11]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[11]),
	.B(measurement_dms2_Z[11]),
	.C(N_414),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[11])
);
defparam \un1_spi_rx_data_iv_0_0[11] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[3]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[3]),
	.B(measurement_dms2_Z[3]),
	.C(N_438),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[3])
);
defparam \un1_spi_rx_data_iv_0_0[3] .INIT=16'hFEFA;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[13]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[13]),
	.B(measurement_dms2_Z[13]),
	.C(N_443),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data_iv_0_0_Z[13])
);
defparam \un1_spi_rx_data_iv_0_0[13] .INIT=16'hFEFA;
// @19:133
  CFG4 \component_state_ns_0_0[0]  (
	.A(N_448_1),
	.B(component_state_ns_0_0_0_Z[0]),
	.C(N_449),
	.D(sb_sb_0_STAMP_PSELx),
	.Y(component_state_ns[0])
);
defparam \component_state_ns_0_0[0] .INIT=16'hFCFE;
// @19:133
  CFG4 \un1_spi_rx_data_iv[9]  (
	.A(un1_paddr_inv_1_i),
	.B(spi_rx_data_m[9]),
	.C(measurement_dms2_Z[9]),
	.D(un1_spi_rx_data_iv_1_Z[9]),
	.Y(un1_spi_rx_data_iv_Z[9])
);
defparam \un1_spi_rx_data_iv[9] .INIT=16'hFFEC;
// @19:133
  CFG3 \component_state_ns_0_0[1]  (
	.A(N_448_1),
	.B(component_state_ns_0_0_0_Z[1]),
	.C(sb_sb_0_STAMP_PSELx),
	.Y(component_state_ns[1])
);
defparam \component_state_ns_0_0[1] .INIT=8'hEC;
// @19:133
  CFG4 \un1_spi_rx_data_iv_0_0[14]  (
	.A(un1_spi_rx_data_iv_0_0_1_Z[14]),
	.B(measurement_dms2_Z[14]),
	.C(N_352),
	.D(un1_paddr_inv_1_i),
	.Y(un1_spi_rx_data[14])
);
defparam \un1_spi_rx_data_iv_0_0[14] .INIT=16'hFEFA;
// @19:133
  CFG3 un1_presetn_inv_2_0_i_tz_0 (
	.A(un1_presetn_inv_2_0_i_tz_0_0_Z),
	.B(N_296),
	.C(N_496),
	.Y(N_241)
);
defparam un1_presetn_inv_2_0_i_tz_0.INIT=8'hA2;
// @19:133
  CFG4 \component_state_ns_0_0[2]  (
	.A(component_state_Z[3]),
	.B(apb_spi_finished_1_sqmuxa_3),
	.C(sb_sb_0_STAMP_PENABLE),
	.D(next_state_2_sqmuxa),
	.Y(component_state_ns[2])
);
defparam \component_state_ns_0_0[2] .INIT=16'hFFEC;
// @19:157
  CFG3 un1_spi_enable_0_sqmuxa_1_0_o2_0_o4 (
	.A(N_317),
	.B(N_306),
	.C(N_296),
	.Y(un1_spi_enable_0_sqmuxa_1_0_o2_0_o4_Z)
);
defparam un1_spi_enable_0_sqmuxa_1_0_o2_0_o4.INIT=8'h57;
// @19:133
  CFG4 \PRDATA_RNO[31]  (
	.A(dummy_m[31]),
	.B(measurement_dms1_Z[15]),
	.C(un1_paddr_inv_1_i),
	.D(measurement_temp_m[15]),
	.Y(N_675_i)
);
defparam \PRDATA_RNO[31] .INIT=16'hFFEA;
// @19:133
  CFG4 \status_async_cycles_RNO[2]  (
	.A(status_async_cycles_Z[2]),
	.B(status_async_cycles_Z[1]),
	.C(un29_async_state_0_a2_0_a4_Z),
	.D(N_305),
	.Y(N_112_i)
);
defparam \status_async_cycles_RNO[2] .INIT=16'h0A06;
// @19:133
  CFG2 \async_state_RNO[0]  (
	.A(async_state_0_sqmuxa_1),
	.B(async_state_12_i_0_1[0]),
	.Y(N_171_i)
);
defparam \async_state_RNO[0] .INIT=4'h1;
// @19:133
  CFG4 \component_state_ns_0_0[3]  (
	.A(N_459),
	.B(N_317),
	.C(N_306),
	.D(N_296),
	.Y(component_state_ns[3])
);
defparam \component_state_ns_0_0[3] .INIT=16'hBBBF;
// @19:133
  CFG4 spi_enable_RNO (
	.A(N_452),
	.B(N_317),
	.C(N_306),
	.D(N_296),
	.Y(un1_N_4_mux_i)
);
defparam spi_enable_RNO.INIT=16'hBBBF;
// @19:106
  spi_master spi (
	.spi_tx_data(spi_tx_data_Z[15:0]),
	.component_state_0(component_state_Z[0]),
	.spi_rx_data(spi_rx_data[15:0]),
	.N_294_i(N_294_i),
	.enable(enable),
	.spi_busy(spi_busy),
	.mosi_cl_1z(mosi_cl),
	.mosi_1_1z(mosi_1),
	.AND2_0_Y(AND2_0_Y),
	.stamp0_spi_clock_c(stamp0_spi_clock_c),
	.stamp0_spi_miso_c(stamp0_spi_miso_c),
	.sb_sb_0_FIC_0_CLK(sb_sb_0_FIC_0_CLK),
	.AND2_0_Y_arst(AND2_0_Y_arst)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* STAMP */

module sb (
  DAPI_RX,
  DEVRST_N,
  RXSM_LO,
  RXSM_SODS,
  RXSM_SOE,
  SPI_DATASTORAGE_DI,
  TM_RX,
  stamp0_ready_dms1,
  stamp0_ready_dms2,
  stamp0_ready_temp,
  stamp0_spi_miso,
  DAPI_TX,
  LED_HEARTBEAT,
  LED_RECORDING,
  SPI_DATASTORAGE_DO,
  TM_TX,
  adc_resetn,
  adc_start,
  stamp0_spi_clock,
  stamp0_spi_dms1_cs,
  stamp0_spi_dms2_cs,
  stamp0_spi_mosi,
  stamp0_spi_temp_cs,
  SPI_DATASTORAGE_CLK,
  SPI_DATASTORAGE_SS0
)
;
input DAPI_RX ;
input DEVRST_N ;
input RXSM_LO ;
input RXSM_SODS ;
input RXSM_SOE ;
input SPI_DATASTORAGE_DI ;
input TM_RX ;
input stamp0_ready_dms1 ;
input stamp0_ready_dms2 ;
input stamp0_ready_temp ;
input stamp0_spi_miso ;
output DAPI_TX /* synthesis syn_tristate = 1 */ ;
output LED_HEARTBEAT ;
output LED_RECORDING ;
output SPI_DATASTORAGE_DO /* synthesis syn_tristate = 1 */ ;
output TM_TX /* synthesis syn_tristate = 1 */ ;
output adc_resetn ;
output adc_start ;
output stamp0_spi_clock ;
output stamp0_spi_dms1_cs ;
output stamp0_spi_dms2_cs ;
output stamp0_spi_mosi ;
output stamp0_spi_temp_cs ;
inout SPI_DATASTORAGE_CLK /* synthesis syn_tristate = 1 */ ;
inout SPI_DATASTORAGE_SS0 /* synthesis syn_tristate = 1 */ ;
wire DAPI_RX ;
wire DEVRST_N ;
wire RXSM_LO ;
wire RXSM_SODS ;
wire RXSM_SOE ;
wire SPI_DATASTORAGE_DI ;
wire TM_RX ;
wire stamp0_ready_dms1 ;
wire stamp0_ready_dms2 ;
wire stamp0_ready_temp ;
wire stamp0_spi_miso ;
wire DAPI_TX ;
wire LED_HEARTBEAT ;
wire LED_RECORDING ;
wire SPI_DATASTORAGE_DO ;
wire TM_TX ;
wire adc_resetn ;
wire adc_start ;
wire stamp0_spi_clock ;
wire stamp0_spi_dms1_cs ;
wire stamp0_spi_dms2_cs ;
wire stamp0_spi_mosi ;
wire stamp0_spi_temp_cs ;
wire SPI_DATASTORAGE_CLK ;
wire SPI_DATASTORAGE_SS0 ;
wire [31:0] sb_sb_0_STAMP_PRDATA;
wire [7:0] sb_sb_0_STAMP_PADDR;
wire [31:0] sb_sb_0_STAMP_PWDATA;
wire INV_0_Y ;
wire sb_sb_0_GPIO_3_M2F ;
wire sb_sb_0_MSS_READY ;
wire VCC ;
wire STAMP_0_new_avail ;
wire GND ;
wire sb_sb_0_STAMP_PREADY ;
wire sb_sb_0_FIC_0_CLK ;
wire sb_sb_0_STAMP_PENABLE ;
wire sb_sb_0_STAMP_PWRITE ;
wire mosi_1 ;
wire AND2_0_Y_arst ;
wire AND2_0_Y ;
wire \sb_sb_0.POWER_ON_RESET_N  ;
wire sb_sb_0_STAMP_PSELx ;
wire RXSM_LO_c ;
wire RXSM_SODS_c ;
wire RXSM_SOE_c ;
wire stamp0_ready_dms1_c ;
wire stamp0_ready_dms2_c ;
wire stamp0_ready_temp_c ;
wire stamp0_spi_miso_c ;
wire LED_HEARTBEAT_c ;
wire LED_RECORDING_c ;
wire adc_resetn_c ;
wire adc_start_c ;
wire stamp0_spi_clock_c ;
wire stamp0_spi_dms1_cs_c ;
wire stamp0_spi_dms2_cs_c ;
wire stamp0_spi_temp_cs_c ;
wire mosi_cl ;
  CLKINT AND2_0_RNIKOS1 (
	.Y(AND2_0_Y_arst),
	.A(AND2_0_Y)
);
// @25:23
  INBUF RXSM_LO_ibuf (
	.Y(RXSM_LO_c),
	.PAD(RXSM_LO)
);
// @25:24
  INBUF RXSM_SODS_ibuf (
	.Y(RXSM_SODS_c),
	.PAD(RXSM_SODS)
);
// @25:25
  INBUF RXSM_SOE_ibuf (
	.Y(RXSM_SOE_c),
	.PAD(RXSM_SOE)
);
// @25:28
  INBUF stamp0_ready_dms1_ibuf (
	.Y(stamp0_ready_dms1_c),
	.PAD(stamp0_ready_dms1)
);
// @25:29
  INBUF stamp0_ready_dms2_ibuf (
	.Y(stamp0_ready_dms2_c),
	.PAD(stamp0_ready_dms2)
);
// @25:30
  INBUF stamp0_ready_temp_ibuf (
	.Y(stamp0_ready_temp_c),
	.PAD(stamp0_ready_temp)
);
// @25:31
  INBUF stamp0_spi_miso_ibuf (
	.Y(stamp0_spi_miso_c),
	.PAD(stamp0_spi_miso)
);
// @25:34
  OUTBUF LED_HEARTBEAT_obuf (
	.PAD(LED_HEARTBEAT),
	.D(LED_HEARTBEAT_c)
);
// @25:35
  OUTBUF LED_RECORDING_obuf (
	.PAD(LED_RECORDING),
	.D(LED_RECORDING_c)
);
// @25:38
  OUTBUF adc_resetn_obuf (
	.PAD(adc_resetn),
	.D(adc_resetn_c)
);
// @25:39
  OUTBUF adc_start_obuf (
	.PAD(adc_start),
	.D(adc_start_c)
);
// @25:40
  OUTBUF stamp0_spi_clock_obuf (
	.PAD(stamp0_spi_clock),
	.D(stamp0_spi_clock_c)
);
// @25:41
  OUTBUF stamp0_spi_dms1_cs_obuf (
	.PAD(stamp0_spi_dms1_cs),
	.D(stamp0_spi_dms1_cs_c)
);
// @25:42
  OUTBUF stamp0_spi_dms2_cs_obuf (
	.PAD(stamp0_spi_dms2_cs),
	.D(stamp0_spi_dms2_cs_c)
);
// @25:43
  TRIBUFF stamp0_spi_mosi_obuft (
	.PAD(stamp0_spi_mosi),
	.D(mosi_1),
	.E(mosi_cl)
);
// @25:44
  OUTBUF stamp0_spi_temp_cs_obuf (
	.PAD(stamp0_spi_temp_cs),
	.D(stamp0_spi_temp_cs_c)
);
// @25:312
  INV INV_0 (
	.Y(INV_0_Y),
	.A(sb_sb_0_MSS_READY)
);
// @25:303
  AND2 AND2_2 (
	.Y(adc_start_c),
	.A(sb_sb_0_GPIO_3_M2F),
	.B(VCC)
);
// @25:294
  AND2 AND2_1 (
	.Y(adc_resetn_c),
	.A(\sb_sb_0.POWER_ON_RESET_N ),
	.B(INV_0_Y)
);
// @25:285
  AND2 AND2_0 (
	.Y(AND2_0_Y),
	.A(adc_resetn_c),
	.B(VCC)
);
// @25:320
  sb_sb sb_sb_0 (
	.sb_sb_0_STAMP_PADDR(sb_sb_0_STAMP_PADDR[7:0]),
	.sb_sb_0_STAMP_PWDATA(sb_sb_0_STAMP_PWDATA[31:0]),
	.sb_sb_0_STAMP_PRDATA(sb_sb_0_STAMP_PRDATA[31:0]),
	.SPI_DATASTORAGE_SS0(SPI_DATASTORAGE_SS0),
	.SPI_DATASTORAGE_DO(SPI_DATASTORAGE_DO),
	.SPI_DATASTORAGE_DI(SPI_DATASTORAGE_DI),
	.SPI_DATASTORAGE_CLK(SPI_DATASTORAGE_CLK),
	.TM_TX(TM_TX),
	.TM_RX(TM_RX),
	.DAPI_TX(DAPI_TX),
	.DAPI_RX(DAPI_RX),
	.sb_sb_0_GPIO_3_M2F(sb_sb_0_GPIO_3_M2F),
	.sb_sb_0_STAMP_PENABLE(sb_sb_0_STAMP_PENABLE),
	.sb_sb_0_STAMP_PWRITE(sb_sb_0_STAMP_PWRITE),
	.LED_HEARTBEAT_c(LED_HEARTBEAT_c),
	.LED_RECORDING_c(LED_RECORDING_c),
	.STAMP_0_new_avail(STAMP_0_new_avail),
	.RXSM_LO_c(RXSM_LO_c),
	.RXSM_SOE_c(RXSM_SOE_c),
	.RXSM_SODS_c(RXSM_SODS_c),
	.sb_sb_0_MSS_READY(sb_sb_0_MSS_READY),
	.sb_sb_0_STAMP_PSELx(sb_sb_0_STAMP_PSELx),
	.sb_sb_0_STAMP_PREADY(sb_sb_0_STAMP_PREADY),
	.sb_sb_0_FIC_0_CLK(sb_sb_0_FIC_0_CLK),
	.DEVRST_N(DEVRST_N),
	.POWER_ON_RESET_N(\sb_sb_0.POWER_ON_RESET_N )
);
// @25:404
  STAMP STAMP_0 (
	.sb_sb_0_STAMP_PADDR(sb_sb_0_STAMP_PADDR[7:0]),
	.sb_sb_0_STAMP_PRDATA(sb_sb_0_STAMP_PRDATA[31:0]),
	.sb_sb_0_STAMP_PWDATA(sb_sb_0_STAMP_PWDATA[31:0]),
	.AND2_0_Y_arst(AND2_0_Y_arst),
	.stamp0_spi_miso_c(stamp0_spi_miso_c),
	.stamp0_spi_clock_c(stamp0_spi_clock_c),
	.mosi_1(mosi_1),
	.mosi_cl(mosi_cl),
	.sb_sb_0_STAMP_PSELx(sb_sb_0_STAMP_PSELx),
	.AND2_0_Y(AND2_0_Y),
	.stamp0_ready_temp_c(stamp0_ready_temp_c),
	.stamp0_ready_dms1_c(stamp0_ready_dms1_c),
	.stamp0_ready_dms2_c(stamp0_ready_dms2_c),
	.sb_sb_0_STAMP_PWRITE(sb_sb_0_STAMP_PWRITE),
	.sb_sb_0_STAMP_PENABLE(sb_sb_0_STAMP_PENABLE),
	.sb_sb_0_STAMP_PREADY(sb_sb_0_STAMP_PREADY),
	.stamp0_spi_dms1_cs_c(stamp0_spi_dms1_cs_c),
	.stamp0_spi_dms2_cs_c(stamp0_spi_dms2_cs_c),
	.stamp0_spi_temp_cs_c(stamp0_spi_temp_cs_c),
	.STAMP_0_new_avail(STAMP_0_new_avail),
	.sb_sb_0_FIC_0_CLK(sb_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* sb */

