{"hierarchy":{"top_level":7,"1":{"insts":{"m_i_5":2,"m_i_7":3,"m_i_2":2,"m_i_3":2,"m_i_9":3,"m_i_1":3,"m_i_0":2,"m_i_8":3,"m_i_10":2,"m_i_6":3,"m_i_11":3,"m_i_4":2}},"7":{"insts":{"xi1<8>":4,"xi2<12>":5,"xi27":6,"xi2<10>":5,"xi20":6,"xi11":6,"xi0<2>":1,"xi2<2>":5,"xi17":6,"xi1<13>":4,"xi0<5>":1,"xi0<11>":1,"xi0<13>":1,"xi21":6,"xi3":6,"xi1<2>":4,"xi2<14>":5,"xi26":6,"xi23":6,"xi1<11>":4,"xi0<1>":1,"xi0<15>":1,"xi1<3>":4,"xi4":6,"xi22":6,"xi2<7>":5,"xi2<15>":5,"xi2<9>":5,"xi2<4>":5,"xi1<14>":4,"xi0<8>":1,"xi1<7>":4,"xi1<15>":4,"xi2<13>":5,"xi1<9>":4,"xi0<7>":1,"xi1<10>":4,"xi0<12>":1,"xi0<14>":1,"xi2<1>":5,"xi2<0>":5,"xi1<4>":4,"xi1<1>":4,"xi2<3>":5,"xi12":6,"xi0<9>":1,"xi2<8>":5,"xi19":6,"xi1<12>":4,"xi0<3>":1,"xi0<10>":1,"xi2<11>":5,"xi2<6>":5,"xi1<6>":4,"xi1<5>":4,"xi0<0>":1,"xi0<4>":1,"xi18":6,"xi0<6>":1,"xi1<0>":4,"xi24":6,"xi16":6,"xi2<5>":5,"xi25":6}},"5":{"insts":{"m_i_1_0_x4_1":3,"m_i_0_0_x4_3":2,"m_i_0_0_x4_2":2,"m_i_0_0_x4_1":2,"m_i_1_0_x4_3":3,"m_i_1_0_x4_0":3,"m_i_1_0_x4_2":3,"m_i_0_0_x4_0":2}},"4":{"insts":{"m_i_1":3,"m_i_0":2}},"6":{"insts":{"m_i_3":3,"m_i_1":3,"m_i_2":2,"m_i_0":2}}},"modelMap":{"PMOS_VTL":[3],"INV_X4":[5],"NMOS_VTL":[2],"BUF_X1":[6],"MUX2_X1":[1],"INV_X1":[4]},"cellviews":[["cad6","MUX2_X1","schematic"],["NCSU_Devices_FreePDK45","NMOS_VTL","hspiceD"],["NCSU_Devices_FreePDK45","PMOS_VTL","hspiceD"],["cad6","INV_X1","schematic"],["cad6","INV_X4","schematic"],["cad6","BUF_X1","schematic"],["cad6","OUT_MUX_BUF_16B","schematic"]]}
