# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do demux1x2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Carlos/Desktop/teste {C:/Users/Carlos/Desktop/teste/demux1x2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:26:45 on Dec 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Carlos/Desktop/teste" C:/Users/Carlos/Desktop/teste/demux1x2.v 
# -- Compiling module demux1x2
# 
# Top level modules:
# 	demux1x2
# End time: 13:26:45 on Dec 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.demux1x2
# vsim work.demux1x2 
# Start time: 13:26:52 on Dec 16,2024
# Loading work.demux1x2
add wave -position insertpoint  \
sim:/demux1x2/A \
sim:/demux1x2/B \
sim:/demux1x2/Es \
sim:/demux1x2/Y
# End time: 13:27:46 on Dec 16,2024, Elapsed time: 0:00:54
# Errors: 0, Warnings: 0
