

================================================================
== Vivado HLS Report for 'Loop_12_proc228'
================================================================
* Date:           Mon Aug 22 13:44:53 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.722 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      123|      123| 0.615 us | 0.615 us |  123|  123|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      121|      121|         3|          1|          1|   120|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_12_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_11_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_10_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_9_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_8_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_7_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_6_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_5_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_4_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_3_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_2_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_1_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_s_0_V_V, [5 x i8]* @p_str27, i32 1, i32 1, [5 x i8]* @p_str28, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.60ns)   --->   "br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit""   --->   Operation 19 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.72>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i68_0 = phi i7 [ %i, %hls_label_9 ], [ 0, %newFuncRoot ]"   --->   Operation 20 'phi' 'i68_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.59ns)   --->   "%icmp_ln218 = icmp eq i7 %i68_0, -8" [example.cpp:218]   --->   Operation 21 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.40ns)   --->   "%i = add i7 %i68_0, 1" [example.cpp:218]   --->   Operation 23 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln218, label %.exitStub, label %hls_label_9" [example.cpp:218]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i7 %i68_0 to i64" [example.cpp:224]   --->   Operation 25 'zext' 'zext_ln224' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer11_out_0_addr = getelementptr [120 x i7]* %layer11_out_0, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 26 'getelementptr' 'layer11_out_0_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.62ns)   --->   "%layer11_out_0_load = load i7* %layer11_out_0_addr, align 1" [example.cpp:224]   --->   Operation 27 'load' 'layer11_out_0_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer11_out_1_addr = getelementptr [120 x i7]* %layer11_out_1, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 28 'getelementptr' 'layer11_out_1_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (0.62ns)   --->   "%layer11_out_1_load = load i7* %layer11_out_1_addr, align 1" [example.cpp:224]   --->   Operation 29 'load' 'layer11_out_1_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer11_out_2_addr = getelementptr [120 x i7]* %layer11_out_2, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 30 'getelementptr' 'layer11_out_2_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.62ns)   --->   "%layer11_out_2_load = load i7* %layer11_out_2_addr, align 1" [example.cpp:224]   --->   Operation 31 'load' 'layer11_out_2_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer11_out_3_addr = getelementptr [120 x i7]* %layer11_out_3, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 32 'getelementptr' 'layer11_out_3_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 33 [2/2] (0.62ns)   --->   "%layer11_out_3_load = load i7* %layer11_out_3_addr, align 1" [example.cpp:224]   --->   Operation 33 'load' 'layer11_out_3_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%layer11_out_4_addr = getelementptr [120 x i7]* %layer11_out_4, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 34 'getelementptr' 'layer11_out_4_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (0.62ns)   --->   "%layer11_out_4_load = load i7* %layer11_out_4_addr, align 1" [example.cpp:224]   --->   Operation 35 'load' 'layer11_out_4_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%layer11_out_5_addr = getelementptr [120 x i7]* %layer11_out_5, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 36 'getelementptr' 'layer11_out_5_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (0.62ns)   --->   "%layer11_out_5_load = load i7* %layer11_out_5_addr, align 1" [example.cpp:224]   --->   Operation 37 'load' 'layer11_out_5_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%layer11_out_6_addr81 = getelementptr [120 x i7]* %layer11_out_6, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 38 'getelementptr' 'layer11_out_6_addr81' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.62ns)   --->   "%layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1" [example.cpp:224]   --->   Operation 39 'load' 'layer11_out_6_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%layer11_out_7_addr = getelementptr [120 x i7]* %layer11_out_7, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 40 'getelementptr' 'layer11_out_7_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.62ns)   --->   "%layer11_out_7_load = load i7* %layer11_out_7_addr, align 1" [example.cpp:224]   --->   Operation 41 'load' 'layer11_out_7_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%layer11_out_8_addr = getelementptr [120 x i7]* %layer11_out_8, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 42 'getelementptr' 'layer11_out_8_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (0.62ns)   --->   "%layer11_out_8_load = load i7* %layer11_out_8_addr, align 1" [example.cpp:224]   --->   Operation 43 'load' 'layer11_out_8_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layer11_out_9_addr = getelementptr [120 x i7]* %layer11_out_9, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 44 'getelementptr' 'layer11_out_9_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.62ns)   --->   "%layer11_out_9_load = load i7* %layer11_out_9_addr, align 1" [example.cpp:224]   --->   Operation 45 'load' 'layer11_out_9_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%layer11_out_10_addr = getelementptr [120 x i7]* %layer11_out_10, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 46 'getelementptr' 'layer11_out_10_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.62ns)   --->   "%layer11_out_10_load = load i7* %layer11_out_10_addr, align 1" [example.cpp:224]   --->   Operation 47 'load' 'layer11_out_10_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%layer11_out_11_addr = getelementptr [120 x i7]* %layer11_out_11, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 48 'getelementptr' 'layer11_out_11_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.62ns)   --->   "%layer11_out_11_load = load i7* %layer11_out_11_addr, align 1" [example.cpp:224]   --->   Operation 49 'load' 'layer11_out_11_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%layer11_out_12_addr = getelementptr [120 x i7]* %layer11_out_12, i64 0, i64 %zext_ln224" [example.cpp:224]   --->   Operation 50 'getelementptr' 'layer11_out_12_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.62ns)   --->   "%layer11_out_12_load = load i7* %layer11_out_12_addr, align 1" [example.cpp:224]   --->   Operation 51 'load' 'layer11_out_12_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>

State 3 <SV = 2> <Delay = 0.62>
ST_3 : Operation 52 [1/2] (0.62ns)   --->   "%layer11_out_0_load = load i7* %layer11_out_0_addr, align 1" [example.cpp:224]   --->   Operation 52 'load' 'layer11_out_0_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i7 %layer11_out_0_load to i16" [example.cpp:224]   --->   Operation 53 'zext' 'zext_ln177' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)" [example.cpp:224]   --->   Operation 54 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/2] (0.62ns)   --->   "%layer11_out_1_load = load i7* %layer11_out_1_addr, align 1" [example.cpp:224]   --->   Operation 55 'load' 'layer11_out_1_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i7 %layer11_out_1_load to i16" [example.cpp:224]   --->   Operation 56 'zext' 'zext_ln177_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)" [example.cpp:224]   --->   Operation 57 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 58 [1/2] (0.62ns)   --->   "%layer11_out_2_load = load i7* %layer11_out_2_addr, align 1" [example.cpp:224]   --->   Operation 58 'load' 'layer11_out_2_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i7 %layer11_out_2_load to i16" [example.cpp:224]   --->   Operation 59 'zext' 'zext_ln177_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)" [example.cpp:224]   --->   Operation 60 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 61 [1/2] (0.62ns)   --->   "%layer11_out_3_load = load i7* %layer11_out_3_addr, align 1" [example.cpp:224]   --->   Operation 61 'load' 'layer11_out_3_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i7 %layer11_out_3_load to i16" [example.cpp:224]   --->   Operation 62 'zext' 'zext_ln177_3' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)" [example.cpp:224]   --->   Operation 63 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 64 [1/2] (0.62ns)   --->   "%layer11_out_4_load = load i7* %layer11_out_4_addr, align 1" [example.cpp:224]   --->   Operation 64 'load' 'layer11_out_4_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i7 %layer11_out_4_load to i16" [example.cpp:224]   --->   Operation 65 'zext' 'zext_ln177_4' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)" [example.cpp:224]   --->   Operation 66 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 67 [1/2] (0.62ns)   --->   "%layer11_out_5_load = load i7* %layer11_out_5_addr, align 1" [example.cpp:224]   --->   Operation 67 'load' 'layer11_out_5_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i7 %layer11_out_5_load to i16" [example.cpp:224]   --->   Operation 68 'zext' 'zext_ln177_5' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)" [example.cpp:224]   --->   Operation 69 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 70 [1/2] (0.62ns)   --->   "%layer11_out_6_load = load i7* %layer11_out_6_addr81, align 1" [example.cpp:224]   --->   Operation 70 'load' 'layer11_out_6_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln177_6 = zext i7 %layer11_out_6_load to i16" [example.cpp:224]   --->   Operation 71 'zext' 'zext_ln177_6' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)" [example.cpp:224]   --->   Operation 72 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 73 [1/2] (0.62ns)   --->   "%layer11_out_7_load = load i7* %layer11_out_7_addr, align 1" [example.cpp:224]   --->   Operation 73 'load' 'layer11_out_7_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln177_7 = zext i7 %layer11_out_7_load to i16" [example.cpp:224]   --->   Operation 74 'zext' 'zext_ln177_7' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)" [example.cpp:224]   --->   Operation 75 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 76 [1/2] (0.62ns)   --->   "%layer11_out_8_load = load i7* %layer11_out_8_addr, align 1" [example.cpp:224]   --->   Operation 76 'load' 'layer11_out_8_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln177_8 = zext i7 %layer11_out_8_load to i16" [example.cpp:224]   --->   Operation 77 'zext' 'zext_ln177_8' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)" [example.cpp:224]   --->   Operation 78 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 79 [1/2] (0.62ns)   --->   "%layer11_out_9_load = load i7* %layer11_out_9_addr, align 1" [example.cpp:224]   --->   Operation 79 'load' 'layer11_out_9_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln177_9 = zext i7 %layer11_out_9_load to i16" [example.cpp:224]   --->   Operation 80 'zext' 'zext_ln177_9' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)" [example.cpp:224]   --->   Operation 81 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 82 [1/2] (0.62ns)   --->   "%layer11_out_10_load = load i7* %layer11_out_10_addr, align 1" [example.cpp:224]   --->   Operation 82 'load' 'layer11_out_10_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln177_10 = zext i7 %layer11_out_10_load to i16" [example.cpp:224]   --->   Operation 83 'zext' 'zext_ln177_10' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)" [example.cpp:224]   --->   Operation 84 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/2] (0.62ns)   --->   "%layer11_out_11_load = load i7* %layer11_out_11_addr, align 1" [example.cpp:224]   --->   Operation 85 'load' 'layer11_out_11_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln177_11 = zext i7 %layer11_out_11_load to i16" [example.cpp:224]   --->   Operation 86 'zext' 'zext_ln177_11' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)" [example.cpp:224]   --->   Operation 87 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 88 [1/2] (0.62ns)   --->   "%layer11_out_12_load = load i7* %layer11_out_12_addr, align 1" [example.cpp:224]   --->   Operation 88 'load' 'layer11_out_12_load' <Predicate = (!icmp_ln218)> <Delay = 0.62> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 120> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln177_12 = zext i7 %layer11_out_12_load to i16" [example.cpp:224]   --->   Operation 89 'zext' 'zext_ln177_12' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)" [example.cpp:224]   --->   Operation 90 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str38)" [example.cpp:218]   --->   Operation 91 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [example.cpp:219]   --->   Operation 92 'specpipeline' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_4 : Operation 93 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_0_V_V, i16 %zext_ln177)" [example.cpp:224]   --->   Operation 93 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 94 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_1_V_V, i16 %zext_ln177_1)" [example.cpp:224]   --->   Operation 94 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 95 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_2_V_V, i16 %zext_ln177_2)" [example.cpp:224]   --->   Operation 95 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 96 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_3_V_V, i16 %zext_ln177_3)" [example.cpp:224]   --->   Operation 96 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 97 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_4_V_V, i16 %zext_ln177_4)" [example.cpp:224]   --->   Operation 97 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 98 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_5_V_V, i16 %zext_ln177_5)" [example.cpp:224]   --->   Operation 98 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 99 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_6_V_V, i16 %zext_ln177_6)" [example.cpp:224]   --->   Operation 99 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 100 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_7_V_V, i16 %zext_ln177_7)" [example.cpp:224]   --->   Operation 100 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 101 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_8_V_V, i16 %zext_ln177_8)" [example.cpp:224]   --->   Operation 101 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 102 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_9_V_V, i16 %zext_ln177_9)" [example.cpp:224]   --->   Operation 102 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 103 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_10_V_V, i16 %zext_ln177_10)" [example.cpp:224]   --->   Operation 103 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 104 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_11_V_V, i16 %zext_ln177_11)" [example.cpp:224]   --->   Operation 104 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 105 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %layer11_out_s_12_V_V, i16 %zext_ln177_12)" [example.cpp:224]   --->   Operation 105 'write' <Predicate = (!icmp_ln218)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%empty_237 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str38, i32 %tmp_s)" [example.cpp:227]   --->   Operation 106 'specregionend' 'empty_237' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "br label %"edgeblock<ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, ap_uint<14>, ap_fixed<14, 7, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, 1, 11ul, 13ul, 60ul, 120ul, 3ul, 4ul, 1ul, true, true>.exit"" [example.cpp:218]   --->   Operation 107 'br' <Predicate = (!icmp_ln218)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 108 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', example.cpp:218) [42]  (0.603 ns)

 <State 2>: 0.722ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln218', example.cpp:218) [43]  (0.6 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 0.626ns
The critical path consists of the following:
	'load' operation ('layer11_out_0_load', example.cpp:224) on array 'layer11_out_0' [52]  (0.626 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
