Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Tue Feb 25 11:20:20 2020
| Host             : Qlala-Blade running 64-bit major release  (build 9200)
| Command          : report_power -file design_multi_wrapper_power_routed.rpt -pb design_multi_wrapper_power_summary_routed.pb -rpx design_multi_wrapper_power_routed.rpx
| Design           : design_multi_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.872        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.722        |
| Device Static (W)        | 0.150        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.4         |
| Junction Temperature (C) | 46.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.029 |        9 |       --- |             --- |
| Slice Logic              |     0.016 |    15572 |       --- |             --- |
|   LUT as Logic           |     0.013 |     5417 |     53200 |           10.18 |
|   LUT as Distributed RAM |     0.002 |      490 |     17400 |            2.82 |
|   Register               |    <0.001 |     6211 |    106400 |            5.84 |
|   LUT as Shift Register  |    <0.001 |      323 |     17400 |            1.86 |
|   CARRY4                 |    <0.001 |       67 |     13300 |            0.50 |
|   F7/F8 Muxes            |    <0.001 |       34 |     53200 |            0.06 |
|   Others                 |     0.000 |     1271 |       --- |             --- |
| Signals                  |     0.020 |    10405 |       --- |             --- |
| Block RAM                |     0.013 |        6 |       140 |            4.29 |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| I/O                      |    <0.001 |       16 |       200 |            8.00 |
| PS7                      |     1.537 |        1 |       --- |             --- |
| Static Power             |     0.150 |          |           |                 |
| Total                    |     1.872 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.094 |       0.078 |      0.016 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.759 |       0.726 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                                                          | Domain                                                          | Constraint (ns) |
+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+
| AXI_clk_design_multi_clk_wiz_1_0_1                             | design_multi_i/clk_wiz_1/inst/AXI_clk_design_multi_clk_wiz_1_0  |            10.0 |
| clk_fpga_0                                                     | design_multi_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                                                     | design_multi_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_design_multi_clk_wiz_1_0_1                            | design_multi_i/clk_wiz_1/inst/clkfbout_design_multi_clk_wiz_1_0 |            10.0 |
| design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                     |            33.3 |
| design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | design_multi_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE          |            33.3 |
| hls_clk_design_multi_clk_wiz_1_0_1                             | design_multi_i/clk_wiz_1/inst/hls_clk_design_multi_clk_wiz_1_0  |            10.0 |
+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| design_multi_wrapper        |     1.722 |
|   design_multi_i            |     1.722 |
|     axi_bram_ctrl_0         |     0.002 |
|       U0                    |     0.002 |
|     axi_bram_ctrl_0_bram_0  |     0.003 |
|       U0                    |     0.003 |
|     axi_interconnect_1      |     0.004 |
|       m00_couplers          |     0.002 |
|       xbar                  |     0.002 |
|     clk_wiz_1               |     0.107 |
|       inst                  |     0.107 |
|     microblaze_0            |     0.025 |
|       U0                    |     0.025 |
|     microblaze_0_axi_intc   |     0.001 |
|       U0                    |     0.001 |
|     microblaze_0_axi_periph |     0.003 |
|       xbar                  |     0.002 |
|     processing_system7_0    |     1.539 |
|       inst                  |     1.539 |
|     ps7_0_axi_periph        |     0.005 |
|       m00_couplers          |     0.003 |
|       xbar                  |     0.001 |
|     smartconnect_0          |     0.031 |
|       inst                  |     0.031 |
+-----------------------------+-----------+


