<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Latch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PDFF_R_RK.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="PDFF_R_RK.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="PDFF_R_RK.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="PDFF_R_RK.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="PDFF_R_RK.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="PDFF_R_RK.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PDFF_R_RK.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="PDFF_R_RK.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="PDFF_R_RK.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="PDFF_R_RK.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="PDFF_R_RK.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="PDFF_R_RK.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="PDFF_R_RK.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PDFF_R_RK.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="PDFF_R_RK.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="PDFF_R_RK.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="PDFF_R_RK.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="PDFF_R_RK.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="PDFF_R_RK.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="PDFF_R_RK.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="PDFF_R_RK.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="PDFF_R_RK.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="PDFF_R_RK.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PDFF_R_RK_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="PDFF_R_RK_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PDFF_R_RK_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="PDFF_R_RK_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="PDFF_R_RK_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="PDFF_R_RK_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PDFF_R_RK_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PDFF_R_RK_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="PDFF_R_RK_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="PDFF_R_RK_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PDFF_R_RK_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="PDFF_R_RK_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="PDFF_R_RK_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="PDFF_R_RK_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="PDFF_R_RK_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4603097164564522958" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="829717636045256696" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7582028194673294036" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696190" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6602159438499829502" xil_pn:start_ts="1464696190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696363" xil_pn:in_ck="3631840819333822140" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="1067298786556474879" xil_pn:start_ts="1464696354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PDFF_R_RK.lso"/>
      <outfile xil_pn:name="PDFF_R_RK.ngc"/>
      <outfile xil_pn:name="PDFF_R_RK.ngr"/>
      <outfile xil_pn:name="PDFF_R_RK.prj"/>
      <outfile xil_pn:name="PDFF_R_RK.stx"/>
      <outfile xil_pn:name="PDFF_R_RK.syr"/>
      <outfile xil_pn:name="PDFF_R_RK.xst"/>
      <outfile xil_pn:name="PDFF_R_RK_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1464696575" xil_pn:in_ck="7851412485602351513" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="6319323282136851593" xil_pn:start_ts="1464696575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696581" xil_pn:in_ck="-5714848135204420404" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4514089848677620691" xil_pn:start_ts="1464696575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PDFF_R_RK.bld"/>
      <outfile xil_pn:name="PDFF_R_RK.ngd"/>
      <outfile xil_pn:name="PDFF_R_RK_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1464696604" xil_pn:in_ck="-6014726362884571539" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1464696581">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PDFF_R_RK.pcf"/>
      <outfile xil_pn:name="PDFF_R_RK_map.map"/>
      <outfile xil_pn:name="PDFF_R_RK_map.mrp"/>
      <outfile xil_pn:name="PDFF_R_RK_map.ncd"/>
      <outfile xil_pn:name="PDFF_R_RK_map.ngm"/>
      <outfile xil_pn:name="PDFF_R_RK_map.xrpt"/>
      <outfile xil_pn:name="PDFF_R_RK_summary.xml"/>
      <outfile xil_pn:name="PDFF_R_RK_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1464696637" xil_pn:in_ck="5091248986587427878" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1464696604">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PDFF_R_RK.ncd"/>
      <outfile xil_pn:name="PDFF_R_RK.pad"/>
      <outfile xil_pn:name="PDFF_R_RK.par"/>
      <outfile xil_pn:name="PDFF_R_RK.ptwx"/>
      <outfile xil_pn:name="PDFF_R_RK.unroutes"/>
      <outfile xil_pn:name="PDFF_R_RK.xpi"/>
      <outfile xil_pn:name="PDFF_R_RK_pad.csv"/>
      <outfile xil_pn:name="PDFF_R_RK_pad.txt"/>
      <outfile xil_pn:name="PDFF_R_RK_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1464696663" xil_pn:in_ck="7851412485602343888" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1464696637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PDFF_R_RK.bgn"/>
      <outfile xil_pn:name="PDFF_R_RK.bit"/>
      <outfile xil_pn:name="PDFF_R_RK.drc"/>
      <outfile xil_pn:name="PDFF_R_RK.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1464696683" xil_pn:in_ck="7851412485602331034" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="4674625285961985627" xil_pn:start_ts="1464696683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1464696637" xil_pn:in_ck="-3324288456523724951" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1464696623">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="PDFF_R_RK.twr"/>
      <outfile xil_pn:name="PDFF_R_RK.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
