Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\FPGA\serial_uart\serial_uart.qsys --block-symbol-file --output-directory=E:\FPGA\serial_uart\serial_uart --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading serial_uart/serial_uart.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 17.1]
Progress: Parameterizing module clk
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart [altera_avalon_uart 17.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\FPGA\serial_uart\serial_uart.qsys --synthesis=VERILOG --output-directory=E:\FPGA\serial_uart\serial_uart\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading serial_uart/serial_uart.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 17.1]
Progress: Parameterizing module clk
Progress: Adding led [altera_avalon_pio 17.1]
Progress: Parameterizing module led
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding uart [altera_avalon_uart 17.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: serial_uart: Generating serial_uart "serial_uart" for QUARTUS_SYNTH
Info: led: Starting RTL generation for module 'serial_uart_led'
Info: led:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=serial_uart_led --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0002_led_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0002_led_gen//serial_uart_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'serial_uart_led'
Info: led: "serial_uart" instantiated altera_avalon_pio "led"
Info: nios2_gen2_0: "serial_uart" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'serial_uart_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=serial_uart_onchip_memory2_0 --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0003_onchip_memory2_0_gen//serial_uart_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'serial_uart_onchip_memory2_0'
Info: onchip_memory2_0: "serial_uart" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: uart: Starting RTL generation for module 'serial_uart_uart'
Info: uart:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=serial_uart_uart --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0004_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0004_uart_gen//serial_uart_uart_component_configuration.pl  --do_build_sim=0  ]
Info: uart: Done RTL generation for module 'serial_uart_uart'
Info: uart: "serial_uart" instantiated altera_avalon_uart "uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "serial_uart" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "serial_uart" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "serial_uart" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'serial_uart_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=serial_uart_nios2_gen2_0_cpu --dir=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0007_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/DELL/AppData/Local/Temp/alt9009_5583954856949371661.dir/0007_cpu_gen//serial_uart_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.01.17 10:21:44 (*) Starting Nios II generation
Info: cpu: # 2022.01.17 10:21:44 (*)   Checking for plaintext license.
Info: cpu: # 2022.01.17 10:21:45 (*)   Plaintext license not found.
Info: cpu: # 2022.01.17 10:21:45 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.01.17 10:21:45 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.01.17 10:21:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.01.17 10:21:45 (*)   Creating all objects for CPU
Info: cpu: # 2022.01.17 10:21:45 (*)     Testbench
Info: cpu: # 2022.01.17 10:21:46 (*)     Instruction decoding
Info: cpu: # 2022.01.17 10:21:46 (*)       Instruction fields
Info: cpu: # 2022.01.17 10:21:46 (*)       Instruction decodes
Info: cpu: # 2022.01.17 10:21:46 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.01.17 10:21:46 (*)       Instruction controls
Info: cpu: # 2022.01.17 10:21:46 (*)     Pipeline frontend
Info: cpu: # 2022.01.17 10:21:46 (*)     Pipeline backend
Info: cpu: # 2022.01.17 10:21:49 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.01.17 10:21:51 (*)   Creating encrypted RTL
Info: cpu: # 2022.01.17 10:21:51 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'serial_uart_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: nios2_gen2_0_debug_mem_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_gen2_0_debug_mem_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/FPGA/serial_uart/serial_uart/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: serial_uart: Done "serial_uart" with 29 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
