digraph "CFG for '_Z3addPfS_S_' function" {
	label="CFG for '_Z3addPfS_S_' function";

	Node0x5e4bec0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %5, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add i32 %18, %19\l  %21 = mul nsw i32 %20, 5\l  %22 = add nsw i32 %21, %12\l  %23 = icmp sgt i32 %12, 0\l  %24 = icmp sgt i32 %20, 0\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %29, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5e4bec0:s0 -> Node0x5e4fb00;
	Node0x5e4bec0:s1 -> Node0x5e4fb90;
	Node0x5e4fb90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%26:\l26:                                               \l  %27 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %11, i32 %19,\l... i32 0\l  store float 0.000000e+00, float addrspace(3)* %27, align 4, !tbaa !7\l  %28 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %11, i32 %19,\l... i32 1\l  store float 0.000000e+00, float addrspace(3)* %28, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x5e4fb90 -> Node0x5e511d0;
	Node0x5e4fb00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = mul i32 %22, 3\l  %31 = add i32 %30, -18\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %0, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %11, i32 %19,\l... i32 0\l  store float %34, float addrspace(3)* %35, align 4, !tbaa !7\l  %36 = add i32 %30, -17\l  %37 = sext i32 %36 to i64\l  %38 = getelementptr inbounds float, float addrspace(1)* %0, i64 %37\l  %39 = load float, float addrspace(1)* %38, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %40 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %11, i32 %19,\l... i32 1\l  store float %39, float addrspace(3)* %40, align 4, !tbaa !7\l  %41 = add i32 %30, -16\l  %42 = sext i32 %41 to i64\l  %43 = getelementptr inbounds float, float addrspace(1)* %0, i64 %42\l  %44 = load float, float addrspace(1)* %43, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  br label %45\l}"];
	Node0x5e4fb00 -> Node0x5e511d0;
	Node0x5e511d0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  %46 = phi float [ 0.000000e+00, %26 ], [ %44, %29 ]\l  %47 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %11, i32 %19,\l... i32 2\l  store float %46, float addrspace(3)* %47, align 4, !tbaa !7\l  %48 = icmp slt i32 %12, 4\l  %49 = select i1 %48, i1 %24, i1 false\l  br i1 %49, label %54, label %50\l|{<s0>T|<s1>F}}"];
	Node0x5e511d0:s0 -> Node0x5e52330;
	Node0x5e511d0:s1 -> Node0x5e52380;
	Node0x5e52380 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%50:\l50:                                               \l  %51 = add nuw nsw i32 %11, 2\l  %52 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %51,\l... i32 0\l  store float 0.000000e+00, float addrspace(3)* %52, align 4, !tbaa !7\l  %53 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %51,\l... i32 1\l  store float 0.000000e+00, float addrspace(3)* %53, align 4, !tbaa !7\l  br label %71\l}"];
	Node0x5e52380 -> Node0x5e528a0;
	Node0x5e52330 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%54:\l54:                                               \l  %55 = mul i32 %22, 3\l  %56 = add i32 %55, -12\l  %57 = add nuw nsw i32 %11, 2\l  %58 = sext i32 %56 to i64\l  %59 = getelementptr inbounds float, float addrspace(1)* %0, i64 %58\l  %60 = load float, float addrspace(1)* %59, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %61 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %57,\l... i32 0\l  store float %60, float addrspace(3)* %61, align 4, !tbaa !7\l  %62 = add i32 %55, -11\l  %63 = sext i32 %62 to i64\l  %64 = getelementptr inbounds float, float addrspace(1)* %0, i64 %63\l  %65 = load float, float addrspace(1)* %64, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %66 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %57,\l... i32 1\l  store float %65, float addrspace(3)* %66, align 4, !tbaa !7\l  %67 = add i32 %55, -10\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %0, i64 %68\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  br label %71\l}"];
	Node0x5e52330 -> Node0x5e528a0;
	Node0x5e528a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%71:\l71:                                               \l  %72 = phi i32 [ %51, %50 ], [ %57, %54 ]\l  %73 = phi float [ 0.000000e+00, %50 ], [ %70, %54 ]\l  %74 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %72,\l... i32 2\l  store float %73, float addrspace(3)* %74, align 4, !tbaa !7\l  %75 = icmp slt i32 %20, 4\l  %76 = select i1 %23, i1 %75, i1 false\l  br i1 %76, label %81, label %77\l|{<s0>T|<s1>F}}"];
	Node0x5e528a0:s0 -> Node0x5e53b80;
	Node0x5e528a0:s1 -> Node0x5e53bd0;
	Node0x5e53bd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%77:\l77:                                               \l  %78 = add nuw nsw i32 %19, 2\l  %79 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %78, i32 %11,\l... i32 0\l  store float 0.000000e+00, float addrspace(3)* %79, align 4, !tbaa !7\l  %80 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %78, i32 %11,\l... i32 1\l  store float 0.000000e+00, float addrspace(3)* %80, align 4, !tbaa !7\l  br label %98\l}"];
	Node0x5e53bd0 -> Node0x5e540c0;
	Node0x5e53b80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%81:\l81:                                               \l  %82 = mul i32 %22, 3\l  %83 = add i32 %82, 12\l  %84 = add nuw nsw i32 %19, 2\l  %85 = sext i32 %83 to i64\l  %86 = getelementptr inbounds float, float addrspace(1)* %0, i64 %85\l  %87 = load float, float addrspace(1)* %86, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %88 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %84, i32 %11,\l... i32 0\l  store float %87, float addrspace(3)* %88, align 4, !tbaa !7\l  %89 = add i32 %82, 13\l  %90 = sext i32 %89 to i64\l  %91 = getelementptr inbounds float, float addrspace(1)* %0, i64 %90\l  %92 = load float, float addrspace(1)* %91, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %93 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %84, i32 %11,\l... i32 1\l  store float %92, float addrspace(3)* %93, align 4, !tbaa !7\l  %94 = add i32 %82, 14\l  %95 = sext i32 %94 to i64\l  %96 = getelementptr inbounds float, float addrspace(1)* %0, i64 %95\l  %97 = load float, float addrspace(1)* %96, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  br label %98\l}"];
	Node0x5e53b80 -> Node0x5e540c0;
	Node0x5e540c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%98:\l98:                                               \l  %99 = phi i32 [ %78, %77 ], [ %84, %81 ]\l  %100 = phi float [ 0.000000e+00, %77 ], [ %97, %81 ]\l  %101 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %99, i32 %11,\l... i32 2\l  store float %100, float addrspace(3)* %101, align 4, !tbaa !7\l  %102 = select i1 %48, i1 %75, i1 false\l  br i1 %102, label %110, label %103\l|{<s0>T|<s1>F}}"];
	Node0x5e540c0:s0 -> Node0x5e55110;
	Node0x5e540c0:s1 -> Node0x5e55160;
	Node0x5e55160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%103:\l103:                                              \l  %104 = add nuw nsw i32 %19, 2\l  %105 = add nuw nsw i32 %11, 2\l  %106 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %104, i32 %105,\l... i32 0\l  store float 0.000000e+00, float addrspace(3)* %106, align 4, !tbaa !7\l  %107 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %104, i32 %105,\l... i32 1\l  store float 0.000000e+00, float addrspace(3)* %107, align 4, !tbaa !7\l  %108 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %104, i32 %105,\l... i32 2\l  store float 0.000000e+00, float addrspace(3)* %108, align 4, !tbaa !7\l  %109 = mul nsw i32 %22, 3\l  br label %129\l}"];
	Node0x5e55160 -> Node0x5e55900;
	Node0x5e55110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%110:\l110:                                              \l  %111 = mul i32 %22, 3\l  %112 = add i32 %111, 18\l  %113 = add nuw nsw i32 %19, 2\l  %114 = add nuw nsw i32 %11, 2\l  %115 = sext i32 %112 to i64\l  %116 = getelementptr inbounds float, float addrspace(1)* %0, i64 %115\l  %117 = load float, float addrspace(1)* %116, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %118 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %113, i32 %114,\l... i32 0\l  store float %117, float addrspace(3)* %118, align 4, !tbaa !7\l  %119 = add i32 %111, 19\l  %120 = sext i32 %119 to i64\l  %121 = getelementptr inbounds float, float addrspace(1)* %0, i64 %120\l  %122 = load float, float addrspace(1)* %121, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %123 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %113, i32 %114,\l... i32 1\l  store float %122, float addrspace(3)* %123, align 4, !tbaa !7\l  %124 = add i32 %111, 20\l  %125 = sext i32 %124 to i64\l  %126 = getelementptr inbounds float, float addrspace(1)* %0, i64 %125\l  %127 = load float, float addrspace(1)* %126, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %128 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %113, i32 %114,\l... i32 2\l  store float %127, float addrspace(3)* %128, align 4, !tbaa !7\l  br label %129\l}"];
	Node0x5e55110 -> Node0x5e55900;
	Node0x5e55900 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%129:\l129:                                              \l  %130 = phi i32 [ %105, %103 ], [ %114, %110 ]\l  %131 = phi i32 [ %104, %103 ], [ %113, %110 ]\l  %132 = phi i32 [ %109, %103 ], [ %111, %110 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %133 = sext i32 %132 to i64\l  %134 = getelementptr inbounds float, float addrspace(1)* %2, i64 %133\l  %135 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %11,\l... i32 0\l  %136 = load float, float addrspace(3)* %135, align 4, !tbaa !7\l  %137 = getelementptr inbounds float, float addrspace(1)* %1, i64 8\l  %138 = load float, float addrspace(1)* %137, align 4, !tbaa !7\l  %139 = fmul contract float %136, %138\l  %140 = load float, float addrspace(1)* %134, align 4, !tbaa !7\l  %141 = fadd contract float %140, %139\l  store float %141, float addrspace(1)* %134, align 4, !tbaa !7\l  %142 = add nuw nsw i32 %11, 1\l  %143 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %142,\l... i32 0\l  %144 = load float, float addrspace(3)* %143, align 4, !tbaa !7\l  %145 = getelementptr inbounds float, float addrspace(1)* %1, i64 7\l  %146 = load float, float addrspace(1)* %145, align 4, !tbaa !7\l  %147 = fmul contract float %144, %146\l  %148 = fadd contract float %141, %147\l  store float %148, float addrspace(1)* %134, align 4, !tbaa !7\l  %149 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %130,\l... i32 0\l  %150 = load float, float addrspace(3)* %149, align 4, !tbaa !7\l  %151 = getelementptr inbounds float, float addrspace(1)* %1, i64 6\l  %152 = load float, float addrspace(1)* %151, align 4, !tbaa !7\l  %153 = fmul contract float %150, %152\l  %154 = fadd contract float %148, %153\l  store float %154, float addrspace(1)* %134, align 4, !tbaa !7\l  %155 = add nuw nsw i32 %19, 1\l  %156 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %11,\l... i32 0\l  %157 = load float, float addrspace(3)* %156, align 4, !tbaa !7\l  %158 = getelementptr inbounds float, float addrspace(1)* %1, i64 5\l  %159 = load float, float addrspace(1)* %158, align 4, !tbaa !7\l  %160 = fmul contract float %157, %159\l  %161 = fadd contract float %154, %160\l  store float %161, float addrspace(1)* %134, align 4, !tbaa !7\l  %162 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %142,\l... i32 0\l  %163 = load float, float addrspace(3)* %162, align 4, !tbaa !7\l  %164 = getelementptr inbounds float, float addrspace(1)* %1, i64 4\l  %165 = load float, float addrspace(1)* %164, align 4, !tbaa !7\l  %166 = fmul contract float %163, %165\l  %167 = fadd contract float %161, %166\l  store float %167, float addrspace(1)* %134, align 4, !tbaa !7\l  %168 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %130,\l... i32 0\l  %169 = load float, float addrspace(3)* %168, align 4, !tbaa !7\l  %170 = getelementptr inbounds float, float addrspace(1)* %1, i64 3\l  %171 = load float, float addrspace(1)* %170, align 4, !tbaa !7\l  %172 = fmul contract float %169, %171\l  %173 = fadd contract float %167, %172\l  store float %173, float addrspace(1)* %134, align 4, !tbaa !7\l  %174 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %11,\l... i32 0\l  %175 = load float, float addrspace(3)* %174, align 4, !tbaa !7\l  %176 = getelementptr inbounds float, float addrspace(1)* %1, i64 2\l  %177 = load float, float addrspace(1)* %176, align 4, !tbaa !7\l  %178 = fmul contract float %175, %177\l  %179 = fadd contract float %173, %178\l  store float %179, float addrspace(1)* %134, align 4, !tbaa !7\l  %180 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %142,\l... i32 0\l  %181 = load float, float addrspace(3)* %180, align 4, !tbaa !7\l  %182 = getelementptr inbounds float, float addrspace(1)* %1, i64 1\l  %183 = load float, float addrspace(1)* %182, align 4, !tbaa !7\l  %184 = fmul contract float %181, %183\l  %185 = fadd contract float %179, %184\l  store float %185, float addrspace(1)* %134, align 4, !tbaa !7\l  %186 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %130,\l... i32 0\l  %187 = load float, float addrspace(3)* %186, align 4, !tbaa !7\l  %188 = load float, float addrspace(1)* %1, align 4, !tbaa !7\l  %189 = fmul contract float %187, %188\l  %190 = fadd contract float %185, %189\l  store float %190, float addrspace(1)* %134, align 4, !tbaa !7\l  %191 = add nsw i32 %132, 1\l  %192 = sext i32 %191 to i64\l  %193 = getelementptr inbounds float, float addrspace(1)* %2, i64 %192\l  %194 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %11,\l... i32 1\l  %195 = load float, float addrspace(3)* %194, align 4, !tbaa !7\l  %196 = load float, float addrspace(1)* %137, align 4, !tbaa !7\l  %197 = fmul contract float %195, %196\l  %198 = load float, float addrspace(1)* %193, align 4, !tbaa !7\l  %199 = fadd contract float %198, %197\l  store float %199, float addrspace(1)* %193, align 4, !tbaa !7\l  %200 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %142,\l... i32 1\l  %201 = load float, float addrspace(3)* %200, align 4, !tbaa !7\l  %202 = load float, float addrspace(1)* %145, align 4, !tbaa !7\l  %203 = fmul contract float %201, %202\l  %204 = fadd contract float %199, %203\l  store float %204, float addrspace(1)* %193, align 4, !tbaa !7\l  %205 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %130,\l... i32 1\l  %206 = load float, float addrspace(3)* %205, align 4, !tbaa !7\l  %207 = load float, float addrspace(1)* %151, align 4, !tbaa !7\l  %208 = fmul contract float %206, %207\l  %209 = fadd contract float %204, %208\l  store float %209, float addrspace(1)* %193, align 4, !tbaa !7\l  %210 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %11,\l... i32 1\l  %211 = load float, float addrspace(3)* %210, align 4, !tbaa !7\l  %212 = load float, float addrspace(1)* %158, align 4, !tbaa !7\l  %213 = fmul contract float %211, %212\l  %214 = fadd contract float %209, %213\l  store float %214, float addrspace(1)* %193, align 4, !tbaa !7\l  %215 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %142,\l... i32 1\l  %216 = load float, float addrspace(3)* %215, align 4, !tbaa !7\l  %217 = load float, float addrspace(1)* %164, align 4, !tbaa !7\l  %218 = fmul contract float %216, %217\l  %219 = fadd contract float %214, %218\l  store float %219, float addrspace(1)* %193, align 4, !tbaa !7\l  %220 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %130,\l... i32 1\l  %221 = load float, float addrspace(3)* %220, align 4, !tbaa !7\l  %222 = load float, float addrspace(1)* %170, align 4, !tbaa !7\l  %223 = fmul contract float %221, %222\l  %224 = fadd contract float %219, %223\l  store float %224, float addrspace(1)* %193, align 4, !tbaa !7\l  %225 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %11,\l... i32 1\l  %226 = load float, float addrspace(3)* %225, align 4, !tbaa !7\l  %227 = load float, float addrspace(1)* %176, align 4, !tbaa !7\l  %228 = fmul contract float %226, %227\l  %229 = fadd contract float %224, %228\l  store float %229, float addrspace(1)* %193, align 4, !tbaa !7\l  %230 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %142,\l... i32 1\l  %231 = load float, float addrspace(3)* %230, align 4, !tbaa !7\l  %232 = load float, float addrspace(1)* %182, align 4, !tbaa !7\l  %233 = fmul contract float %231, %232\l  %234 = fadd contract float %229, %233\l  store float %234, float addrspace(1)* %193, align 4, !tbaa !7\l  %235 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %130,\l... i32 1\l  %236 = load float, float addrspace(3)* %235, align 4, !tbaa !7\l  %237 = load float, float addrspace(1)* %1, align 4, !tbaa !7\l  %238 = fmul contract float %236, %237\l  %239 = fadd contract float %234, %238\l  store float %239, float addrspace(1)* %193, align 4, !tbaa !7\l  %240 = add nsw i32 %132, 2\l  %241 = sext i32 %240 to i64\l  %242 = getelementptr inbounds float, float addrspace(1)* %2, i64 %241\l  %243 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %11,\l... i32 2\l  %244 = load float, float addrspace(3)* %243, align 4, !tbaa !7\l  %245 = load float, float addrspace(1)* %137, align 4, !tbaa !7\l  %246 = fmul contract float %244, %245\l  %247 = load float, float addrspace(1)* %242, align 4, !tbaa !7\l  %248 = fadd contract float %247, %246\l  store float %248, float addrspace(1)* %242, align 4, !tbaa !7\l  %249 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %142,\l... i32 2\l  %250 = load float, float addrspace(3)* %249, align 4, !tbaa !7\l  %251 = load float, float addrspace(1)* %145, align 4, !tbaa !7\l  %252 = fmul contract float %250, %251\l  %253 = fadd contract float %248, %252\l  store float %253, float addrspace(1)* %242, align 4, !tbaa !7\l  %254 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %19, i32 %130,\l... i32 2\l  %255 = load float, float addrspace(3)* %254, align 4, !tbaa !7\l  %256 = load float, float addrspace(1)* %151, align 4, !tbaa !7\l  %257 = fmul contract float %255, %256\l  %258 = fadd contract float %253, %257\l  store float %258, float addrspace(1)* %242, align 4, !tbaa !7\l  %259 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %11,\l... i32 2\l  %260 = load float, float addrspace(3)* %259, align 4, !tbaa !7\l  %261 = load float, float addrspace(1)* %158, align 4, !tbaa !7\l  %262 = fmul contract float %260, %261\l  %263 = fadd contract float %258, %262\l  store float %263, float addrspace(1)* %242, align 4, !tbaa !7\l  %264 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %142,\l... i32 2\l  %265 = load float, float addrspace(3)* %264, align 4, !tbaa !7\l  %266 = load float, float addrspace(1)* %164, align 4, !tbaa !7\l  %267 = fmul contract float %265, %266\l  %268 = fadd contract float %263, %267\l  store float %268, float addrspace(1)* %242, align 4, !tbaa !7\l  %269 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %155, i32 %130,\l... i32 2\l  %270 = load float, float addrspace(3)* %269, align 4, !tbaa !7\l  %271 = load float, float addrspace(1)* %170, align 4, !tbaa !7\l  %272 = fmul contract float %270, %271\l  %273 = fadd contract float %268, %272\l  store float %273, float addrspace(1)* %242, align 4, !tbaa !7\l  %274 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %11,\l... i32 2\l  %275 = load float, float addrspace(3)* %274, align 4, !tbaa !7\l  %276 = load float, float addrspace(1)* %176, align 4, !tbaa !7\l  %277 = fmul contract float %275, %276\l  %278 = fadd contract float %273, %277\l  store float %278, float addrspace(1)* %242, align 4, !tbaa !7\l  %279 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %142,\l... i32 2\l  %280 = load float, float addrspace(3)* %279, align 4, !tbaa !7\l  %281 = load float, float addrspace(1)* %182, align 4, !tbaa !7\l  %282 = fmul contract float %280, %281\l  %283 = fadd contract float %278, %282\l  store float %283, float addrspace(1)* %242, align 4, !tbaa !7\l  %284 = getelementptr inbounds [18 x [18 x [3 x float]]], [18 x [18 x [3 x\l... float]]] addrspace(3)* @_ZZ3addPfS_S_E9blockData, i32 0, i32 %131, i32 %130,\l... i32 2\l  %285 = load float, float addrspace(3)* %284, align 4, !tbaa !7\l  %286 = load float, float addrspace(1)* %1, align 4, !tbaa !7\l  %287 = fmul contract float %285, %286\l  %288 = fadd contract float %283, %287\l  store float %288, float addrspace(1)* %242, align 4, !tbaa !7\l  ret void\l}"];
}
