<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3769" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3769{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3769{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3769{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3769{left:70px;bottom:658px;letter-spacing:0.13px;}
#t5_3769{left:156px;bottom:658px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t6_3769{left:70px;bottom:633px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t7_3769{left:70px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t8_3769{left:70px;bottom:600px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t9_3769{left:70px;bottom:298px;letter-spacing:-0.09px;}
#ta_3769{left:156px;bottom:298px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tb_3769{left:70px;bottom:274px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tc_3769{left:70px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3769{left:70px;bottom:240px;letter-spacing:-0.13px;word-spacing:-0.91px;}
#te_3769{left:70px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#tf_3769{left:70px;bottom:206px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#tg_3769{left:70px;bottom:182px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3769{left:70px;bottom:156px;}
#ti_3769{left:96px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_3769{left:96px;bottom:142px;letter-spacing:-0.16px;}
#tk_3769{left:73px;bottom:1043px;letter-spacing:-0.15px;}
#tl_3769{left:197px;bottom:1050px;}
#tm_3769{left:275px;bottom:1043px;letter-spacing:-0.16px;}
#tn_3769{left:375px;bottom:1043px;letter-spacing:-0.13px;}
#to_3769{left:733px;bottom:1043px;letter-spacing:-0.19px;}
#tp_3769{left:375px;bottom:1020px;letter-spacing:-0.13px;}
#tq_3769{left:733px;bottom:1020px;letter-spacing:-0.17px;}
#tr_3769{left:375px;bottom:998px;letter-spacing:-0.13px;}
#ts_3769{left:733px;bottom:998px;letter-spacing:-0.17px;}
#tt_3769{left:375px;bottom:975px;letter-spacing:-0.13px;}
#tu_3769{left:733px;bottom:975px;letter-spacing:-0.19px;}
#tv_3769{left:375px;bottom:952px;letter-spacing:-0.15px;}
#tw_3769{left:733px;bottom:952px;letter-spacing:-0.17px;}
#tx_3769{left:375px;bottom:929px;letter-spacing:-0.15px;}
#ty_3769{left:733px;bottom:929px;letter-spacing:-0.17px;}
#tz_3769{left:375px;bottom:906px;letter-spacing:-0.12px;}
#t10_3769{left:733px;bottom:906px;letter-spacing:-0.18px;}
#t11_3769{left:73px;bottom:883px;letter-spacing:-0.14px;}
#t12_3769{left:246px;bottom:890px;}
#t13_3769{left:275px;bottom:883px;letter-spacing:-0.17px;}
#t14_3769{left:375px;bottom:883px;letter-spacing:-0.13px;}
#t15_3769{left:733px;bottom:883px;letter-spacing:-0.17px;}
#t16_3769{left:375px;bottom:860px;letter-spacing:-0.14px;}
#t17_3769{left:733px;bottom:860px;letter-spacing:-0.17px;}
#t18_3769{left:375px;bottom:837px;letter-spacing:-0.15px;}
#t19_3769{left:733px;bottom:837px;letter-spacing:-0.17px;}
#t1a_3769{left:375px;bottom:814px;letter-spacing:-0.15px;}
#t1b_3769{left:733px;bottom:814px;letter-spacing:-0.17px;}
#t1c_3769{left:69px;bottom:785px;letter-spacing:-0.14px;}
#t1d_3769{left:68px;bottom:766px;letter-spacing:-0.12px;}
#t1e_3769{left:68px;bottom:746px;letter-spacing:-0.12px;}
#t1f_3769{left:68px;bottom:727px;letter-spacing:-0.12px;}
#t1g_3769{left:425px;bottom:727px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1h_3769{left:68px;bottom:707px;letter-spacing:-0.11px;}
#t1i_3769{left:211px;bottom:555px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1j_3769{left:307px;bottom:555px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1k_3769{left:78px;bottom:533px;letter-spacing:-0.1px;}
#t1l_3769{left:182px;bottom:533px;letter-spacing:-0.11px;}
#t1m_3769{left:236px;bottom:533px;letter-spacing:-0.13px;}
#t1n_3769{left:78px;bottom:508px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_3769{left:78px;bottom:491px;letter-spacing:-0.13px;}
#t1p_3769{left:182px;bottom:508px;letter-spacing:-0.16px;}
#t1q_3769{left:236px;bottom:508px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1r_3769{left:78px;bottom:467px;letter-spacing:-0.12px;}
#t1s_3769{left:182px;bottom:467px;letter-spacing:-0.17px;}
#t1t_3769{left:236px;bottom:467px;}
#t1u_3769{left:252px;bottom:467px;letter-spacing:-0.14px;word-spacing:0.07px;}
#t1v_3769{left:303px;bottom:467px;letter-spacing:-0.11px;}
#t1w_3769{left:252px;bottom:452px;letter-spacing:-0.11px;}
#t1x_3769{left:252px;bottom:436px;letter-spacing:-0.12px;}
#t1y_3769{left:252px;bottom:421px;letter-spacing:-0.14px;}
#t1z_3769{left:252px;bottom:406px;letter-spacing:-0.14px;}
#t20_3769{left:252px;bottom:390px;letter-spacing:-0.14px;}
#t21_3769{left:236px;bottom:375px;}
#t22_3769{left:252px;bottom:375px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t23_3769{left:78px;bottom:351px;letter-spacing:-0.13px;}
#t24_3769{left:182px;bottom:351px;letter-spacing:-0.18px;}
#t25_3769{left:236px;bottom:351px;letter-spacing:-0.12px;}
#t26_3769{left:113px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t27_3769{left:212px;bottom:1086px;letter-spacing:0.12px;}
#t28_3769{left:73px;bottom:1066px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t29_3769{left:275px;bottom:1066px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t2a_3769{left:375px;bottom:1066px;letter-spacing:-0.12px;}
#t2b_3769{left:733px;bottom:1066px;letter-spacing:-0.15px;}

.s1_3769{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3769{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3769{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3769{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3769{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3769{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3769{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3769{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3769{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3769{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3769" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3769Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3769" style="-webkit-user-select: none;"><object width="935" height="1210" data="3769/3769.svg" type="image/svg+xml" id="pdf3769" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3769" class="t s1_3769">Vol. 3B </span><span id="t2_3769" class="t s1_3769">20-61 </span>
<span id="t3_3769" class="t s2_3769">PERFORMANCE MONITORING </span>
<span id="t4_3769" class="t s3_3769">20.3.8.1.3 </span><span id="t5_3769" class="t s3_3769">Data Address Profiling </span>
<span id="t6_3769" class="t s4_3769">The PEBS Data address profiling on the 6th generation, 7th generation and 8th generation Intel Core processors is </span>
<span id="t7_3769" class="t s4_3769">largely unchanged from the prior generation. When the DataLA facility is enabled, the relevant information written </span>
<span id="t8_3769" class="t s4_3769">into a PEBS record affects entries at offsets 98H, A0H, and A8H, as shown in Table 20-26. </span>
<span id="t9_3769" class="t s5_3769">20.3.8.2 </span><span id="ta_3769" class="t s5_3769">Frontend Retired Facility </span>
<span id="tb_3769" class="t s4_3769">The Skylake Core PMU has been extended to cover common microarchitectural conditions related to the front end </span>
<span id="tc_3769" class="t s4_3769">pipeline in addition to providing a generic latency mechanism that can locate fetch bubbles without necessarily </span>
<span id="td_3769" class="t s4_3769">attributing them to a particular condition. The facility counts the events if the associated instruction reaches retire- </span>
<span id="te_3769" class="t s4_3769">ment (architecturally committed). Additionally, the user may opt to enable the PEBS facility to obtain precise infor- </span>
<span id="tf_3769" class="t s4_3769">mation on the context of the event, e.g., EventingIP. </span>
<span id="tg_3769" class="t s4_3769">The supported frontend microarchitectural conditions require the following interfaces: </span>
<span id="th_3769" class="t s6_3769">• </span><span id="ti_3769" class="t s4_3769">The IA32_PERFEVTSELx MSR must select the FRONTEND_RETIRED event, EventSelect = C6H and UMASK = </span>
<span id="tj_3769" class="t s4_3769">01H. </span>
<span id="tk_3769" class="t s7_3769">MEM_LOAD_RETIRED </span>
<span id="tl_3769" class="t s8_3769">4 </span>
<span id="tm_3769" class="t s7_3769">D1H </span><span id="tn_3769" class="t s7_3769">L1_HIT </span><span id="to_3769" class="t s7_3769">01H </span>
<span id="tp_3769" class="t s7_3769">L2_HIT </span><span id="tq_3769" class="t s7_3769">02H </span>
<span id="tr_3769" class="t s7_3769">L3_HIT </span><span id="ts_3769" class="t s7_3769">04H </span>
<span id="tt_3769" class="t s7_3769">L1_MISS </span><span id="tu_3769" class="t s7_3769">08H </span>
<span id="tv_3769" class="t s7_3769">L2_MISS </span><span id="tw_3769" class="t s7_3769">10H </span>
<span id="tx_3769" class="t s7_3769">L3_MISS </span><span id="ty_3769" class="t s7_3769">20H </span>
<span id="tz_3769" class="t s7_3769">HIT_LFB </span><span id="t10_3769" class="t s7_3769">40H </span>
<span id="t11_3769" class="t s7_3769">MEM_LOAD_L3_HIT_RETIRED </span>
<span id="t12_3769" class="t s8_3769">2 </span>
<span id="t13_3769" class="t s7_3769">D2H </span><span id="t14_3769" class="t s7_3769">XSNP_MISS </span><span id="t15_3769" class="t s7_3769">01H </span>
<span id="t16_3769" class="t s7_3769">XSNP_HIT </span><span id="t17_3769" class="t s7_3769">02H </span>
<span id="t18_3769" class="t s7_3769">XSNP_HITM </span><span id="t19_3769" class="t s7_3769">04H </span>
<span id="t1a_3769" class="t s7_3769">XSNP_NONE </span><span id="t1b_3769" class="t s7_3769">08H </span>
<span id="t1c_3769" class="t s9_3769">NOTES: </span>
<span id="t1d_3769" class="t s7_3769">1. Only available on IA32_PMC1. </span>
<span id="t1e_3769" class="t s7_3769">2. INST_RETIRED.ALL_CYCLES is configured with additional parameters of cmask = 10 and INV = 1 </span>
<span id="t1f_3769" class="t s7_3769">3. Subevents are specified using MSR_PEBS_FRONTEND, see </span><span id="t1g_3769" class="t s4_3769">Section 20.3.8.3 </span>
<span id="t1h_3769" class="t s7_3769">4. Instruction with at least one load uop experiencing the condition specified in the UMask. </span>
<span id="t1i_3769" class="t s3_3769">Table 20-37. </span><span id="t1j_3769" class="t s3_3769">Layout of Data Linear Address Information In PEBS Record </span>
<span id="t1k_3769" class="t sa_3769">Field </span><span id="t1l_3769" class="t sa_3769">Offset </span><span id="t1m_3769" class="t sa_3769">Description </span>
<span id="t1n_3769" class="t s7_3769">Data Linear </span>
<span id="t1o_3769" class="t s7_3769">Address </span>
<span id="t1p_3769" class="t s7_3769">98H </span><span id="t1q_3769" class="t s7_3769">The linear address of the load or the destination of the store. </span>
<span id="t1r_3769" class="t s7_3769">Store Status </span><span id="t1s_3769" class="t s7_3769">A0H </span><span id="t1t_3769" class="t s7_3769">• </span><span id="t1u_3769" class="t sa_3769">DCU Hit </span><span id="t1v_3769" class="t s7_3769">(Bit 0): The store hit the data cache closest to the core (L1 cache) if this bit is set, otherwise </span>
<span id="t1w_3769" class="t s7_3769">the store missed the data cache. This information is valid only for the following store events: </span>
<span id="t1x_3769" class="t s7_3769">UOPS_RETIRED.ALL (if store is tagged), </span>
<span id="t1y_3769" class="t s7_3769">MEM_INST_RETIRED.STLB_MISS_STORES, </span>
<span id="t1z_3769" class="t s7_3769">MEM_INST_RETIRED.ALL_STORES, </span>
<span id="t20_3769" class="t s7_3769">MEM_INST_RETIRED.SPLIT_STORES. </span>
<span id="t21_3769" class="t s7_3769">• </span><span id="t22_3769" class="t s7_3769">Other bits are zero. </span>
<span id="t23_3769" class="t s7_3769">Reserved </span><span id="t24_3769" class="t s7_3769">A8H </span><span id="t25_3769" class="t s7_3769">Always zero. </span>
<span id="t26_3769" class="t s3_3769">Table 20-36. </span><span id="t27_3769" class="t s3_3769">Precise Events for the Skylake, Kaby Lake, and Coffee Lake Microarchitectures (Contd.) </span>
<span id="t28_3769" class="t sa_3769">Event Name </span><span id="t29_3769" class="t sa_3769">Event Select </span><span id="t2a_3769" class="t sa_3769">Sub-event </span><span id="t2b_3769" class="t sa_3769">UMask </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
