// Seed: 3148192614
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1 + id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  assign id_3[-1] = 1;
  wire [-1 'h0 : 1 'b0] id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output supply0 id_3;
  output reg id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3
  );
  assign id_1 = id_2++;
  initial begin : LABEL_0
    id_2 = "";
  end
  parameter time id_6 = 1, id_7 = 1;
  assign id_3 = -1;
endmodule
