# do compile.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/avg_pool_unit.v 
# -- Compiling module avg_pool_unit
# 
# Top level modules:
# 	avg_pool_unit
# End time: 21:24:24 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/cnn_core_unit.v 
# -- Compiling module cnn_top
# 
# Top level modules:
# 	cnn_top
# End time: 21:24:24 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/cnn_engine.v 
# -- Compiling module cnn_engine
# 
# Top level modules:
# 	cnn_engine
# End time: 21:24:24 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/fc_layer.v 
# -- Compiling module fc_layer
# 
# Top level modules:
# 	fc_layer
# End time: 21:24:24 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/mac_unit.v 
# -- Compiling module mac_unit
# 
# Top level modules:
# 	mac_unit
# End time: 21:24:24 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/multi_core.v 
# -- Compiling module multi_core
# 
# Top level modules:
# 	multi_core
# End time: 21:24:24 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:24 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/pool_layer.v 
# -- Compiling module pool_layer
# 
# Top level modules:
# 	pool_layer
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/relu_unit.v 
# -- Compiling module relu_unit
# 
# Top level modules:
# 	relu_unit
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/tb_cnn_multi.v 
# -- Compiling module tb_cnn_multi
# 
# Top level modules:
# 	tb_cnn_multi
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/tb_cnn_unit.v 
# -- Compiling module tb_cnn_unit
# 
# Top level modules:
# 	tb_cnn_unit
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/bus_decoder.v 
# -- Compiling module bus_decoder
# 
# Top level modules:
# 	bus_decoder
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/dual_ram.v 
# -- Compiling module dual_ram
# 
# Top level modules:
# 	dual_ram
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/gpio_module.v 
# -- Compiling module gpio_module
# 
# Top level modules:
# 	gpio_module
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/hardware_interfaces/tb_gpio.v 
# -- Compiling module tb_gpio
# 
# Top level modules:
# 	tb_gpio
# End time: 21:24:25 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:25 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/rxuart.v 
# -- Compiling module rxuart
# 
# Top level modules:
# 	rxuart
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/txuart.v 
# -- Compiling module txuart
# 
# Top level modules:
# 	txuart
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/wbuart.v 
# -- Compiling module wbuart
# 
# Top level modules:
# 	wbuart
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/uart_modules/ufifo.v 
# -- Compiling module ufifo
# 
# Top level modules:
# 	ufifo
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/tb_top.v 
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_interconnect.v 
# -- Compiling module dual_ram_wb
# -- Compiling module gpio_wb
# -- Compiling module multi_core_wb
# -- Compiling module wb_interconnect
# 
# Top level modules:
# 	wb_interconnect
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:24:26 on Jul 23,2025
# vlog -reportprogress 300 -sv /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/wb_wrapper.v 
# -- Compiling module dual_ram_wb
# -- Compiling module gpio_wb
# -- Compiling module multi_core_wb
# 
# Top level modules:
# 	dual_ram_wb
# 	gpio_wb
# 	multi_core_wb
# End time: 21:24:26 on Jul 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim tb_cnn_unit
# vsim tb_cnn_unit 
# Start time: 21:24:40 on Jul 23,2025
# Loading sv_std.std
# Loading work.tb_cnn_unit
# Loading work.cnn_top
# Loading work.cnn_engine
# Loading work.mac_unit
# Loading work.relu_unit
# Loading work.pool_layer
# Loading work.avg_pool_unit
# Loading work.fc_layer
add wave -r *
run -all
# Assigning test_image with all 1s...
# Contents of test_image:
# test_image[0] = 1
# test_image[1] = 1
# test_image[2] = 1
# test_image[3] = 1
# test_image[4] = 1
# test_image[5] = 1
# test_image[6] = 1
# test_image[7] = 1
# test_image[8] = 1
# test_image[9] = 1
# test_image[10] = 1
# test_image[11] = 1
# test_image[12] = 1
# test_image[13] = 1
# test_image[14] = 1
# test_image[15] = 1
# test_image[16] = 1
# test_image[17] = 1
# test_image[18] = 1
# test_image[19] = 1
# test_image[20] = 1
# test_image[21] = 1
# test_image[22] = 1
# test_image[23] = 1
# test_image[24] = 1
# test_image[25] = 1
# test_image[26] = 1
# test_image[27] = 1
# test_image[28] = 1
# test_image[29] = 1
# test_image[30] = 1
# test_image[31] = 1
# test_image[32] = 1
# test_image[33] = 1
# test_image[34] = 1
# test_image[35] = 1
# test_image[36] = 1
# test_image[37] = 1
# test_image[38] = 1
# test_image[39] = 1
# test_image[40] = 1
# test_image[41] = 1
# test_image[42] = 1
# test_image[43] = 1
# test_image[44] = 1
# test_image[45] = 1
# test_image[46] = 1
# test_image[47] = 1
# test_image[48] = 1
# test_image[49] = 1
# test_image[50] = 1
# test_image[51] = 1
# test_image[52] = 1
# test_image[53] = 1
# test_image[54] = 1
# test_image[55] = 1
# test_image[56] = 1
# test_image[57] = 1
# test_image[58] = 1
# test_image[59] = 1
# test_image[60] = 1
# test_image[61] = 1
# test_image[62] = 1
# test_image[63] = 1
# Assigning test_image to input_img...
# Contents of input_img:
# input_img[0] = 1
# input_img[1] = 1
# input_img[2] = 1
# input_img[3] = 1
# input_img[4] = 1
# input_img[5] = 1
# input_img[6] = 1
# input_img[7] = 1
# input_img[8] = 1
# input_img[9] = 1
# input_img[10] = 1
# input_img[11] = 1
# input_img[12] = 1
# input_img[13] = 1
# input_img[14] = 1
# input_img[15] = 1
# input_img[16] = 1
# input_img[17] = 1
# input_img[18] = 1
# input_img[19] = 1
# input_img[20] = 1
# input_img[21] = 1
# input_img[22] = 1
# input_img[23] = 1
# input_img[24] = 1
# input_img[25] = 1
# input_img[26] = 1
# input_img[27] = 1
# input_img[28] = 1
# input_img[29] = 1
# input_img[30] = 1
# input_img[31] = 1
# input_img[32] = 1
# input_img[33] = 1
# input_img[34] = 1
# input_img[35] = 1
# input_img[36] = 1
# input_img[37] = 1
# input_img[38] = 1
# input_img[39] = 1
# input_img[40] = 1
# input_img[41] = 1
# input_img[42] = 1
# input_img[43] = 1
# input_img[44] = 1
# input_img[45] = 1
# input_img[46] = 1
# input_img[47] = 1
# input_img[48] = 1
# input_img[49] = 1
# input_img[50] = 1
# input_img[51] = 1
# input_img[52] = 1
# input_img[53] = 1
# input_img[54] = 1
# input_img[55] = 1
# input_img[56] = 1
# input_img[57] = 1
# input_img[58] = 1
# input_img[59] = 1
# input_img[60] = 1
# input_img[61] = 1
# input_img[62] = 1
# input_img[63] = 1
# CNN prediction output:          x
# ** Note: $finish    : /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/tb_cnn_unit.v(72)
#    Time: 80 ns  Iteration: 0  Instance: /tb_cnn_unit
# 1
# Break in Module tb_cnn_unit at /home/shruti_hegde/cocotb_demo/sim_build/Multi-core-ML-Accelerator/cnn_core/tb_cnn_unit.v line 72
# End time: 21:32:16 on Jul 23,2025, Elapsed time: 0:07:36
# Errors: 0, Warnings: 0
