#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6432491880a0 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
L_0x7c6726ad01c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6432491c0e50_0 .net *"_ivl_1", 31 0, L_0x7c6726ad01c8;  1 drivers
v0x6432491c0f30_0 .net *"_ivl_3", 0 0, L_0x6432491d2390;  1 drivers
v0x6432491c0ff0_0 .var "clk", 0 0;
v0x6432491c10e0_0 .var "reset", 0 0;
E_0x643249157d20 .event edge, L_0x6432491d2390;
L_0x6432491d2390 .cmp/eeq 32, v0x6432491bc180_0, L_0x7c6726ad01c8;
S_0x643249198380 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0x6432491880a0;
 .timescale -9 -10;
v0x6432491722c0_0 .var/i "i", 31 0;
S_0x6432491b7900 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 19, 2 19 0, S_0x6432491880a0;
 .timescale -9 -10;
v0x6432491b7b00_0 .var/i "i", 31 0;
S_0x6432491b7be0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 25, 2 25 0, S_0x6432491880a0;
 .timescale -9 -10;
v0x6432491b7dc0_0 .var/i "i", 31 0;
S_0x6432491b7ea0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 33, 2 33 0, S_0x6432491880a0;
 .timescale -9 -10;
v0x6432491b8080_0 .var/i "i", 31 0;
S_0x6432491b8180 .scope module, "datapath" "Datapath" 2 6, 2 49 0, S_0x6432491880a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x6432491c1270 .functor AND 1, v0x6432491ba3f0_0, v0x6432491b97a0_0, C4<1>, C4<1>;
v0x6432491bf5d0_0 .net "ALUControl", 3 0, v0x6432491b9be0_0;  1 drivers
v0x6432491bf6e0_0 .net "ALUOp", 2 0, v0x6432491ba270_0;  1 drivers
v0x6432491bf7d0_0 .net "ALUResult", 31 0, v0x6432491b94f0_0;  1 drivers
v0x6432491bf870_0 .net "ALUSrc", 0 0, v0x6432491ba350_0;  1 drivers
v0x6432491bf960_0 .net "Branch", 0 0, v0x6432491ba3f0_0;  1 drivers
v0x6432491bfa50_0 .net "Immediate", 31 0, v0x6432491bbbf0_0;  1 drivers
v0x6432491bfaf0_0 .net "Instruction", 31 0, v0x6432491bc180_0;  1 drivers
v0x6432491bfc00_0 .net "MUXOut0", 31 0, v0x6432491bcf00_0;  1 drivers
v0x6432491bfd10_0 .net "MUXOut1", 31 0, v0x6432491bd5a0_0;  1 drivers
v0x6432491bfe60_0 .net "MUXOut2", 31 0, v0x6432491bdcb0_0;  1 drivers
v0x6432491bff70_0 .net "MemRead", 0 0, v0x6432491ba4c0_0;  1 drivers
v0x6432491c0060_0 .net "MemWrite", 0 0, v0x6432491ba580_0;  1 drivers
v0x6432491c0150_0 .net "MemtoReg", 0 0, v0x6432491ba690_0;  1 drivers
v0x6432491c01f0_0 .net "PCOut", 31 0, v0x6432491be220_0;  1 drivers
v0x6432491c0320_0 .net "RegWrite", 0 0, v0x6432491ba750_0;  1 drivers
v0x6432491c03c0_0 .net *"_ivl_13", 0 0, L_0x6432491c1270;  1 drivers
L_0x7c6726ad00a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6432491c04a0_0 .net *"_ivl_18", 30 0, L_0x7c6726ad00a8;  1 drivers
L_0x7c6726ad00f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6432491c0690_0 .net *"_ivl_25", 30 0, L_0x7c6726ad00f0;  1 drivers
L_0x7c6726ad0060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6432491c0770_0 .net *"_ivl_5", 0 0, L_0x7c6726ad0060;  1 drivers
v0x6432491c0850_0 .net "addout0", 31 0, L_0x6432491c11d0;  1 drivers
v0x6432491c0960_0 .net "addout1", 31 0, L_0x6432491d1340;  1 drivers
v0x6432491c0a20_0 .net "clk", 0 0, v0x6432491c0ff0_0;  1 drivers
v0x6432491c0ac0_0 .net "readData", 31 0, v0x6432491bb4c0_0;  1 drivers
v0x6432491c0b60_0 .net "readData1", 31 0, v0x6432491bef50_0;  1 drivers
v0x6432491c0c50_0 .net "readData2", 31 0, v0x6432491bf010_0;  1 drivers
v0x6432491c0cf0_0 .net "reset", 0 0, v0x6432491c10e0_0;  1 drivers
v0x6432491c0d90_0 .net "zero", 0 0, v0x6432491b97a0_0;  1 drivers
L_0x6432491d1430 .concat [ 3 1 0 0], v0x6432491ba270_0, L_0x7c6726ad0060;
L_0x6432491d14f0 .part v0x6432491bc180_0, 12, 3;
L_0x6432491d1590 .part v0x6432491bc180_0, 0, 7;
L_0x6432491d16c0 .part L_0x6432491d1340, 0, 1;
L_0x6432491d1810 .concat [ 1 31 0 0], L_0x6432491c1270, L_0x7c6726ad00a8;
L_0x6432491d1950 .part v0x6432491bb4c0_0, 0, 1;
L_0x6432491d1a80 .concat [ 1 31 0 0], v0x6432491ba690_0, L_0x7c6726ad00f0;
L_0x6432491d2060 .part v0x6432491bc180_0, 15, 5;
L_0x6432491d21a0 .part v0x6432491bc180_0, 20, 5;
L_0x6432491d2290 .part v0x6432491bc180_0, 7, 5;
S_0x6432491b83d0 .scope module, "add0" "Add" 2 66, 3 1 0, S_0x6432491b8180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x6432491b8640_0 .net "a", 31 0, v0x6432491be220_0;  alias, 1 drivers
L_0x7c6726ad0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6432491b8740_0 .net "b", 31 0, L_0x7c6726ad0018;  1 drivers
v0x6432491b8820_0 .net "result", 31 0, L_0x6432491c11d0;  alias, 1 drivers
L_0x6432491c11d0 .arith/sum 32, v0x6432491be220_0, L_0x7c6726ad0018;
S_0x6432491b8960 .scope module, "add1" "Add" 2 67, 3 1 0, S_0x6432491b8180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x6432491b8b90_0 .net "a", 31 0, v0x6432491be220_0;  alias, 1 drivers
v0x6432491b8c70_0 .net "b", 31 0, v0x6432491bbbf0_0;  alias, 1 drivers
v0x6432491b8d30_0 .net "result", 31 0, L_0x6432491d1340;  alias, 1 drivers
L_0x6432491d1340 .arith/sum 32, v0x6432491be220_0, v0x6432491bbbf0_0;
S_0x6432491b8e70 .scope module, "alu" "ALU" 2 68, 4 1 0, S_0x6432491b8180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x64324911fc40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x64324911fc80 .param/l "AND" 1 4 12, C4<0000>;
P_0x64324911fcc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x64324911fd00 .param/l "LB" 1 4 9, C4<0010>;
P_0x64324911fd40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x64324911fd80 .param/l "SB" 1 4 10, C4<0010>;
P_0x64324911fdc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x6432491b93f0_0 .net "ALUControl", 3 0, L_0x6432491d1430;  1 drivers
v0x6432491b94f0_0 .var "ALUResult", 31 0;
v0x6432491b95d0_0 .net "a", 31 0, v0x6432491bef50_0;  alias, 1 drivers
v0x6432491b96c0_0 .net "b", 31 0, v0x6432491bcf00_0;  alias, 1 drivers
v0x6432491b97a0_0 .var "zero", 0 0;
E_0x643249141d50 .event edge, v0x6432491b93f0_0, v0x6432491b95d0_0, v0x6432491b96c0_0, v0x6432491b94f0_0;
S_0x6432491b9950 .scope module, "alucontrol" "ALUControl" 2 69, 5 1 0, S_0x6432491b8180;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x6432491b9be0_0 .var "ALUControl", 3 0;
v0x6432491b9ce0_0 .net "ALUOp", 2 0, v0x6432491ba270_0;  alias, 1 drivers
v0x6432491b9dc0_0 .net "instruction", 2 0, L_0x6432491d14f0;  1 drivers
E_0x64324919d1a0 .event edge, v0x6432491b9ce0_0, v0x6432491b9dc0_0;
S_0x6432491b9f00 .scope module, "control" "Control" 2 70, 6 1 0, S_0x6432491b8180;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x6432491ba270_0 .var "ALUOp", 2 0;
v0x6432491ba350_0 .var "ALUSrc", 0 0;
v0x6432491ba3f0_0 .var "Branch", 0 0;
v0x6432491ba4c0_0 .var "MemRead", 0 0;
v0x6432491ba580_0 .var "MemWrite", 0 0;
v0x6432491ba690_0 .var "MemtoReg", 0 0;
v0x6432491ba750_0 .var "RegWrite", 0 0;
v0x6432491ba810_0 .net "instruction", 6 0, L_0x6432491d1590;  1 drivers
E_0x64324919e3f0 .event edge, v0x6432491ba810_0;
S_0x6432491baa40 .scope module, "datamemory" "DataMemory" 2 71, 7 1 0, S_0x6432491b8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x6432491bada0_0 .net "MemRead", 0 0, v0x6432491ba4c0_0;  alias, 1 drivers
v0x6432491bae90_0 .net "MemWrite", 0 0, v0x6432491ba580_0;  alias, 1 drivers
v0x6432491baf60_0 .net "address", 31 0, v0x6432491b94f0_0;  alias, 1 drivers
v0x6432491bb060 .array "memory", 31 0, 31 0;
v0x6432491bb4c0_0 .var "readData", 31 0;
v0x6432491bb5f0_0 .net "writeData", 31 0, v0x6432491bf010_0;  alias, 1 drivers
v0x6432491bb060_0 .array/port v0x6432491bb060, 0;
v0x6432491bb060_1 .array/port v0x6432491bb060, 1;
E_0x64324919e580/0 .event edge, v0x6432491ba4c0_0, v0x6432491b94f0_0, v0x6432491bb060_0, v0x6432491bb060_1;
v0x6432491bb060_2 .array/port v0x6432491bb060, 2;
v0x6432491bb060_3 .array/port v0x6432491bb060, 3;
v0x6432491bb060_4 .array/port v0x6432491bb060, 4;
v0x6432491bb060_5 .array/port v0x6432491bb060, 5;
E_0x64324919e580/1 .event edge, v0x6432491bb060_2, v0x6432491bb060_3, v0x6432491bb060_4, v0x6432491bb060_5;
v0x6432491bb060_6 .array/port v0x6432491bb060, 6;
v0x6432491bb060_7 .array/port v0x6432491bb060, 7;
v0x6432491bb060_8 .array/port v0x6432491bb060, 8;
v0x6432491bb060_9 .array/port v0x6432491bb060, 9;
E_0x64324919e580/2 .event edge, v0x6432491bb060_6, v0x6432491bb060_7, v0x6432491bb060_8, v0x6432491bb060_9;
v0x6432491bb060_10 .array/port v0x6432491bb060, 10;
v0x6432491bb060_11 .array/port v0x6432491bb060, 11;
v0x6432491bb060_12 .array/port v0x6432491bb060, 12;
v0x6432491bb060_13 .array/port v0x6432491bb060, 13;
E_0x64324919e580/3 .event edge, v0x6432491bb060_10, v0x6432491bb060_11, v0x6432491bb060_12, v0x6432491bb060_13;
v0x6432491bb060_14 .array/port v0x6432491bb060, 14;
v0x6432491bb060_15 .array/port v0x6432491bb060, 15;
v0x6432491bb060_16 .array/port v0x6432491bb060, 16;
v0x6432491bb060_17 .array/port v0x6432491bb060, 17;
E_0x64324919e580/4 .event edge, v0x6432491bb060_14, v0x6432491bb060_15, v0x6432491bb060_16, v0x6432491bb060_17;
v0x6432491bb060_18 .array/port v0x6432491bb060, 18;
v0x6432491bb060_19 .array/port v0x6432491bb060, 19;
v0x6432491bb060_20 .array/port v0x6432491bb060, 20;
v0x6432491bb060_21 .array/port v0x6432491bb060, 21;
E_0x64324919e580/5 .event edge, v0x6432491bb060_18, v0x6432491bb060_19, v0x6432491bb060_20, v0x6432491bb060_21;
v0x6432491bb060_22 .array/port v0x6432491bb060, 22;
v0x6432491bb060_23 .array/port v0x6432491bb060, 23;
v0x6432491bb060_24 .array/port v0x6432491bb060, 24;
v0x6432491bb060_25 .array/port v0x6432491bb060, 25;
E_0x64324919e580/6 .event edge, v0x6432491bb060_22, v0x6432491bb060_23, v0x6432491bb060_24, v0x6432491bb060_25;
v0x6432491bb060_26 .array/port v0x6432491bb060, 26;
v0x6432491bb060_27 .array/port v0x6432491bb060, 27;
v0x6432491bb060_28 .array/port v0x6432491bb060, 28;
v0x6432491bb060_29 .array/port v0x6432491bb060, 29;
E_0x64324919e580/7 .event edge, v0x6432491bb060_26, v0x6432491bb060_27, v0x6432491bb060_28, v0x6432491bb060_29;
v0x6432491bb060_30 .array/port v0x6432491bb060, 30;
v0x6432491bb060_31 .array/port v0x6432491bb060, 31;
E_0x64324919e580/8 .event edge, v0x6432491bb060_30, v0x6432491bb060_31, v0x6432491ba580_0, v0x6432491bb5f0_0;
E_0x64324919e580 .event/or E_0x64324919e580/0, E_0x64324919e580/1, E_0x64324919e580/2, E_0x64324919e580/3, E_0x64324919e580/4, E_0x64324919e580/5, E_0x64324919e580/6, E_0x64324919e580/7, E_0x64324919e580/8;
S_0x6432491bb770 .scope module, "immgen" "ImmGen" 2 72, 8 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x64324919e2a0 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x64324919e2e0 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x64324919e320 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x64324919e360 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x6432491bbbf0_0 .var "immediate", 31 0;
v0x6432491bbcd0_0 .net "instruction", 31 0, v0x6432491bc180_0;  alias, 1 drivers
E_0x6432491bbb70 .event edge, v0x6432491bbcd0_0;
S_0x6432491bbdf0 .scope module, "instructionmemory" "InstructionMemory" 2 73, 9 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x6432491bc180_0 .var "instruction", 31 0;
v0x6432491bc290 .array "memory", 31 0, 31 0;
v0x6432491bc840_0 .net "readAddress", 31 0, v0x6432491be220_0;  alias, 1 drivers
v0x6432491bc290_0 .array/port v0x6432491bc290, 0;
v0x6432491bc290_1 .array/port v0x6432491bc290, 1;
v0x6432491bc290_2 .array/port v0x6432491bc290, 2;
E_0x6432491bc010/0 .event edge, v0x6432491b8640_0, v0x6432491bc290_0, v0x6432491bc290_1, v0x6432491bc290_2;
v0x6432491bc290_3 .array/port v0x6432491bc290, 3;
v0x6432491bc290_4 .array/port v0x6432491bc290, 4;
v0x6432491bc290_5 .array/port v0x6432491bc290, 5;
v0x6432491bc290_6 .array/port v0x6432491bc290, 6;
E_0x6432491bc010/1 .event edge, v0x6432491bc290_3, v0x6432491bc290_4, v0x6432491bc290_5, v0x6432491bc290_6;
v0x6432491bc290_7 .array/port v0x6432491bc290, 7;
v0x6432491bc290_8 .array/port v0x6432491bc290, 8;
v0x6432491bc290_9 .array/port v0x6432491bc290, 9;
v0x6432491bc290_10 .array/port v0x6432491bc290, 10;
E_0x6432491bc010/2 .event edge, v0x6432491bc290_7, v0x6432491bc290_8, v0x6432491bc290_9, v0x6432491bc290_10;
v0x6432491bc290_11 .array/port v0x6432491bc290, 11;
v0x6432491bc290_12 .array/port v0x6432491bc290, 12;
v0x6432491bc290_13 .array/port v0x6432491bc290, 13;
v0x6432491bc290_14 .array/port v0x6432491bc290, 14;
E_0x6432491bc010/3 .event edge, v0x6432491bc290_11, v0x6432491bc290_12, v0x6432491bc290_13, v0x6432491bc290_14;
v0x6432491bc290_15 .array/port v0x6432491bc290, 15;
v0x6432491bc290_16 .array/port v0x6432491bc290, 16;
v0x6432491bc290_17 .array/port v0x6432491bc290, 17;
v0x6432491bc290_18 .array/port v0x6432491bc290, 18;
E_0x6432491bc010/4 .event edge, v0x6432491bc290_15, v0x6432491bc290_16, v0x6432491bc290_17, v0x6432491bc290_18;
v0x6432491bc290_19 .array/port v0x6432491bc290, 19;
v0x6432491bc290_20 .array/port v0x6432491bc290, 20;
v0x6432491bc290_21 .array/port v0x6432491bc290, 21;
v0x6432491bc290_22 .array/port v0x6432491bc290, 22;
E_0x6432491bc010/5 .event edge, v0x6432491bc290_19, v0x6432491bc290_20, v0x6432491bc290_21, v0x6432491bc290_22;
v0x6432491bc290_23 .array/port v0x6432491bc290, 23;
v0x6432491bc290_24 .array/port v0x6432491bc290, 24;
v0x6432491bc290_25 .array/port v0x6432491bc290, 25;
v0x6432491bc290_26 .array/port v0x6432491bc290, 26;
E_0x6432491bc010/6 .event edge, v0x6432491bc290_23, v0x6432491bc290_24, v0x6432491bc290_25, v0x6432491bc290_26;
v0x6432491bc290_27 .array/port v0x6432491bc290, 27;
v0x6432491bc290_28 .array/port v0x6432491bc290, 28;
v0x6432491bc290_29 .array/port v0x6432491bc290, 29;
v0x6432491bc290_30 .array/port v0x6432491bc290, 30;
E_0x6432491bc010/7 .event edge, v0x6432491bc290_27, v0x6432491bc290_28, v0x6432491bc290_29, v0x6432491bc290_30;
v0x6432491bc290_31 .array/port v0x6432491bc290, 31;
E_0x6432491bc010/8 .event edge, v0x6432491bc290_31;
E_0x6432491bc010 .event/or E_0x6432491bc010/0, E_0x6432491bc010/1, E_0x6432491bc010/2, E_0x6432491bc010/3, E_0x6432491bc010/4, E_0x6432491bc010/5, E_0x6432491bc010/6, E_0x6432491bc010/7, E_0x6432491bc010/8;
S_0x6432491bc9c0 .scope module, "mux0" "Mux" 2 74, 10 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x6432491bcc70_0 .net "Control", 0 0, v0x6432491ba350_0;  alias, 1 drivers
v0x6432491bcd60_0 .net "in0", 31 0, v0x6432491bf010_0;  alias, 1 drivers
v0x6432491bce30_0 .net "in1", 31 0, v0x6432491bbbf0_0;  alias, 1 drivers
v0x6432491bcf00_0 .var "out", 31 0;
E_0x6432491bcc10 .event edge, v0x6432491ba350_0, v0x6432491b8c70_0, v0x6432491bb5f0_0;
S_0x6432491bd030 .scope module, "mux1" "Mux" 2 75, 10 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x6432491bd300_0 .net "Control", 0 0, L_0x6432491d16c0;  1 drivers
v0x6432491bd3e0_0 .net "in0", 31 0, L_0x6432491c11d0;  alias, 1 drivers
v0x6432491bd4d0_0 .net "in1", 31 0, L_0x6432491d1810;  1 drivers
v0x6432491bd5a0_0 .var "out", 31 0;
E_0x6432491bd280 .event edge, v0x6432491bd300_0, v0x6432491bd4d0_0, v0x6432491b8820_0;
S_0x6432491bd730 .scope module, "mux2" "Mux" 2 76, 10 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x6432491bda00_0 .net "Control", 0 0, L_0x6432491d1950;  1 drivers
v0x6432491bdae0_0 .net "in0", 31 0, v0x6432491b94f0_0;  alias, 1 drivers
v0x6432491bdbf0_0 .net "in1", 31 0, L_0x6432491d1a80;  1 drivers
v0x6432491bdcb0_0 .var "out", 31 0;
E_0x6432491bd980 .event edge, v0x6432491bda00_0, v0x6432491bdbf0_0, v0x6432491b94f0_0;
S_0x6432491bde40 .scope module, "pc" "PC" 2 77, 11 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x6432491be110_0 .net "PCIn", 31 0, v0x6432491bd5a0_0;  alias, 1 drivers
v0x6432491be220_0 .var "PCOut", 31 0;
v0x6432491be2c0_0 .net "clk", 0 0, v0x6432491c0ff0_0;  alias, 1 drivers
v0x6432491be390_0 .net "reset", 0 0, v0x6432491c10e0_0;  alias, 1 drivers
E_0x6432491be090 .event posedge, v0x6432491be2c0_0;
S_0x6432491be500 .scope module, "registers" "Registers" 2 78, 12 1 0, S_0x6432491b8180;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x6432491be910_0 .net "RegWrite", 0 0, v0x6432491ba750_0;  alias, 1 drivers
v0x6432491be9d0_0 .net *"_ivl_11", 31 0, L_0x6432491d1e20;  1 drivers
v0x6432491bea90_0 .net *"_ivl_13", 6 0, L_0x6432491d1ec0;  1 drivers
L_0x7c6726ad0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6432491beb80_0 .net *"_ivl_16", 1 0, L_0x7c6726ad0180;  1 drivers
v0x6432491bec60_0 .net *"_ivl_2", 31 0, L_0x6432491d1bc0;  1 drivers
v0x6432491bed90_0 .net *"_ivl_4", 6 0, L_0x6432491d1c60;  1 drivers
L_0x7c6726ad0138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6432491bee70_0 .net *"_ivl_7", 1 0, L_0x7c6726ad0138;  1 drivers
v0x6432491bef50_0 .var "readData1", 31 0;
v0x6432491bf010_0 .var "readData2", 31 0;
v0x6432491bf0b0_0 .net "readReg1", 4 0, L_0x6432491d2060;  1 drivers
v0x6432491bf190_0 .net "readReg2", 4 0, L_0x6432491d21a0;  1 drivers
v0x6432491bf270 .array "registers", 31 0, 31 0;
v0x6432491bf330_0 .net "writeData", 31 0, v0x6432491bdcb0_0;  alias, 1 drivers
v0x6432491bf3f0_0 .net "writeReg", 4 0, L_0x6432491d2290;  1 drivers
E_0x6432491be7d0 .event edge, v0x6432491ba750_0, v0x6432491bdcb0_0, v0x6432491bf3f0_0;
E_0x6432491be850 .event edge, L_0x6432491d1e20, v0x6432491bf190_0;
E_0x6432491be8b0 .event edge, L_0x6432491d1bc0, v0x6432491bf0b0_0;
L_0x6432491d1bc0 .array/port v0x6432491bf270, L_0x6432491d1c60;
L_0x6432491d1c60 .concat [ 5 2 0 0], L_0x6432491d2060, L_0x7c6726ad0138;
L_0x6432491d1e20 .array/port v0x6432491bf270, L_0x6432491d1ec0;
L_0x6432491d1ec0 .concat [ 5 2 0 0], L_0x6432491d21a0, L_0x7c6726ad0180;
    .scope S_0x6432491b8e70;
T_0 ;
    %wait E_0x643249141d50;
    %load/vec4 v0x6432491b93f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x6432491b95d0_0;
    %load/vec4 v0x6432491b96c0_0;
    %add;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x6432491b95d0_0;
    %load/vec4 v0x6432491b96c0_0;
    %add;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x6432491b95d0_0;
    %load/vec4 v0x6432491b96c0_0;
    %add;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x6432491b95d0_0;
    %load/vec4 v0x6432491b96c0_0;
    %and;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x6432491b95d0_0;
    %load/vec4 v0x6432491b96c0_0;
    %or;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x6432491b95d0_0;
    %ix/getv 4, v0x6432491b96c0_0;
    %shiftl 4;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x6432491b95d0_0;
    %load/vec4 v0x6432491b96c0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x6432491b94f0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x6432491b94f0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x6432491b97a0_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x6432491b9950;
T_1 ;
    %wait E_0x64324919d1a0;
    %load/vec4 v0x6432491b9ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x6432491b9dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x6432491b9be0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x6432491b9f00;
T_2 ;
    %wait E_0x64324919e3f0;
    %load/vec4 v0x6432491ba810_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba690_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6432491ba270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba750_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba3f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba690_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6432491ba270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba750_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba690_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6432491ba270_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba750_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba690_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6432491ba270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba750_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba690_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6432491ba270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba750_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491ba3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba690_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6432491ba270_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491ba750_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x6432491baa40;
T_3 ;
    %wait E_0x64324919e580;
    %load/vec4 v0x6432491bada0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x6432491baf60_0;
    %load/vec4a v0x6432491bb060, 4;
    %store/vec4 v0x6432491bb4c0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6432491bae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x6432491bb5f0_0;
    %ix/getv 4, v0x6432491baf60_0;
    %store/vec4a v0x6432491bb060, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x6432491bb770;
T_4 ;
    %wait E_0x6432491bbb70;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6432491bbbf0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6432491bbbf0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6432491bbbf0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6432491bbbf0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6432491bbcd0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6432491bbbf0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x6432491bbdf0;
T_5 ;
    %wait E_0x6432491bc010;
    %load/vec4 v0x6432491bc840_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x6432491bc290, 4;
    %store/vec4 v0x6432491bc180_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x6432491bc9c0;
T_6 ;
    %wait E_0x6432491bcc10;
    %load/vec4 v0x6432491bcc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6432491bce30_0;
    %store/vec4 v0x6432491bcf00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6432491bcd60_0;
    %store/vec4 v0x6432491bcf00_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x6432491bd030;
T_7 ;
    %wait E_0x6432491bd280;
    %load/vec4 v0x6432491bd300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6432491bd4d0_0;
    %store/vec4 v0x6432491bd5a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6432491bd3e0_0;
    %store/vec4 v0x6432491bd5a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6432491bd730;
T_8 ;
    %wait E_0x6432491bd980;
    %load/vec4 v0x6432491bda00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6432491bdbf0_0;
    %store/vec4 v0x6432491bdcb0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6432491bdae0_0;
    %store/vec4 v0x6432491bdcb0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x6432491bde40;
T_9 ;
    %wait E_0x6432491be090;
    %load/vec4 v0x6432491be390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6432491be220_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6432491be110_0;
    %assign/vec4 v0x6432491be220_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x6432491be500;
T_10 ;
    %wait E_0x6432491be8b0;
    %load/vec4 v0x6432491bf0b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6432491bf270, 4;
    %assign/vec4 v0x6432491bef50_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x6432491be500;
T_11 ;
    %wait E_0x6432491be850;
    %load/vec4 v0x6432491bf190_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x6432491bf270, 4;
    %assign/vec4 v0x6432491bf010_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x6432491be500;
T_12 ;
    %wait E_0x6432491be7d0;
    %load/vec4 v0x6432491be910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x6432491bf330_0;
    %load/vec4 v0x6432491bf3f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6432491bf270, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x6432491880a0;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x6432491bb060 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x6432491bc290 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x6432491bf270 {0 0 0};
    %fork t_1, S_0x643249198380;
    %jmp t_0;
    .scope S_0x643249198380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6432491722c0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x6432491722c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v0x6432491722c0_0, &A<v0x6432491bb060, v0x6432491722c0_0 > {0 0 0};
    %load/vec4 v0x6432491722c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6432491722c0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x6432491880a0;
t_0 %join;
    %vpi_call 2 17 "$display", "\012\012" {0 0 0};
    %fork t_3, S_0x6432491b7900;
    %jmp t_2;
    .scope S_0x6432491b7900;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6432491b7b00_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x6432491b7b00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 20 "$display", "InstructionMemory [%2d] = 0x%h", v0x6432491b7b00_0, &A<v0x6432491bc290, v0x6432491b7b00_0 > {0 0 0};
    %load/vec4 v0x6432491b7b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6432491b7b00_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x6432491880a0;
t_2 %join;
    %vpi_call 2 23 "$display", "\012\012" {0 0 0};
    %fork t_5, S_0x6432491b7be0;
    %jmp t_4;
    .scope S_0x6432491b7be0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6432491b7dc0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x6432491b7dc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 26 "$display", "Register [%2d] = %d", v0x6432491b7dc0_0, &A<v0x6432491bf270, v0x6432491b7dc0_0 > {0 0 0};
    %load/vec4 v0x6432491b7dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6432491b7dc0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x6432491880a0;
t_4 %join;
    %vpi_call 2 29 "$display", "\012\012" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x6432491880a0;
T_14 ;
    %wait E_0x643249157d20;
    %fork t_7, S_0x6432491b7ea0;
    %jmp t_6;
    .scope S_0x6432491b7ea0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6432491b8080_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x6432491b8080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 34 "$display", "Register [%2d] = %d", v0x6432491b8080_0, &A<v0x6432491bf270, v0x6432491b8080_0 > {0 0 0};
    %load/vec4 v0x6432491b8080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6432491b8080_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x6432491880a0;
t_6 %join;
    %vpi_call 2 36 "$display", "\012\012" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x6432491880a0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491c0ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6432491c10e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6432491c10e0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x6432491880a0;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x6432491c0ff0_0;
    %inv;
    %assign/vec4 v0x6432491c0ff0_0, 0;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
