{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651560931468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651560931469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 03 12:25:31 2022 " "Processing started: Tue May 03 12:25:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651560931469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651560931469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus " "Command: quartus_sta Risc_Multicycle_Quartus -c Risc_Multicycle_Quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651560931469 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651560931607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651560932211 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651560932211 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560932257 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560932257 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1651560932826 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Risc_Multicycle_Quartus.sdc " "Synopsys Design Constraints File file not found: 'Risc_Multicycle_Quartus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651560932846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560932847 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\] " "create_clock -period 1.000 -name input_vector\[0\] input_vector\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651560932847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S1 risc_processor:add_instance\|state_transition:control_logic\|CS.S1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651560932847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S8 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " "create_clock -period 1.000 -name risc_processor:add_instance\|state_transition:control_logic\|CS.S8 risc_processor:add_instance\|state_transition:control_logic\|CS.S8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1651560932847 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651560932847 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1651560932848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651560932849 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651560932849 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651560932858 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651560932871 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651560932871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.424 " "Worst-case setup slack is -6.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.424             -12.652 input_vector\[0\]  " "   -6.424             -12.652 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.096              -5.096 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "   -5.096              -5.096 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520              -4.520 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.520              -4.520 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560932879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.523 " "Worst-case hold slack is 0.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 input_vector\[0\]  " "    0.523               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.376               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    3.376               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.188               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    4.188               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560932882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560932893 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560932896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.760 input_vector\[0\]  " "   -0.724              -7.760 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.371               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    0.432               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560932903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560932903 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651560932914 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651560932946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651560934291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651560934385 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651560934390 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651560934390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.028 " "Worst-case setup slack is -6.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.028             -11.329 input_vector\[0\]  " "   -6.028             -11.329 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.259              -5.259 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "   -5.259              -5.259 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.732              -4.732 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -4.732              -4.732 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560934398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.028 " "Worst-case hold slack is -0.028" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.028 input_vector\[0\]  " "   -0.028              -0.028 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.340               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    3.340               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.216               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    4.216               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560934400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560934410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560934412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.831 input_vector\[0\]  " "   -0.724              -7.831 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.373               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    0.432               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560934421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560934421 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1651560934432 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651560934672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651560935356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651560935399 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651560935400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651560935400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.995 " "Worst-case setup slack is -2.995" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.995              -6.374 input_vector\[0\]  " "   -2.995              -6.374 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.814              -1.814 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "   -1.814              -1.814 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576              -1.576 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.576              -1.576 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560935403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.232 " "Worst-case hold slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 input_vector\[0\]  " "    0.232               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.754               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    1.754               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.092               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    2.092               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560935411 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560935414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560935421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.594 input_vector\[0\]  " "   -0.088              -0.594 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.442               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    0.475               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560935424 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1651560935434 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1651560935581 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1651560935582 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1651560935582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.493 " "Worst-case setup slack is -2.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.493              -4.948 input_vector\[0\]  " "   -2.493              -4.948 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.734              -1.734 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "   -1.734              -1.734 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.521              -1.521 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "   -1.521              -1.521 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560935585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 input_vector\[0\]  " "    0.204               0.000 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.711               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    1.711               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.032               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    2.032               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560935594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560935597 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1651560935606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.086 " "Worst-case minimum pulse width slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.582 input_vector\[0\]  " "   -0.086              -0.582 input_vector\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1  " "    0.446               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8  " "    0.475               0.000 risc_processor:add_instance\|state_transition:control_logic\|CS.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1651560935608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1651560935608 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651560937621 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1651560937621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5156 " "Peak virtual memory: 5156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651560937689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 03 12:25:37 2022 " "Processing ended: Tue May 03 12:25:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651560937689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651560937689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651560937689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651560937689 ""}
