/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [2:0] _03_;
  wire [4:0] _04_;
  reg [37:0] _05_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  reg [20:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_60z;
  wire [3:0] celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [7:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z ? _00_ : _00_);
  assign celloutsig_0_6z = !(in_data[32] ? celloutsig_0_2z : celloutsig_0_4z);
  assign celloutsig_0_9z = !(celloutsig_0_3z[7] ? celloutsig_0_7z[6] : _01_);
  assign celloutsig_0_11z = !(celloutsig_0_7z[1] ? _02_ : celloutsig_0_9z);
  assign celloutsig_0_29z = !(1'h1 ? celloutsig_0_9z : celloutsig_0_17z);
  assign celloutsig_1_10z = celloutsig_1_3z[5] | ~(in_data[106]);
  assign celloutsig_0_38z = celloutsig_0_35z[0] ^ celloutsig_0_24z;
  assign celloutsig_0_12z = celloutsig_0_3z[20] ^ celloutsig_0_1z;
  reg [4:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 5'h00;
    else _14_ <= in_data[6:2];
  assign { _04_[4], _02_, _00_, _01_, _04_[0] } = _14_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_1_3z[5:3];
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _05_ <= 38'h0000000000;
    else _05_ <= { celloutsig_0_3z[17:5], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_61z = { celloutsig_0_9z, celloutsig_0_38z, celloutsig_0_15z, celloutsig_0_13z } & { celloutsig_0_35z, celloutsig_0_34z };
  assign celloutsig_1_3z = in_data[104:99] & { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_7z[6:1], celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_7z } & { celloutsig_0_7z, _04_[4], _02_, _00_, _01_, _04_[0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_21z = { celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_15z } & { _04_[4], _02_, _00_, _01_, _04_[0], celloutsig_0_16z };
  assign celloutsig_0_33z = celloutsig_0_14z[19:5] === { celloutsig_0_3z[18:6], celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_1_16z = { in_data[139:133], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_8z } === { celloutsig_1_7z, celloutsig_1_12z, _03_, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_14z[18:15], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_8z } === { _00_, 1'h1, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[138:135] >= in_data[177:174];
  assign celloutsig_1_2z = in_data[108:103] >= in_data[184:179];
  assign celloutsig_1_8z = { celloutsig_1_3z[2:0], celloutsig_1_3z, celloutsig_1_1z } >= { celloutsig_1_6z[8:0], celloutsig_1_0z };
  assign celloutsig_1_15z = { _03_[1:0], celloutsig_1_5z, celloutsig_1_0z } >= { celloutsig_1_13z[6:3], celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_17z = { _04_[4], _02_, celloutsig_0_10z } >= { _02_, _00_, _01_ };
  assign celloutsig_0_24z = { in_data[39:35], 1'h1, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_1z } >= { celloutsig_0_3z[10:5], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_27z[8:3], celloutsig_0_16z } || in_data[31:25];
  assign celloutsig_0_22z = celloutsig_0_21z || { celloutsig_0_14z[10:7], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_60z = { celloutsig_0_7z[7:6], celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_17z } < { celloutsig_0_14z[15:9], celloutsig_0_17z };
  assign celloutsig_1_17z = { in_data[155:150], celloutsig_1_0z } < { celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_7z, _03_, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_13z[6], celloutsig_1_16z, celloutsig_1_17z } < celloutsig_1_13z[2:0];
  assign celloutsig_0_16z = { _01_, _04_[0], celloutsig_0_15z, celloutsig_0_2z } < { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[63:55], celloutsig_0_1z } < in_data[61:52];
  assign celloutsig_1_11z = { celloutsig_1_6z[6:0], celloutsig_1_1z, celloutsig_1_3z } != { celloutsig_1_9z[4:0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_6z[11:9], celloutsig_1_6z, celloutsig_1_9z } != { in_data[134:109], celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[18:6] != { _04_[4], _02_, _00_, _04_[4], _02_, _00_, _01_, _04_[0], _04_[4], _02_, _00_, _01_, _04_[0] };
  assign celloutsig_0_35z = - { celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_0_18z = - { _00_, _01_, _04_[0], celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_7z[11:2], celloutsig_0_2z, celloutsig_0_4z } !== { celloutsig_0_3z[14:8], 1'h1, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_8z } !== { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_20z = { _05_[9:7], celloutsig_0_2z } !== { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_1_13z = { celloutsig_1_5z[7:3], celloutsig_1_1z, celloutsig_1_12z } | { celloutsig_1_6z[11], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_31z = celloutsig_0_29z & celloutsig_0_30z[4];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[98];
  assign celloutsig_1_7z = celloutsig_1_5z[3] & celloutsig_1_6z[10];
  assign celloutsig_1_18z = celloutsig_1_8z & celloutsig_1_7z;
  assign celloutsig_0_8z = celloutsig_0_1z & celloutsig_0_4z;
  assign celloutsig_1_6z = { in_data[166:159], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z } >> { celloutsig_1_3z[4:3], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_7z = { _04_[4], _02_, _00_, _01_, _04_[0], celloutsig_0_6z, _04_[4], _02_, _00_, _01_, _04_[0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } >> in_data[28:15];
  assign celloutsig_1_5z = { celloutsig_1_3z[0], celloutsig_1_1z, celloutsig_1_3z } << { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_27z = { celloutsig_0_3z[11:4], celloutsig_0_13z } << { celloutsig_0_2z, _04_[4], _02_, _00_, _01_, _04_[0], celloutsig_0_9z, celloutsig_0_11z, 1'h1 };
  assign celloutsig_1_9z = { celloutsig_1_5z[6:2], celloutsig_1_8z } ~^ { celloutsig_1_3z[4:0], celloutsig_1_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 21'h000000;
    else if (clkin_data[96]) celloutsig_0_3z = { in_data[38:21], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { celloutsig_0_30z[8], celloutsig_0_30z[6:0] } = { celloutsig_0_3z[9], celloutsig_0_3z[7:1] } ~^ { celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_12z };
  assign _04_[3:1] = { _02_, _00_, _01_ };
  assign celloutsig_0_30z[7] = celloutsig_0_3z[8];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
