#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff71750c740 .scope module, "Get_Jump_Addr" "Get_Jump_Addr" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
o0x10d038008 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff71760de40_0 .net "PCplus4", 31 0, o0x10d038008;  0 drivers
v0x7ff71761f920_0 .net *"_s1", 3 0, L_0x7ff71762dc00;  1 drivers
v0x7ff71761f9d0_0 .net *"_s10", 29 0, L_0x7ff71762dea0;  1 drivers
L_0x10d06a050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff71761fa90_0 .net *"_s15", 1 0, L_0x10d06a050;  1 drivers
v0x7ff71761fb40_0 .net *"_s3", 25 0, L_0x7ff7177075d0;  1 drivers
v0x7ff71761fc30_0 .net *"_s4", 25 0, L_0x7ff71762dd80;  1 drivers
v0x7ff71761fce0_0 .net *"_s6", 23 0, L_0x7ff71762dca0;  1 drivers
L_0x10d06a008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff71761fd90_0 .net *"_s8", 1 0, L_0x10d06a008;  1 drivers
o0x10d038188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff71761fe40_0 .net "instr", 31 0, o0x10d038188;  0 drivers
v0x7ff71761ff50_0 .net "jumpAddr", 31 0, L_0x7ff71762dff0;  1 drivers
L_0x7ff71762dc00 .part o0x10d038008, 28, 4;
L_0x7ff7177075d0 .part o0x10d038188, 0, 26;
L_0x7ff71762dca0 .part L_0x7ff7177075d0, 0, 24;
L_0x7ff71762dd80 .concat [ 2 24 0 0], L_0x10d06a008, L_0x7ff71762dca0;
L_0x7ff71762dea0 .concat [ 26 4 0 0], L_0x7ff71762dd80, L_0x7ff71762dc00;
L_0x7ff71762dff0 .concat [ 30 2 0 0], L_0x7ff71762dea0, L_0x10d06a050;
S_0x7ff71760cbd0 .scope module, "testbench" "testbench" 3 25;
 .timescale 0 0;
v0x7ff71762b170_0 .net "ALUOut_E", 31 0, v0x7ff717620380_0;  1 drivers
v0x7ff71762b260_0 .net "ALUOut_M", 31 0, v0x7ff717620af0_0;  1 drivers
v0x7ff71762b2f0_0 .net "ALUOut_W", 31 0, v0x7ff7176232e0_0;  1 drivers
v0x7ff71762b3c0_0 .net "EX_D", 4 0, v0x7ff717625c70_0;  1 drivers
v0x7ff71762b490_0 .net "EX_E", 4 0, v0x7ff717621820_0;  1 drivers
v0x7ff71762b560_0 .net "MEM_D", 2 0, L_0x7ff71762e280;  1 drivers
v0x7ff71762b5f0_0 .net "MEM_E", 2 0, L_0x7ff71762ed70;  1 drivers
v0x7ff71762b680_0 .net "MEM_M", 2 0, L_0x7ff71762f220;  1 drivers
v0x7ff71762b730_0 .net "Next_PC", 31 0, v0x7ff7176250f0_0;  1 drivers
v0x7ff71762b850_0 .net "PCBranch_D", 31 0, v0x7ff717624b90_0;  1 drivers
v0x7ff71762b930_0 .net "PCPlus4_D", 31 0, v0x7ff717622ca0_0;  1 drivers
v0x7ff71762ba00_0 .net "PCPlus4_F", 31 0, L_0x7ff71762e140;  1 drivers
v0x7ff71762bad0_0 .net "PCSrc_D", 0 0, v0x7ff7176254f0_0;  1 drivers
v0x7ff71762bb60_0 .net "PC_D", 31 0, v0x7ff717622b00_0;  1 drivers
v0x7ff71762bbf0_0 .net "PC_F", 31 0, v0x7ff717623c80_0;  1 drivers
v0x7ff71762bd00_0 .net "RD1_D", 31 0, v0x7ff717629330_0;  1 drivers
v0x7ff71762bd90_0 .net "RD1_E", 31 0, v0x7ff717621ad0_0;  1 drivers
v0x7ff71762bf60_0 .net "RD2_D", 31 0, v0x7ff7176293f0_0;  1 drivers
v0x7ff71762bff0_0 .net "RD2_E", 31 0, v0x7ff717621c10_0;  1 drivers
v0x7ff71762c080_0 .net "Rd_E", 4 0, v0x7ff717621df0_0;  1 drivers
v0x7ff71762c110_0 .net "ResultW", 0 0, L_0x7ff71762f5f0;  1 drivers
o0x10d03d828 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7ff71762c1a0_0 .net "Result_W", 31 0, o0x10d03d828;  0 drivers
v0x7ff71762c230_0 .net "Rs_E", 4 0, v0x7ff717621f50_0;  1 drivers
v0x7ff71762c2c0_0 .net "Rt_E", 4 0, v0x7ff7176220b0_0;  1 drivers
v0x7ff71762c390_0 .net "WB_D", 1 0, v0x7ff717626230_0;  1 drivers
v0x7ff71762c470_0 .net "WB_E", 1 0, v0x7ff717622450_0;  1 drivers
v0x7ff71762c540_0 .net "WB_M", 1 0, v0x7ff717620df0_0;  1 drivers
v0x7ff71762c610_0 .net "WB_W", 1 0, v0x7ff7176235d0_0;  1 drivers
L_0x10d06a128 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x7ff71762c6a0_0 .net/2u *"_s10", 31 0, L_0x10d06a128;  1 drivers
L_0x10d06a170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff71762c730_0 .net *"_s31", 0 0, L_0x10d06a170;  1 drivers
L_0x10d06a1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff71762c7c0_0 .net *"_s44", 0 0, L_0x10d06a1b8;  1 drivers
L_0x10d06a0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff71762c870_0 .net *"_s8", 0 0, L_0x10d06a0e0;  1 drivers
v0x7ff71762c920_0 .net "a0", 31 0, L_0x7ff71762e390;  1 drivers
v0x7ff71762be70_0 .net "branch", 0 0, v0x7ff7176262f0_0;  1 drivers
v0x7ff71762cbf0_0 .var "clk", 0 0;
v0x7ff71762cd80_0 .net "instr_D", 31 0, v0x7ff717622980_0;  1 drivers
v0x7ff71762ce10_0 .net "instr_F", 31 0, v0x7ff7176282d0_0;  1 drivers
v0x7ff71762cee0_0 .net "jal_control", 0 0, v0x7ff717626410_0;  1 drivers
v0x7ff71762cf70_0 .net "jr_control", 0 0, v0x7ff7176264a0_0;  1 drivers
v0x7ff71762d000_0 .net "jump", 0 0, v0x7ff717626530_0;  1 drivers
v0x7ff71762d090_0 .net "number_instructions", 31 0, v0x7ff717628440_0;  1 drivers
v0x7ff71762d120_0 .net "ra", 31 0, L_0x7ff71762e420;  1 drivers
v0x7ff71762d1b0_0 .net "readData_M", 31 0, v0x7ff717627e10_0;  1 drivers
v0x7ff71762d280_0 .net "readData_W", 31 0, v0x7ff717623440_0;  1 drivers
v0x7ff71762d350_0 .net "signImm_D", 31 0, v0x7ff71762ab20_0;  1 drivers
v0x7ff71762d3e0_0 .net "signImm_E", 31 0, v0x7ff717622210_0;  1 drivers
v0x7ff71762d4b0_0 .net "srcB", 31 0, v0x7ff717624640_0;  1 drivers
v0x7ff71762d580_0 .net "stat_control", 0 0, v0x7ff71762af20_0;  1 drivers
v0x7ff71762d650_0 .net "syscall_control", 0 0, v0x7ff7176266d0_0;  1 drivers
v0x7ff71762d720_0 .net "v0", 31 0, L_0x7ff71762e320;  1 drivers
v0x7ff71762d7f0_0 .net "writeData_M", 31 0, v0x7ff717620f50_0;  1 drivers
v0x7ff71762d8c0_0 .net "writeReg_E", 4 0, v0x7ff71762a1a0_0;  1 drivers
v0x7ff71762d990_0 .net "writeReg_M", 4 0, v0x7ff717621110_0;  1 drivers
v0x7ff71762da60_0 .net "writeReg_W", 4 0, v0x7ff717623730_0;  1 drivers
v0x7ff71762db30_0 .net "zero", 0 0, v0x7ff7176205a0_0;  1 drivers
L_0x7ff71762e280 .concat [ 2 1 0 0], v0x7ff717625e00_0, L_0x10d06a0e0;
L_0x7ff71762e550 .arith/sum 32, v0x7ff717622b00_0, L_0x10d06a128;
L_0x7ff71762e690 .part v0x7ff717622980_0, 21, 5;
L_0x7ff71762e7b0 .part v0x7ff717622980_0, 16, 5;
L_0x7ff71762e850 .part v0x7ff717626230_0, 1, 1;
L_0x7ff71762e920 .part L_0x7ff71762e280, 0, 2;
L_0x7ff71762ea00 .part v0x7ff717622980_0, 21, 5;
L_0x7ff71762eae0 .part v0x7ff717622980_0, 16, 5;
L_0x7ff71762eb80 .part v0x7ff717622980_0, 11, 5;
L_0x7ff71762ed70 .concat [ 2 1 0 0], v0x7ff717621940_0, L_0x10d06a170;
L_0x7ff71762ee10 .part v0x7ff717621820_0, 4, 1;
L_0x7ff71762ef50 .part v0x7ff717621820_0, 3, 1;
L_0x7ff71762eff0 .part v0x7ff717621820_0, 0, 3;
L_0x7ff71762f180 .part L_0x7ff71762ed70, 0, 2;
L_0x7ff71762f220 .concat [ 2 1 0 0], v0x7ff717620c50_0, L_0x10d06a1b8;
L_0x7ff71762f380 .part L_0x7ff71762f220, 1, 1;
L_0x7ff71762f420 .part L_0x7ff71762f220, 0, 1;
L_0x7ff71762f550 .part v0x7ff7176235d0_0, 0, 1;
L_0x7ff71762f5f0 .part v0x7ff717628920_0, 0, 1;
S_0x7ff717620050 .scope module, "ALU_block" "ALU" 3 174, 4 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg1"
    .port_info 1 /INPUT 32 "reg2"
    .port_info 2 /INPUT 3 "ALUop"
    .port_info 3 /OUTPUT 32 "ALUresult"
    .port_info 4 /OUTPUT 1 "zero"
v0x7ff7176202c0_0 .net "ALUop", 2 0, L_0x7ff71762eff0;  1 drivers
v0x7ff717620380_0 .var "ALUresult", 31 0;
v0x7ff717620430_0 .net "reg1", 31 0, v0x7ff717621ad0_0;  alias, 1 drivers
v0x7ff7176204f0_0 .net "reg2", 31 0, v0x7ff717624640_0;  alias, 1 drivers
v0x7ff7176205a0_0 .var "zero", 0 0;
E_0x7ff717620280 .event edge, v0x7ff7176202c0_0, v0x7ff717620430_0, v0x7ff7176204f0_0, v0x7ff717620380_0;
S_0x7ff717620700 .scope module, "ExMem" "EX_MEM" 3 180, 5 4 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "MEM_E"
    .port_info 2 /INPUT 2 "WB_E"
    .port_info 3 /INPUT 32 "ALUOut_E"
    .port_info 4 /INPUT 32 "WriteData_E"
    .port_info 5 /INPUT 5 "WriteReg_E"
    .port_info 6 /OUTPUT 2 "MEM_M"
    .port_info 7 /OUTPUT 2 "WB_M"
    .port_info 8 /OUTPUT 32 "ALUOut_M"
    .port_info 9 /OUTPUT 32 "WriteData_M"
    .port_info 10 /OUTPUT 5 "WriteReg_M"
v0x7ff717620a20_0 .net "ALUOut_E", 31 0, v0x7ff717620380_0;  alias, 1 drivers
v0x7ff717620af0_0 .var "ALUOut_M", 31 0;
v0x7ff717620b90_0 .net "MEM_E", 1 0, L_0x7ff71762f180;  1 drivers
v0x7ff717620c50_0 .var "MEM_M", 1 0;
v0x7ff717620d00_0 .net "WB_E", 1 0, v0x7ff717622450_0;  alias, 1 drivers
v0x7ff717620df0_0 .var "WB_M", 1 0;
v0x7ff717620ea0_0 .net "WriteData_E", 31 0, v0x7ff717621c10_0;  alias, 1 drivers
v0x7ff717620f50_0 .var "WriteData_M", 31 0;
v0x7ff717621000_0 .net "WriteReg_E", 4 0, v0x7ff71762a1a0_0;  alias, 1 drivers
v0x7ff717621110_0 .var "WriteReg_M", 4 0;
v0x7ff7176211c0_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  1 drivers
E_0x7ff71761fbe0 .event posedge, v0x7ff7176211c0_0;
S_0x7ff717621370 .scope module, "IdEx" "ID_EX" 3 162, 6 4 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "EX_D"
    .port_info 2 /INPUT 2 "MEM_D"
    .port_info 3 /INPUT 2 "WB_D"
    .port_info 4 /INPUT 5 "Rs_D"
    .port_info 5 /INPUT 5 "Rt_D"
    .port_info 6 /INPUT 5 "Rd_D"
    .port_info 7 /INPUT 32 "RD1_D"
    .port_info 8 /INPUT 32 "RD2_D"
    .port_info 9 /INPUT 32 "SignImm_D"
    .port_info 10 /OUTPUT 5 "EX_E"
    .port_info 11 /OUTPUT 2 "MEM_E"
    .port_info 12 /OUTPUT 2 "WB_E"
    .port_info 13 /OUTPUT 5 "Rs_E"
    .port_info 14 /OUTPUT 5 "Rt_E"
    .port_info 15 /OUTPUT 5 "Rd_E"
    .port_info 16 /OUTPUT 32 "RD1_E"
    .port_info 17 /OUTPUT 32 "RD2_E"
    .port_info 18 /OUTPUT 32 "SignImm_E"
v0x7ff717621790_0 .net "EX_D", 4 0, v0x7ff717625c70_0;  alias, 1 drivers
v0x7ff717621820_0 .var "EX_E", 4 0;
v0x7ff7176218b0_0 .net "MEM_D", 1 0, L_0x7ff71762e920;  1 drivers
v0x7ff717621940_0 .var "MEM_E", 1 0;
v0x7ff7176219e0_0 .net "RD1_D", 31 0, v0x7ff717629330_0;  alias, 1 drivers
v0x7ff717621ad0_0 .var "RD1_E", 31 0;
v0x7ff717621b70_0 .net "RD2_D", 31 0, v0x7ff7176293f0_0;  alias, 1 drivers
v0x7ff717621c10_0 .var "RD2_E", 31 0;
v0x7ff717621cd0_0 .net "Rd_D", 4 0, L_0x7ff71762eb80;  1 drivers
v0x7ff717621df0_0 .var "Rd_E", 4 0;
v0x7ff717621ea0_0 .net "Rs_D", 4 0, L_0x7ff71762ea00;  1 drivers
v0x7ff717621f50_0 .var "Rs_E", 4 0;
v0x7ff717622000_0 .net "Rt_D", 4 0, L_0x7ff71762eae0;  1 drivers
v0x7ff7176220b0_0 .var "Rt_E", 4 0;
v0x7ff717622160_0 .net "SignImm_D", 31 0, v0x7ff71762ab20_0;  alias, 1 drivers
v0x7ff717622210_0 .var "SignImm_E", 31 0;
v0x7ff7176222c0_0 .net "WB_D", 1 0, v0x7ff717626230_0;  alias, 1 drivers
v0x7ff717622450_0 .var "WB_E", 1 0;
v0x7ff717622500_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
S_0x7ff7176226d0 .scope module, "IfId" "IF_ID" 3 126, 7 4 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "PCSrcD"
    .port_info 2 /INPUT 32 "PC_F"
    .port_info 3 /INPUT 32 "Instr_F"
    .port_info 4 /INPUT 32 "PC_Plus4_F"
    .port_info 5 /OUTPUT 32 "PC_D"
    .port_info 6 /OUTPUT 32 "Instr_D"
    .port_info 7 /OUTPUT 32 "PC_Plus4_D"
v0x7ff717622980_0 .var "Instr_D", 31 0;
v0x7ff717622a40_0 .net "Instr_F", 31 0, v0x7ff7176282d0_0;  alias, 1 drivers
v0x7ff717621530_0 .net "PCSrcD", 0 0, v0x7ff7176254f0_0;  alias, 1 drivers
v0x7ff717622b00_0 .var "PC_D", 31 0;
v0x7ff717622bb0_0 .net "PC_F", 31 0, v0x7ff717623c80_0;  alias, 1 drivers
v0x7ff717622ca0_0 .var "PC_Plus4_D", 31 0;
v0x7ff717622d50_0 .net "PC_Plus4_F", 31 0, L_0x7ff71762e140;  alias, 1 drivers
v0x7ff717622e00_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
S_0x7ff717622f70 .scope module, "MemWb" "MEM_WB" 3 192, 8 4 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "WB_M"
    .port_info 2 /INPUT 32 "ReadData_M"
    .port_info 3 /INPUT 32 "ALUOut_M"
    .port_info 4 /INPUT 5 "WriteReg_M"
    .port_info 5 /OUTPUT 2 "WB_W"
    .port_info 6 /OUTPUT 32 "ReadData_W"
    .port_info 7 /OUTPUT 32 "ALUOut_W"
    .port_info 8 /OUTPUT 5 "WriteReg_W"
v0x7ff717623250_0 .net "ALUOut_M", 31 0, v0x7ff717620af0_0;  alias, 1 drivers
v0x7ff7176232e0_0 .var "ALUOut_W", 31 0;
v0x7ff717623380_0 .net "ReadData_M", 31 0, v0x7ff717627e10_0;  alias, 1 drivers
v0x7ff717623440_0 .var "ReadData_W", 31 0;
v0x7ff7176234f0_0 .net "WB_M", 1 0, v0x7ff717620df0_0;  alias, 1 drivers
v0x7ff7176235d0_0 .var "WB_W", 1 0;
v0x7ff717623670_0 .net "WriteReg_M", 4 0, v0x7ff717621110_0;  alias, 1 drivers
v0x7ff717623730_0 .var "WriteReg_W", 4 0;
v0x7ff7176237d0_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
S_0x7ff7176239c0 .scope module, "PC_block" "PC" 3 114, 9 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x7ff717623b70_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
v0x7ff717623c80_0 .var "currPC", 31 0;
v0x7ff717623d10_0 .net "nextPC", 31 0, v0x7ff7176250f0_0;  alias, 1 drivers
S_0x7ff717623df0 .scope module, "PCadd4" "Add4" 3 120, 10 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x7ff717623fe0_0 .net "PCplus4", 31 0, L_0x7ff71762e140;  alias, 1 drivers
L_0x10d06a098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff717624090_0 .net/2u *"_s0", 31 0, L_0x10d06a098;  1 drivers
v0x7ff717624130_0 .net "currPC", 31 0, v0x7ff717623c80_0;  alias, 1 drivers
L_0x7ff71762e140 .arith/sum 32, v0x7ff717623c80_0, L_0x10d06a098;
S_0x7ff717624250 .scope module, "aluMux" "Mux_2_1_32bit" 3 171, 11 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff7176244b0_0 .net "mux_in_0", 31 0, v0x7ff717621c10_0;  alias, 1 drivers
v0x7ff7176245a0_0 .net "mux_in_1", 31 0, v0x7ff717622210_0;  alias, 1 drivers
v0x7ff717624640_0 .var "mux_out", 31 0;
v0x7ff717624710_0 .net "select", 0 0, L_0x7ff71762ef50;  1 drivers
E_0x7ff717624460 .event edge, v0x7ff717624710_0, v0x7ff717620ea0_0, v0x7ff717622210_0;
S_0x7ff7176247f0 .scope module, "branchAdder" "Adder" 3 141, 10 10 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_Plus4"
    .port_info 1 /INPUT 32 "signExtendedImmediate"
    .port_info 2 /OUTPUT 32 "out"
v0x7ff717624ac0_0 .net "PC_Plus4", 31 0, v0x7ff717622ca0_0;  alias, 1 drivers
v0x7ff717624b90_0 .var "out", 31 0;
v0x7ff717624c20_0 .net "signExtendedImmediate", 31 0, v0x7ff71762ab20_0;  alias, 1 drivers
E_0x7ff717624a70 .event edge, v0x7ff717622ca0_0, v0x7ff717622160_0;
S_0x7ff717624d00 .scope module, "branchMux" "Mux_2_1_32bit" 3 111, 11 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
L_0x10d06a200 .functor BUFT 1, C4<0000000000000000000000000000000z>, C4<0>, C4<0>, C4<0>;
v0x7ff717624f70_0 .net "mux_in_0", 31 0, L_0x10d06a200;  1 drivers
v0x7ff717625030_0 .net "mux_in_1", 31 0, v0x7ff717624b90_0;  alias, 1 drivers
v0x7ff7176250f0_0 .var "mux_out", 31 0;
v0x7ff7176251c0_0 .net "select", 0 0, v0x7ff7176254f0_0;  alias, 1 drivers
E_0x7ff717624f10 .event edge, v0x7ff717621530_0, v0x7ff717624f70_0, v0x7ff717624b90_0;
S_0x7ff7176252a0 .scope module, "branch_control" "And_Gate" 3 144, 12 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "and_out"
v0x7ff7176254f0_0 .var "and_out", 0 0;
v0x7ff7176255d0_0 .net "branch", 0 0, v0x7ff7176262f0_0;  alias, 1 drivers
v0x7ff717625670_0 .net "zero", 0 0, v0x7ff7176205a0_0;  alias, 1 drivers
E_0x7ff7176254a0 .event edge, v0x7ff7176255d0_0, v0x7ff7176205a0_0;
S_0x7ff717625750 .scope module, "control_block" "Control" 3 132, 13 7 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 5 "EX_D"
    .port_info 2 /OUTPUT 2 "MEM_D"
    .port_info 3 /OUTPUT 2 "WB_D"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "syscall_control"
    .port_info 7 /OUTPUT 1 "jr_control"
    .port_info 8 /OUTPUT 1 "jal_control"
v0x7ff717625a80_0 .var "ALUop", 2 0;
v0x7ff717625b40_0 .var "ALUsrc", 0 0;
v0x7ff717625be0_0 .var "Branch", 0 0;
v0x7ff717625c70_0 .var "EX_D", 4 0;
v0x7ff717625d30_0 .var "Jump", 0 0;
v0x7ff717625e00_0 .var "MEM_D", 1 0;
v0x7ff717625eb0_0 .var "MemRead", 0 0;
v0x7ff717625f50_0 .var "MemToReg", 0 0;
v0x7ff717625ff0_0 .var "MemWrite", 0 0;
v0x7ff717626100_0 .var "RegDst", 0 0;
v0x7ff717626190_0 .var "RegWrite", 0 0;
v0x7ff717626230_0 .var "WB_D", 1 0;
v0x7ff7176262f0_0 .var "branch", 0 0;
v0x7ff717626380_0 .net "instr", 31 0, v0x7ff717622980_0;  alias, 1 drivers
v0x7ff717626410_0 .var "jal_control", 0 0;
v0x7ff7176264a0_0 .var "jr_control", 0 0;
v0x7ff717626530_0 .var "jump", 0 0;
v0x7ff7176266d0_0 .var "syscall_control", 0 0;
E_0x7ff717625a30 .event edge, v0x7ff717622980_0;
S_0x7ff717626850 .scope module, "dataMem" "Data_Memory" 3 186, 14 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x7ff717626a70_0 .net "address", 31 0, v0x7ff717620af0_0;  alias, 1 drivers
v0x7ff717626b60_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
v0x7ff717626c00_0 .net "memRead", 0 0, L_0x7ff71762f420;  1 drivers
v0x7ff717626c90_0 .net "memWrite", 0 0, L_0x7ff71762f380;  1 drivers
v0x7ff717626d20 .array "memory", 536870655 536870911, 31 0;
v0x7ff717627e10_0 .var "readData", 31 0;
v0x7ff717627eb0_0 .net "writeData", 31 0, v0x7ff717620f50_0;  alias, 1 drivers
E_0x7ff7176260b0 .event negedge, v0x7ff7176211c0_0;
v0x7ff717626d20_0 .array/port v0x7ff717626d20, 0;
v0x7ff717626d20_1 .array/port v0x7ff717626d20, 1;
E_0x7ff717626a40/0 .event edge, v0x7ff717626c00_0, v0x7ff717620af0_0, v0x7ff717626d20_0, v0x7ff717626d20_1;
v0x7ff717626d20_2 .array/port v0x7ff717626d20, 2;
v0x7ff717626d20_3 .array/port v0x7ff717626d20, 3;
v0x7ff717626d20_4 .array/port v0x7ff717626d20, 4;
v0x7ff717626d20_5 .array/port v0x7ff717626d20, 5;
E_0x7ff717626a40/1 .event edge, v0x7ff717626d20_2, v0x7ff717626d20_3, v0x7ff717626d20_4, v0x7ff717626d20_5;
v0x7ff717626d20_6 .array/port v0x7ff717626d20, 6;
v0x7ff717626d20_7 .array/port v0x7ff717626d20, 7;
v0x7ff717626d20_8 .array/port v0x7ff717626d20, 8;
v0x7ff717626d20_9 .array/port v0x7ff717626d20, 9;
E_0x7ff717626a40/2 .event edge, v0x7ff717626d20_6, v0x7ff717626d20_7, v0x7ff717626d20_8, v0x7ff717626d20_9;
v0x7ff717626d20_10 .array/port v0x7ff717626d20, 10;
v0x7ff717626d20_11 .array/port v0x7ff717626d20, 11;
v0x7ff717626d20_12 .array/port v0x7ff717626d20, 12;
v0x7ff717626d20_13 .array/port v0x7ff717626d20, 13;
E_0x7ff717626a40/3 .event edge, v0x7ff717626d20_10, v0x7ff717626d20_11, v0x7ff717626d20_12, v0x7ff717626d20_13;
v0x7ff717626d20_14 .array/port v0x7ff717626d20, 14;
v0x7ff717626d20_15 .array/port v0x7ff717626d20, 15;
v0x7ff717626d20_16 .array/port v0x7ff717626d20, 16;
v0x7ff717626d20_17 .array/port v0x7ff717626d20, 17;
E_0x7ff717626a40/4 .event edge, v0x7ff717626d20_14, v0x7ff717626d20_15, v0x7ff717626d20_16, v0x7ff717626d20_17;
v0x7ff717626d20_18 .array/port v0x7ff717626d20, 18;
v0x7ff717626d20_19 .array/port v0x7ff717626d20, 19;
v0x7ff717626d20_20 .array/port v0x7ff717626d20, 20;
v0x7ff717626d20_21 .array/port v0x7ff717626d20, 21;
E_0x7ff717626a40/5 .event edge, v0x7ff717626d20_18, v0x7ff717626d20_19, v0x7ff717626d20_20, v0x7ff717626d20_21;
v0x7ff717626d20_22 .array/port v0x7ff717626d20, 22;
v0x7ff717626d20_23 .array/port v0x7ff717626d20, 23;
v0x7ff717626d20_24 .array/port v0x7ff717626d20, 24;
v0x7ff717626d20_25 .array/port v0x7ff717626d20, 25;
E_0x7ff717626a40/6 .event edge, v0x7ff717626d20_22, v0x7ff717626d20_23, v0x7ff717626d20_24, v0x7ff717626d20_25;
v0x7ff717626d20_26 .array/port v0x7ff717626d20, 26;
v0x7ff717626d20_27 .array/port v0x7ff717626d20, 27;
v0x7ff717626d20_28 .array/port v0x7ff717626d20, 28;
v0x7ff717626d20_29 .array/port v0x7ff717626d20, 29;
E_0x7ff717626a40/7 .event edge, v0x7ff717626d20_26, v0x7ff717626d20_27, v0x7ff717626d20_28, v0x7ff717626d20_29;
v0x7ff717626d20_30 .array/port v0x7ff717626d20, 30;
v0x7ff717626d20_31 .array/port v0x7ff717626d20, 31;
v0x7ff717626d20_32 .array/port v0x7ff717626d20, 32;
v0x7ff717626d20_33 .array/port v0x7ff717626d20, 33;
E_0x7ff717626a40/8 .event edge, v0x7ff717626d20_30, v0x7ff717626d20_31, v0x7ff717626d20_32, v0x7ff717626d20_33;
v0x7ff717626d20_34 .array/port v0x7ff717626d20, 34;
v0x7ff717626d20_35 .array/port v0x7ff717626d20, 35;
v0x7ff717626d20_36 .array/port v0x7ff717626d20, 36;
v0x7ff717626d20_37 .array/port v0x7ff717626d20, 37;
E_0x7ff717626a40/9 .event edge, v0x7ff717626d20_34, v0x7ff717626d20_35, v0x7ff717626d20_36, v0x7ff717626d20_37;
v0x7ff717626d20_38 .array/port v0x7ff717626d20, 38;
v0x7ff717626d20_39 .array/port v0x7ff717626d20, 39;
v0x7ff717626d20_40 .array/port v0x7ff717626d20, 40;
v0x7ff717626d20_41 .array/port v0x7ff717626d20, 41;
E_0x7ff717626a40/10 .event edge, v0x7ff717626d20_38, v0x7ff717626d20_39, v0x7ff717626d20_40, v0x7ff717626d20_41;
v0x7ff717626d20_42 .array/port v0x7ff717626d20, 42;
v0x7ff717626d20_43 .array/port v0x7ff717626d20, 43;
v0x7ff717626d20_44 .array/port v0x7ff717626d20, 44;
v0x7ff717626d20_45 .array/port v0x7ff717626d20, 45;
E_0x7ff717626a40/11 .event edge, v0x7ff717626d20_42, v0x7ff717626d20_43, v0x7ff717626d20_44, v0x7ff717626d20_45;
v0x7ff717626d20_46 .array/port v0x7ff717626d20, 46;
v0x7ff717626d20_47 .array/port v0x7ff717626d20, 47;
v0x7ff717626d20_48 .array/port v0x7ff717626d20, 48;
v0x7ff717626d20_49 .array/port v0x7ff717626d20, 49;
E_0x7ff717626a40/12 .event edge, v0x7ff717626d20_46, v0x7ff717626d20_47, v0x7ff717626d20_48, v0x7ff717626d20_49;
v0x7ff717626d20_50 .array/port v0x7ff717626d20, 50;
v0x7ff717626d20_51 .array/port v0x7ff717626d20, 51;
v0x7ff717626d20_52 .array/port v0x7ff717626d20, 52;
v0x7ff717626d20_53 .array/port v0x7ff717626d20, 53;
E_0x7ff717626a40/13 .event edge, v0x7ff717626d20_50, v0x7ff717626d20_51, v0x7ff717626d20_52, v0x7ff717626d20_53;
v0x7ff717626d20_54 .array/port v0x7ff717626d20, 54;
v0x7ff717626d20_55 .array/port v0x7ff717626d20, 55;
v0x7ff717626d20_56 .array/port v0x7ff717626d20, 56;
v0x7ff717626d20_57 .array/port v0x7ff717626d20, 57;
E_0x7ff717626a40/14 .event edge, v0x7ff717626d20_54, v0x7ff717626d20_55, v0x7ff717626d20_56, v0x7ff717626d20_57;
v0x7ff717626d20_58 .array/port v0x7ff717626d20, 58;
v0x7ff717626d20_59 .array/port v0x7ff717626d20, 59;
v0x7ff717626d20_60 .array/port v0x7ff717626d20, 60;
v0x7ff717626d20_61 .array/port v0x7ff717626d20, 61;
E_0x7ff717626a40/15 .event edge, v0x7ff717626d20_58, v0x7ff717626d20_59, v0x7ff717626d20_60, v0x7ff717626d20_61;
v0x7ff717626d20_62 .array/port v0x7ff717626d20, 62;
v0x7ff717626d20_63 .array/port v0x7ff717626d20, 63;
v0x7ff717626d20_64 .array/port v0x7ff717626d20, 64;
v0x7ff717626d20_65 .array/port v0x7ff717626d20, 65;
E_0x7ff717626a40/16 .event edge, v0x7ff717626d20_62, v0x7ff717626d20_63, v0x7ff717626d20_64, v0x7ff717626d20_65;
v0x7ff717626d20_66 .array/port v0x7ff717626d20, 66;
v0x7ff717626d20_67 .array/port v0x7ff717626d20, 67;
v0x7ff717626d20_68 .array/port v0x7ff717626d20, 68;
v0x7ff717626d20_69 .array/port v0x7ff717626d20, 69;
E_0x7ff717626a40/17 .event edge, v0x7ff717626d20_66, v0x7ff717626d20_67, v0x7ff717626d20_68, v0x7ff717626d20_69;
v0x7ff717626d20_70 .array/port v0x7ff717626d20, 70;
v0x7ff717626d20_71 .array/port v0x7ff717626d20, 71;
v0x7ff717626d20_72 .array/port v0x7ff717626d20, 72;
v0x7ff717626d20_73 .array/port v0x7ff717626d20, 73;
E_0x7ff717626a40/18 .event edge, v0x7ff717626d20_70, v0x7ff717626d20_71, v0x7ff717626d20_72, v0x7ff717626d20_73;
v0x7ff717626d20_74 .array/port v0x7ff717626d20, 74;
v0x7ff717626d20_75 .array/port v0x7ff717626d20, 75;
v0x7ff717626d20_76 .array/port v0x7ff717626d20, 76;
v0x7ff717626d20_77 .array/port v0x7ff717626d20, 77;
E_0x7ff717626a40/19 .event edge, v0x7ff717626d20_74, v0x7ff717626d20_75, v0x7ff717626d20_76, v0x7ff717626d20_77;
v0x7ff717626d20_78 .array/port v0x7ff717626d20, 78;
v0x7ff717626d20_79 .array/port v0x7ff717626d20, 79;
v0x7ff717626d20_80 .array/port v0x7ff717626d20, 80;
v0x7ff717626d20_81 .array/port v0x7ff717626d20, 81;
E_0x7ff717626a40/20 .event edge, v0x7ff717626d20_78, v0x7ff717626d20_79, v0x7ff717626d20_80, v0x7ff717626d20_81;
v0x7ff717626d20_82 .array/port v0x7ff717626d20, 82;
v0x7ff717626d20_83 .array/port v0x7ff717626d20, 83;
v0x7ff717626d20_84 .array/port v0x7ff717626d20, 84;
v0x7ff717626d20_85 .array/port v0x7ff717626d20, 85;
E_0x7ff717626a40/21 .event edge, v0x7ff717626d20_82, v0x7ff717626d20_83, v0x7ff717626d20_84, v0x7ff717626d20_85;
v0x7ff717626d20_86 .array/port v0x7ff717626d20, 86;
v0x7ff717626d20_87 .array/port v0x7ff717626d20, 87;
v0x7ff717626d20_88 .array/port v0x7ff717626d20, 88;
v0x7ff717626d20_89 .array/port v0x7ff717626d20, 89;
E_0x7ff717626a40/22 .event edge, v0x7ff717626d20_86, v0x7ff717626d20_87, v0x7ff717626d20_88, v0x7ff717626d20_89;
v0x7ff717626d20_90 .array/port v0x7ff717626d20, 90;
v0x7ff717626d20_91 .array/port v0x7ff717626d20, 91;
v0x7ff717626d20_92 .array/port v0x7ff717626d20, 92;
v0x7ff717626d20_93 .array/port v0x7ff717626d20, 93;
E_0x7ff717626a40/23 .event edge, v0x7ff717626d20_90, v0x7ff717626d20_91, v0x7ff717626d20_92, v0x7ff717626d20_93;
v0x7ff717626d20_94 .array/port v0x7ff717626d20, 94;
v0x7ff717626d20_95 .array/port v0x7ff717626d20, 95;
v0x7ff717626d20_96 .array/port v0x7ff717626d20, 96;
v0x7ff717626d20_97 .array/port v0x7ff717626d20, 97;
E_0x7ff717626a40/24 .event edge, v0x7ff717626d20_94, v0x7ff717626d20_95, v0x7ff717626d20_96, v0x7ff717626d20_97;
v0x7ff717626d20_98 .array/port v0x7ff717626d20, 98;
v0x7ff717626d20_99 .array/port v0x7ff717626d20, 99;
v0x7ff717626d20_100 .array/port v0x7ff717626d20, 100;
v0x7ff717626d20_101 .array/port v0x7ff717626d20, 101;
E_0x7ff717626a40/25 .event edge, v0x7ff717626d20_98, v0x7ff717626d20_99, v0x7ff717626d20_100, v0x7ff717626d20_101;
v0x7ff717626d20_102 .array/port v0x7ff717626d20, 102;
v0x7ff717626d20_103 .array/port v0x7ff717626d20, 103;
v0x7ff717626d20_104 .array/port v0x7ff717626d20, 104;
v0x7ff717626d20_105 .array/port v0x7ff717626d20, 105;
E_0x7ff717626a40/26 .event edge, v0x7ff717626d20_102, v0x7ff717626d20_103, v0x7ff717626d20_104, v0x7ff717626d20_105;
v0x7ff717626d20_106 .array/port v0x7ff717626d20, 106;
v0x7ff717626d20_107 .array/port v0x7ff717626d20, 107;
v0x7ff717626d20_108 .array/port v0x7ff717626d20, 108;
v0x7ff717626d20_109 .array/port v0x7ff717626d20, 109;
E_0x7ff717626a40/27 .event edge, v0x7ff717626d20_106, v0x7ff717626d20_107, v0x7ff717626d20_108, v0x7ff717626d20_109;
v0x7ff717626d20_110 .array/port v0x7ff717626d20, 110;
v0x7ff717626d20_111 .array/port v0x7ff717626d20, 111;
v0x7ff717626d20_112 .array/port v0x7ff717626d20, 112;
v0x7ff717626d20_113 .array/port v0x7ff717626d20, 113;
E_0x7ff717626a40/28 .event edge, v0x7ff717626d20_110, v0x7ff717626d20_111, v0x7ff717626d20_112, v0x7ff717626d20_113;
v0x7ff717626d20_114 .array/port v0x7ff717626d20, 114;
v0x7ff717626d20_115 .array/port v0x7ff717626d20, 115;
v0x7ff717626d20_116 .array/port v0x7ff717626d20, 116;
v0x7ff717626d20_117 .array/port v0x7ff717626d20, 117;
E_0x7ff717626a40/29 .event edge, v0x7ff717626d20_114, v0x7ff717626d20_115, v0x7ff717626d20_116, v0x7ff717626d20_117;
v0x7ff717626d20_118 .array/port v0x7ff717626d20, 118;
v0x7ff717626d20_119 .array/port v0x7ff717626d20, 119;
v0x7ff717626d20_120 .array/port v0x7ff717626d20, 120;
v0x7ff717626d20_121 .array/port v0x7ff717626d20, 121;
E_0x7ff717626a40/30 .event edge, v0x7ff717626d20_118, v0x7ff717626d20_119, v0x7ff717626d20_120, v0x7ff717626d20_121;
v0x7ff717626d20_122 .array/port v0x7ff717626d20, 122;
v0x7ff717626d20_123 .array/port v0x7ff717626d20, 123;
v0x7ff717626d20_124 .array/port v0x7ff717626d20, 124;
v0x7ff717626d20_125 .array/port v0x7ff717626d20, 125;
E_0x7ff717626a40/31 .event edge, v0x7ff717626d20_122, v0x7ff717626d20_123, v0x7ff717626d20_124, v0x7ff717626d20_125;
v0x7ff717626d20_126 .array/port v0x7ff717626d20, 126;
v0x7ff717626d20_127 .array/port v0x7ff717626d20, 127;
v0x7ff717626d20_128 .array/port v0x7ff717626d20, 128;
v0x7ff717626d20_129 .array/port v0x7ff717626d20, 129;
E_0x7ff717626a40/32 .event edge, v0x7ff717626d20_126, v0x7ff717626d20_127, v0x7ff717626d20_128, v0x7ff717626d20_129;
v0x7ff717626d20_130 .array/port v0x7ff717626d20, 130;
v0x7ff717626d20_131 .array/port v0x7ff717626d20, 131;
v0x7ff717626d20_132 .array/port v0x7ff717626d20, 132;
v0x7ff717626d20_133 .array/port v0x7ff717626d20, 133;
E_0x7ff717626a40/33 .event edge, v0x7ff717626d20_130, v0x7ff717626d20_131, v0x7ff717626d20_132, v0x7ff717626d20_133;
v0x7ff717626d20_134 .array/port v0x7ff717626d20, 134;
v0x7ff717626d20_135 .array/port v0x7ff717626d20, 135;
v0x7ff717626d20_136 .array/port v0x7ff717626d20, 136;
v0x7ff717626d20_137 .array/port v0x7ff717626d20, 137;
E_0x7ff717626a40/34 .event edge, v0x7ff717626d20_134, v0x7ff717626d20_135, v0x7ff717626d20_136, v0x7ff717626d20_137;
v0x7ff717626d20_138 .array/port v0x7ff717626d20, 138;
v0x7ff717626d20_139 .array/port v0x7ff717626d20, 139;
v0x7ff717626d20_140 .array/port v0x7ff717626d20, 140;
v0x7ff717626d20_141 .array/port v0x7ff717626d20, 141;
E_0x7ff717626a40/35 .event edge, v0x7ff717626d20_138, v0x7ff717626d20_139, v0x7ff717626d20_140, v0x7ff717626d20_141;
v0x7ff717626d20_142 .array/port v0x7ff717626d20, 142;
v0x7ff717626d20_143 .array/port v0x7ff717626d20, 143;
v0x7ff717626d20_144 .array/port v0x7ff717626d20, 144;
v0x7ff717626d20_145 .array/port v0x7ff717626d20, 145;
E_0x7ff717626a40/36 .event edge, v0x7ff717626d20_142, v0x7ff717626d20_143, v0x7ff717626d20_144, v0x7ff717626d20_145;
v0x7ff717626d20_146 .array/port v0x7ff717626d20, 146;
v0x7ff717626d20_147 .array/port v0x7ff717626d20, 147;
v0x7ff717626d20_148 .array/port v0x7ff717626d20, 148;
v0x7ff717626d20_149 .array/port v0x7ff717626d20, 149;
E_0x7ff717626a40/37 .event edge, v0x7ff717626d20_146, v0x7ff717626d20_147, v0x7ff717626d20_148, v0x7ff717626d20_149;
v0x7ff717626d20_150 .array/port v0x7ff717626d20, 150;
v0x7ff717626d20_151 .array/port v0x7ff717626d20, 151;
v0x7ff717626d20_152 .array/port v0x7ff717626d20, 152;
v0x7ff717626d20_153 .array/port v0x7ff717626d20, 153;
E_0x7ff717626a40/38 .event edge, v0x7ff717626d20_150, v0x7ff717626d20_151, v0x7ff717626d20_152, v0x7ff717626d20_153;
v0x7ff717626d20_154 .array/port v0x7ff717626d20, 154;
v0x7ff717626d20_155 .array/port v0x7ff717626d20, 155;
v0x7ff717626d20_156 .array/port v0x7ff717626d20, 156;
v0x7ff717626d20_157 .array/port v0x7ff717626d20, 157;
E_0x7ff717626a40/39 .event edge, v0x7ff717626d20_154, v0x7ff717626d20_155, v0x7ff717626d20_156, v0x7ff717626d20_157;
v0x7ff717626d20_158 .array/port v0x7ff717626d20, 158;
v0x7ff717626d20_159 .array/port v0x7ff717626d20, 159;
v0x7ff717626d20_160 .array/port v0x7ff717626d20, 160;
v0x7ff717626d20_161 .array/port v0x7ff717626d20, 161;
E_0x7ff717626a40/40 .event edge, v0x7ff717626d20_158, v0x7ff717626d20_159, v0x7ff717626d20_160, v0x7ff717626d20_161;
v0x7ff717626d20_162 .array/port v0x7ff717626d20, 162;
v0x7ff717626d20_163 .array/port v0x7ff717626d20, 163;
v0x7ff717626d20_164 .array/port v0x7ff717626d20, 164;
v0x7ff717626d20_165 .array/port v0x7ff717626d20, 165;
E_0x7ff717626a40/41 .event edge, v0x7ff717626d20_162, v0x7ff717626d20_163, v0x7ff717626d20_164, v0x7ff717626d20_165;
v0x7ff717626d20_166 .array/port v0x7ff717626d20, 166;
v0x7ff717626d20_167 .array/port v0x7ff717626d20, 167;
v0x7ff717626d20_168 .array/port v0x7ff717626d20, 168;
v0x7ff717626d20_169 .array/port v0x7ff717626d20, 169;
E_0x7ff717626a40/42 .event edge, v0x7ff717626d20_166, v0x7ff717626d20_167, v0x7ff717626d20_168, v0x7ff717626d20_169;
v0x7ff717626d20_170 .array/port v0x7ff717626d20, 170;
v0x7ff717626d20_171 .array/port v0x7ff717626d20, 171;
v0x7ff717626d20_172 .array/port v0x7ff717626d20, 172;
v0x7ff717626d20_173 .array/port v0x7ff717626d20, 173;
E_0x7ff717626a40/43 .event edge, v0x7ff717626d20_170, v0x7ff717626d20_171, v0x7ff717626d20_172, v0x7ff717626d20_173;
v0x7ff717626d20_174 .array/port v0x7ff717626d20, 174;
v0x7ff717626d20_175 .array/port v0x7ff717626d20, 175;
v0x7ff717626d20_176 .array/port v0x7ff717626d20, 176;
v0x7ff717626d20_177 .array/port v0x7ff717626d20, 177;
E_0x7ff717626a40/44 .event edge, v0x7ff717626d20_174, v0x7ff717626d20_175, v0x7ff717626d20_176, v0x7ff717626d20_177;
v0x7ff717626d20_178 .array/port v0x7ff717626d20, 178;
v0x7ff717626d20_179 .array/port v0x7ff717626d20, 179;
v0x7ff717626d20_180 .array/port v0x7ff717626d20, 180;
v0x7ff717626d20_181 .array/port v0x7ff717626d20, 181;
E_0x7ff717626a40/45 .event edge, v0x7ff717626d20_178, v0x7ff717626d20_179, v0x7ff717626d20_180, v0x7ff717626d20_181;
v0x7ff717626d20_182 .array/port v0x7ff717626d20, 182;
v0x7ff717626d20_183 .array/port v0x7ff717626d20, 183;
v0x7ff717626d20_184 .array/port v0x7ff717626d20, 184;
v0x7ff717626d20_185 .array/port v0x7ff717626d20, 185;
E_0x7ff717626a40/46 .event edge, v0x7ff717626d20_182, v0x7ff717626d20_183, v0x7ff717626d20_184, v0x7ff717626d20_185;
v0x7ff717626d20_186 .array/port v0x7ff717626d20, 186;
v0x7ff717626d20_187 .array/port v0x7ff717626d20, 187;
v0x7ff717626d20_188 .array/port v0x7ff717626d20, 188;
v0x7ff717626d20_189 .array/port v0x7ff717626d20, 189;
E_0x7ff717626a40/47 .event edge, v0x7ff717626d20_186, v0x7ff717626d20_187, v0x7ff717626d20_188, v0x7ff717626d20_189;
v0x7ff717626d20_190 .array/port v0x7ff717626d20, 190;
v0x7ff717626d20_191 .array/port v0x7ff717626d20, 191;
v0x7ff717626d20_192 .array/port v0x7ff717626d20, 192;
v0x7ff717626d20_193 .array/port v0x7ff717626d20, 193;
E_0x7ff717626a40/48 .event edge, v0x7ff717626d20_190, v0x7ff717626d20_191, v0x7ff717626d20_192, v0x7ff717626d20_193;
v0x7ff717626d20_194 .array/port v0x7ff717626d20, 194;
v0x7ff717626d20_195 .array/port v0x7ff717626d20, 195;
v0x7ff717626d20_196 .array/port v0x7ff717626d20, 196;
v0x7ff717626d20_197 .array/port v0x7ff717626d20, 197;
E_0x7ff717626a40/49 .event edge, v0x7ff717626d20_194, v0x7ff717626d20_195, v0x7ff717626d20_196, v0x7ff717626d20_197;
v0x7ff717626d20_198 .array/port v0x7ff717626d20, 198;
v0x7ff717626d20_199 .array/port v0x7ff717626d20, 199;
v0x7ff717626d20_200 .array/port v0x7ff717626d20, 200;
v0x7ff717626d20_201 .array/port v0x7ff717626d20, 201;
E_0x7ff717626a40/50 .event edge, v0x7ff717626d20_198, v0x7ff717626d20_199, v0x7ff717626d20_200, v0x7ff717626d20_201;
v0x7ff717626d20_202 .array/port v0x7ff717626d20, 202;
v0x7ff717626d20_203 .array/port v0x7ff717626d20, 203;
v0x7ff717626d20_204 .array/port v0x7ff717626d20, 204;
v0x7ff717626d20_205 .array/port v0x7ff717626d20, 205;
E_0x7ff717626a40/51 .event edge, v0x7ff717626d20_202, v0x7ff717626d20_203, v0x7ff717626d20_204, v0x7ff717626d20_205;
v0x7ff717626d20_206 .array/port v0x7ff717626d20, 206;
v0x7ff717626d20_207 .array/port v0x7ff717626d20, 207;
v0x7ff717626d20_208 .array/port v0x7ff717626d20, 208;
v0x7ff717626d20_209 .array/port v0x7ff717626d20, 209;
E_0x7ff717626a40/52 .event edge, v0x7ff717626d20_206, v0x7ff717626d20_207, v0x7ff717626d20_208, v0x7ff717626d20_209;
v0x7ff717626d20_210 .array/port v0x7ff717626d20, 210;
v0x7ff717626d20_211 .array/port v0x7ff717626d20, 211;
v0x7ff717626d20_212 .array/port v0x7ff717626d20, 212;
v0x7ff717626d20_213 .array/port v0x7ff717626d20, 213;
E_0x7ff717626a40/53 .event edge, v0x7ff717626d20_210, v0x7ff717626d20_211, v0x7ff717626d20_212, v0x7ff717626d20_213;
v0x7ff717626d20_214 .array/port v0x7ff717626d20, 214;
v0x7ff717626d20_215 .array/port v0x7ff717626d20, 215;
v0x7ff717626d20_216 .array/port v0x7ff717626d20, 216;
v0x7ff717626d20_217 .array/port v0x7ff717626d20, 217;
E_0x7ff717626a40/54 .event edge, v0x7ff717626d20_214, v0x7ff717626d20_215, v0x7ff717626d20_216, v0x7ff717626d20_217;
v0x7ff717626d20_218 .array/port v0x7ff717626d20, 218;
v0x7ff717626d20_219 .array/port v0x7ff717626d20, 219;
v0x7ff717626d20_220 .array/port v0x7ff717626d20, 220;
v0x7ff717626d20_221 .array/port v0x7ff717626d20, 221;
E_0x7ff717626a40/55 .event edge, v0x7ff717626d20_218, v0x7ff717626d20_219, v0x7ff717626d20_220, v0x7ff717626d20_221;
v0x7ff717626d20_222 .array/port v0x7ff717626d20, 222;
v0x7ff717626d20_223 .array/port v0x7ff717626d20, 223;
v0x7ff717626d20_224 .array/port v0x7ff717626d20, 224;
v0x7ff717626d20_225 .array/port v0x7ff717626d20, 225;
E_0x7ff717626a40/56 .event edge, v0x7ff717626d20_222, v0x7ff717626d20_223, v0x7ff717626d20_224, v0x7ff717626d20_225;
v0x7ff717626d20_226 .array/port v0x7ff717626d20, 226;
v0x7ff717626d20_227 .array/port v0x7ff717626d20, 227;
v0x7ff717626d20_228 .array/port v0x7ff717626d20, 228;
v0x7ff717626d20_229 .array/port v0x7ff717626d20, 229;
E_0x7ff717626a40/57 .event edge, v0x7ff717626d20_226, v0x7ff717626d20_227, v0x7ff717626d20_228, v0x7ff717626d20_229;
v0x7ff717626d20_230 .array/port v0x7ff717626d20, 230;
v0x7ff717626d20_231 .array/port v0x7ff717626d20, 231;
v0x7ff717626d20_232 .array/port v0x7ff717626d20, 232;
v0x7ff717626d20_233 .array/port v0x7ff717626d20, 233;
E_0x7ff717626a40/58 .event edge, v0x7ff717626d20_230, v0x7ff717626d20_231, v0x7ff717626d20_232, v0x7ff717626d20_233;
v0x7ff717626d20_234 .array/port v0x7ff717626d20, 234;
v0x7ff717626d20_235 .array/port v0x7ff717626d20, 235;
v0x7ff717626d20_236 .array/port v0x7ff717626d20, 236;
v0x7ff717626d20_237 .array/port v0x7ff717626d20, 237;
E_0x7ff717626a40/59 .event edge, v0x7ff717626d20_234, v0x7ff717626d20_235, v0x7ff717626d20_236, v0x7ff717626d20_237;
v0x7ff717626d20_238 .array/port v0x7ff717626d20, 238;
v0x7ff717626d20_239 .array/port v0x7ff717626d20, 239;
v0x7ff717626d20_240 .array/port v0x7ff717626d20, 240;
v0x7ff717626d20_241 .array/port v0x7ff717626d20, 241;
E_0x7ff717626a40/60 .event edge, v0x7ff717626d20_238, v0x7ff717626d20_239, v0x7ff717626d20_240, v0x7ff717626d20_241;
v0x7ff717626d20_242 .array/port v0x7ff717626d20, 242;
v0x7ff717626d20_243 .array/port v0x7ff717626d20, 243;
v0x7ff717626d20_244 .array/port v0x7ff717626d20, 244;
v0x7ff717626d20_245 .array/port v0x7ff717626d20, 245;
E_0x7ff717626a40/61 .event edge, v0x7ff717626d20_242, v0x7ff717626d20_243, v0x7ff717626d20_244, v0x7ff717626d20_245;
v0x7ff717626d20_246 .array/port v0x7ff717626d20, 246;
v0x7ff717626d20_247 .array/port v0x7ff717626d20, 247;
v0x7ff717626d20_248 .array/port v0x7ff717626d20, 248;
v0x7ff717626d20_249 .array/port v0x7ff717626d20, 249;
E_0x7ff717626a40/62 .event edge, v0x7ff717626d20_246, v0x7ff717626d20_247, v0x7ff717626d20_248, v0x7ff717626d20_249;
v0x7ff717626d20_250 .array/port v0x7ff717626d20, 250;
v0x7ff717626d20_251 .array/port v0x7ff717626d20, 251;
v0x7ff717626d20_252 .array/port v0x7ff717626d20, 252;
v0x7ff717626d20_253 .array/port v0x7ff717626d20, 253;
E_0x7ff717626a40/63 .event edge, v0x7ff717626d20_250, v0x7ff717626d20_251, v0x7ff717626d20_252, v0x7ff717626d20_253;
v0x7ff717626d20_254 .array/port v0x7ff717626d20, 254;
v0x7ff717626d20_255 .array/port v0x7ff717626d20, 255;
v0x7ff717626d20_256 .array/port v0x7ff717626d20, 256;
E_0x7ff717626a40/64 .event edge, v0x7ff717626d20_254, v0x7ff717626d20_255, v0x7ff717626d20_256;
E_0x7ff717626a40 .event/or E_0x7ff717626a40/0, E_0x7ff717626a40/1, E_0x7ff717626a40/2, E_0x7ff717626a40/3, E_0x7ff717626a40/4, E_0x7ff717626a40/5, E_0x7ff717626a40/6, E_0x7ff717626a40/7, E_0x7ff717626a40/8, E_0x7ff717626a40/9, E_0x7ff717626a40/10, E_0x7ff717626a40/11, E_0x7ff717626a40/12, E_0x7ff717626a40/13, E_0x7ff717626a40/14, E_0x7ff717626a40/15, E_0x7ff717626a40/16, E_0x7ff717626a40/17, E_0x7ff717626a40/18, E_0x7ff717626a40/19, E_0x7ff717626a40/20, E_0x7ff717626a40/21, E_0x7ff717626a40/22, E_0x7ff717626a40/23, E_0x7ff717626a40/24, E_0x7ff717626a40/25, E_0x7ff717626a40/26, E_0x7ff717626a40/27, E_0x7ff717626a40/28, E_0x7ff717626a40/29, E_0x7ff717626a40/30, E_0x7ff717626a40/31, E_0x7ff717626a40/32, E_0x7ff717626a40/33, E_0x7ff717626a40/34, E_0x7ff717626a40/35, E_0x7ff717626a40/36, E_0x7ff717626a40/37, E_0x7ff717626a40/38, E_0x7ff717626a40/39, E_0x7ff717626a40/40, E_0x7ff717626a40/41, E_0x7ff717626a40/42, E_0x7ff717626a40/43, E_0x7ff717626a40/44, E_0x7ff717626a40/45, E_0x7ff717626a40/46, E_0x7ff717626a40/47, E_0x7ff717626a40/48, E_0x7ff717626a40/49, E_0x7ff717626a40/50, E_0x7ff717626a40/51, E_0x7ff717626a40/52, E_0x7ff717626a40/53, E_0x7ff717626a40/54, E_0x7ff717626a40/55, E_0x7ff717626a40/56, E_0x7ff717626a40/57, E_0x7ff717626a40/58, E_0x7ff717626a40/59, E_0x7ff717626a40/60, E_0x7ff717626a40/61, E_0x7ff717626a40/62, E_0x7ff717626a40/63, E_0x7ff717626a40/64;
S_0x7ff717627fe0 .scope module, "instructionMemory" "Instruction_Memory" 3 117, 15 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "number_instructions"
v0x7ff717628220_0 .net "currPC", 31 0, v0x7ff717623c80_0;  alias, 1 drivers
v0x7ff7176282d0_0 .var "instr", 31 0;
v0x7ff717628390 .array "mem", 1048832 1048576, 31 0;
v0x7ff717628440_0 .var "number_instructions", 31 0;
E_0x7ff717626080 .event edge, v0x7ff717622bb0_0;
S_0x7ff717628530 .scope module, "memToRegMux" "Mux_2_1_32bit" 3 198, 11 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 32 "mux_in_0"
    .port_info 2 /INPUT 32 "mux_in_1"
    .port_info 3 /OUTPUT 32 "mux_out"
v0x7ff7176287a0_0 .net "mux_in_0", 31 0, v0x7ff7176232e0_0;  alias, 1 drivers
v0x7ff717628870_0 .net "mux_in_1", 31 0, v0x7ff717623440_0;  alias, 1 drivers
v0x7ff717628920_0 .var "mux_out", 31 0;
v0x7ff7176289d0_0 .net "select", 0 0, L_0x7ff71762f550;  1 drivers
E_0x7ff717628740 .event edge, v0x7ff7176289d0_0, v0x7ff7176232e0_0, v0x7ff717623440_0;
S_0x7ff717628ad0 .scope module, "reg_block" "Registers" 3 135, 16 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "jal_control"
    .port_info 2 /INPUT 32 "jal_address"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "RegWrite"
    .port_info 8 /OUTPUT 32 "readData1"
    .port_info 9 /OUTPUT 32 "readData2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x7ff717629640_2 .array/port v0x7ff717629640, 2;
L_0x7ff71762e320 .functor BUFZ 32, v0x7ff717629640_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff717629640_4 .array/port v0x7ff717629640, 4;
L_0x7ff71762e390 .functor BUFZ 32, v0x7ff717629640_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff717629640_31 .array/port v0x7ff717629640, 31;
L_0x7ff71762e420 .functor BUFZ 32, v0x7ff717629640_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff717628e80_0 .net "RegWrite", 0 0, L_0x7ff71762e850;  1 drivers
v0x7ff717628f30_0 .net "a0", 31 0, L_0x7ff71762e390;  alias, 1 drivers
v0x7ff717628fd0_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
v0x7ff717629080_0 .var/i "i", 31 0;
v0x7ff717629110_0 .net "jal_address", 31 0, L_0x7ff71762e550;  1 drivers
v0x7ff717629200_0 .net "jal_control", 0 0, v0x7ff717626410_0;  alias, 1 drivers
v0x7ff717629290_0 .net "ra", 31 0, L_0x7ff71762e420;  alias, 1 drivers
v0x7ff717629330_0 .var "readData1", 31 0;
v0x7ff7176293f0_0 .var "readData2", 31 0;
v0x7ff717629520_0 .net "readReg1", 4 0, L_0x7ff71762e690;  1 drivers
v0x7ff7176295b0_0 .net "readReg2", 4 0, L_0x7ff71762e7b0;  1 drivers
v0x7ff717629640 .array "registers", 31 0, 31 0;
v0x7ff7176299d0_0 .net "v0", 31 0, L_0x7ff71762e320;  alias, 1 drivers
v0x7ff717629a80_0 .net "writeData", 31 0, o0x10d03d828;  alias, 0 drivers
v0x7ff717629b30_0 .net "writeReg", 4 0, v0x7ff717623730_0;  alias, 1 drivers
E_0x7ff717628e30 .event edge, v0x7ff7176295b0_0, v0x7ff717629520_0;
S_0x7ff717629d20 .scope module, "registerMux" "Mux_2_1_5bit" 3 168, 11 18 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select"
    .port_info 1 /INPUT 5 "mux_in_0"
    .port_info 2 /INPUT 5 "mux_in_1"
    .port_info 3 /OUTPUT 5 "mux_out"
v0x7ff71762a050_0 .net "mux_in_0", 4 0, v0x7ff7176220b0_0;  alias, 1 drivers
v0x7ff71762a110_0 .net "mux_in_1", 4 0, v0x7ff717621df0_0;  alias, 1 drivers
v0x7ff71762a1a0_0 .var "mux_out", 4 0;
v0x7ff71762a230_0 .net "select", 0 0, L_0x7ff71762ee10;  1 drivers
E_0x7ff717628ca0 .event edge, v0x7ff71762a230_0, v0x7ff7176220b0_0, v0x7ff717621df0_0;
S_0x7ff71762a2f0 .scope module, "runStats" "Stats" 3 204, 17 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "stat_control"
    .port_info 2 /INPUT 32 "number_instructions"
v0x7ff71762a540_0 .net "clk", 0 0, v0x7ff71762cbf0_0;  alias, 1 drivers
v0x7ff71762a5e0_0 .var "number_cycles", 31 0;
v0x7ff71762a690_0 .net "number_instructions", 31 0, v0x7ff717628440_0;  alias, 1 drivers
v0x7ff71762a760_0 .net "stat_control", 0 0, v0x7ff71762af20_0;  alias, 1 drivers
E_0x7ff71762a4f0 .event edge, v0x7ff71762a760_0;
S_0x7ff71762a840 .scope module, "signExtend_block" "Sign_Extend_16_32" 3 138, 18 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "out_value"
v0x7ff71762aa30_0 .net "instr", 31 0, v0x7ff717622980_0;  alias, 1 drivers
v0x7ff71762ab20_0 .var "out_value", 31 0;
S_0x7ff71762abf0 .scope module, "testSyscall" "Syscall" 3 156, 19 5 0, S_0x7ff71760cbd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall_control"
    .port_info 1 /INPUT 32 "v0"
    .port_info 2 /INPUT 32 "a0"
    .port_info 3 /OUTPUT 1 "stat_control"
v0x7ff71762ae50_0 .net "a0", 31 0, L_0x7ff71762e390;  alias, 1 drivers
v0x7ff71762af20_0 .var "stat_control", 0 0;
v0x7ff71762afd0_0 .net "syscall_control", 0 0, v0x7ff7176266d0_0;  alias, 1 drivers
v0x7ff71762b0a0_0 .net "v0", 31 0, L_0x7ff71762e320;  alias, 1 drivers
E_0x7ff71762ae00 .event edge, v0x7ff7176266d0_0, v0x7ff7176299d0_0, v0x7ff717628f30_0;
    .scope S_0x7ff717624d00;
T_0 ;
    %wait E_0x7ff717624f10;
    %load/vec4 v0x7ff7176251c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7ff717624f70_0;
    %store/vec4 v0x7ff7176250f0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff717625030_0;
    %store/vec4 v0x7ff7176250f0_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7ff7176239c0;
T_1 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x7ff717623c80_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x7ff7176239c0;
T_2 ;
    %wait E_0x7ff71761fbe0;
    %vpi_func 9 14 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7ff717623d10_0;
    %store/vec4 v0x7ff717623c80_0, 0, 32;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7ff717627fe0;
T_3 ;
    %vpi_call 15 11 "$readmemh", "../test/add_test/add_test.v", v0x7ff717628390 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717628440_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7ff717627fe0;
T_4 ;
    %wait E_0x7ff717626080;
    %load/vec4 v0x7ff717628220_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x7ff717628390, 4;
    %store/vec4 v0x7ff7176282d0_0, 0, 32;
    %load/vec4 v0x7ff717628440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff717628440_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7ff7176226d0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717622980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717622ca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717622b00_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x7ff7176226d0;
T_6 ;
    %wait E_0x7ff71761fbe0;
    %load/vec4 v0x7ff717621530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7ff717622bb0_0;
    %store/vec4 v0x7ff717622b00_0, 0, 32;
    %load/vec4 v0x7ff717622a40_0;
    %store/vec4 v0x7ff717622980_0, 0, 32;
    %load/vec4 v0x7ff717622d50_0;
    %store/vec4 v0x7ff717622ca0_0, 0, 32;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7ff717625750;
T_7 ;
    %wait E_0x7ff717625a30;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717626100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717625d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717625be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717625eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717625f50_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717625ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff7176266d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff7176264a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff717626410_0, 0, 1;
    %load/vec4 v0x7ff717626380_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %vpi_call 13 136 "$display", "Instruction Not Found\012" {0 0 0};
    %jmp T_7.12;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.12;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625d30_0, 0, 1;
    %jmp T_7.12;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626410_0, 0, 1;
    %jmp T_7.12;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %jmp T_7.12;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %jmp T_7.12;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %jmp T_7.12;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625be0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.12;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625be0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.12;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.12;
T_7.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625ff0_0, 0, 1;
    %jmp T_7.12;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %load/vec4 v0x7ff717626380_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %vpi_call 13 130 "$display", "R Instruction Not Listed\012" {0 0 0};
    %jmp T_7.22;
T_7.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.22;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.22;
T_7.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.22;
T_7.16 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.22;
T_7.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.22;
T_7.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717625d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff7176264a0_0, 0, 1;
    %jmp T_7.22;
T_7.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff7176266d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff717626190_0, 0, 1;
    %jmp T_7.22;
T_7.20 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7ff717625a80_0, 0, 3;
    %jmp T_7.22;
T_7.22 ;
    %pop/vec4 1;
    %jmp T_7.12;
T_7.12 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff717626100_0;
    %load/vec4 v0x7ff717625b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7ff717625a80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff717625c70_0, 0, 5;
    %load/vec4 v0x7ff717625ff0_0;
    %load/vec4 v0x7ff717625eb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff717625e00_0, 0, 2;
    %load/vec4 v0x7ff717626190_0;
    %load/vec4 v0x7ff717625f50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff717626230_0, 0, 2;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7ff717628ad0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717629080_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x7ff717629080_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff717629080_0;
    %store/vec4a v0x7ff717629640, 4, 0;
    %load/vec4 v0x7ff717629080_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff717629080_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7ff717628ad0;
T_9 ;
    %wait E_0x7ff717628e30;
    %load/vec4 v0x7ff717629520_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff717629640, 4;
    %store/vec4 v0x7ff717629330_0, 0, 32;
    %load/vec4 v0x7ff7176295b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7ff717629640, 4;
    %store/vec4 v0x7ff7176293f0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7ff717628ad0;
T_10 ;
    %wait E_0x7ff7176260b0;
    %load/vec4 v0x7ff717628e80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff717629b30_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7ff717629200_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7ff717629110_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ff717629640, 4, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7ff717629a80_0;
    %load/vec4 v0x7ff717629b30_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7ff717629640, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7ff71762a840;
T_11 ;
    %wait E_0x7ff717625a30;
    %load/vec4 v0x7ff71762aa30_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7ff71762aa30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff71762ab20_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7ff71762aa30_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7ff71762aa30_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff71762ab20_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7ff7176247f0;
T_12 ;
    %wait E_0x7ff717624a70;
    %load/vec4 v0x7ff717624ac0_0;
    %load/vec4 v0x7ff717624c20_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x7ff717624b90_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7ff7176252a0;
T_13 ;
    %wait E_0x7ff7176254a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff7176254f0_0, 0, 1;
    %load/vec4 v0x7ff7176255d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7ff717625670_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff7176254f0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7ff71762abf0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff71762af20_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7ff71762abf0;
T_15 ;
    %wait E_0x7ff71762ae00;
    %load/vec4 v0x7ff71762afd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x7ff71762b0a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call 19 18 "$display", "\012\012SYCALL OUTPUT = %d\012\012", v0x7ff71762ae50_0 {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7ff71762b0a0_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %vpi_call 19 23 "$display", "Syscall received 10, kill execution.\012\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff71762af20_0, 0, 1;
    %delay 1, 0;
    %vpi_call 19 25 "$finish" {0 0 0};
T_15.4 ;
T_15.3 ;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7ff717621370;
T_16 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff717621820_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff717621940_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff717622450_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff717621f50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff7176220b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff717621df0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717621ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717621c10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717622210_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x7ff717621370;
T_17 ;
    %wait E_0x7ff71761fbe0;
    %load/vec4 v0x7ff717621790_0;
    %store/vec4 v0x7ff717621820_0, 0, 5;
    %load/vec4 v0x7ff7176218b0_0;
    %store/vec4 v0x7ff717621940_0, 0, 2;
    %load/vec4 v0x7ff7176222c0_0;
    %store/vec4 v0x7ff717622450_0, 0, 2;
    %load/vec4 v0x7ff717621ea0_0;
    %store/vec4 v0x7ff717621f50_0, 0, 5;
    %load/vec4 v0x7ff717622000_0;
    %store/vec4 v0x7ff7176220b0_0, 0, 5;
    %load/vec4 v0x7ff717621cd0_0;
    %store/vec4 v0x7ff717621df0_0, 0, 5;
    %load/vec4 v0x7ff7176219e0_0;
    %store/vec4 v0x7ff717621ad0_0, 0, 32;
    %load/vec4 v0x7ff717621b70_0;
    %store/vec4 v0x7ff717621c10_0, 0, 32;
    %load/vec4 v0x7ff717622160_0;
    %store/vec4 v0x7ff717622210_0, 0, 32;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7ff717629d20;
T_18 ;
    %wait E_0x7ff717628ca0;
    %load/vec4 v0x7ff71762a230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x7ff71762a050_0;
    %store/vec4 v0x7ff71762a1a0_0, 0, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7ff71762a110_0;
    %store/vec4 v0x7ff71762a1a0_0, 0, 5;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7ff717624250;
T_19 ;
    %wait E_0x7ff717624460;
    %load/vec4 v0x7ff717624710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x7ff7176244b0_0;
    %store/vec4 v0x7ff717624640_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7ff7176245a0_0;
    %store/vec4 v0x7ff717624640_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7ff717620050;
T_20 ;
    %wait E_0x7ff717620280;
    %load/vec4 v0x7ff7176202c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.0 ;
    %load/vec4 v0x7ff717620430_0;
    %load/vec4 v0x7ff7176204f0_0;
    %and;
    %store/vec4 v0x7ff717620380_0, 0, 32;
    %jmp T_20.6;
T_20.1 ;
    %load/vec4 v0x7ff717620430_0;
    %load/vec4 v0x7ff7176204f0_0;
    %or;
    %store/vec4 v0x7ff717620380_0, 0, 32;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x7ff717620430_0;
    %load/vec4 v0x7ff7176204f0_0;
    %add;
    %store/vec4 v0x7ff717620380_0, 0, 32;
    %jmp T_20.6;
T_20.3 ;
    %load/vec4 v0x7ff717620430_0;
    %load/vec4 v0x7ff7176204f0_0;
    %sub;
    %store/vec4 v0x7ff717620380_0, 0, 32;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x7ff7176204f0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x7ff717620380_0, 0, 32;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x7ff717620430_0;
    %load/vec4 v0x7ff7176204f0_0;
    %cmp/u;
    %jmp/0xz  T_20.7, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ff717620380_0, 0, 32;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717620380_0, 0, 32;
T_20.8 ;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff717620380_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %pad/s 1;
    %store/vec4 v0x7ff7176205a0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7ff717620700;
T_21 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff717620c50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff717620df0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717620af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717620f50_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff717621110_0, 0, 5;
    %end;
    .thread T_21;
    .scope S_0x7ff717620700;
T_22 ;
    %wait E_0x7ff71761fbe0;
    %load/vec4 v0x7ff717620b90_0;
    %store/vec4 v0x7ff717620c50_0, 0, 2;
    %load/vec4 v0x7ff717620d00_0;
    %store/vec4 v0x7ff717620df0_0, 0, 2;
    %load/vec4 v0x7ff717620a20_0;
    %store/vec4 v0x7ff717620af0_0, 0, 32;
    %load/vec4 v0x7ff717620ea0_0;
    %pad/u 5;
    %store/vec4 v0x7ff717621110_0, 0, 5;
    %load/vec4 v0x7ff717621000_0;
    %store/vec4 v0x7ff717621110_0, 0, 5;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7ff717626850;
T_23 ;
    %wait E_0x7ff717626a40;
    %load/vec4 v0x7ff717626c00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7ff717626a70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x7ff717626d20, 4;
    %store/vec4 v0x7ff717627e10_0, 0, 32;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7ff717626850;
T_24 ;
    %wait E_0x7ff7176260b0;
    %load/vec4 v0x7ff717626c90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7ff717627eb0_0;
    %load/vec4 v0x7ff717626a70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x7ff717626d20, 4, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7ff717622f70;
T_25 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff7176235d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff717623440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff7176232e0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7ff717623730_0, 0, 5;
    %end;
    .thread T_25;
    .scope S_0x7ff717622f70;
T_26 ;
    %wait E_0x7ff71761fbe0;
    %load/vec4 v0x7ff7176234f0_0;
    %store/vec4 v0x7ff7176235d0_0, 0, 2;
    %load/vec4 v0x7ff717623380_0;
    %store/vec4 v0x7ff717623440_0, 0, 32;
    %load/vec4 v0x7ff717623250_0;
    %store/vec4 v0x7ff7176232e0_0, 0, 32;
    %load/vec4 v0x7ff717623670_0;
    %store/vec4 v0x7ff717623730_0, 0, 5;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7ff717628530;
T_27 ;
    %wait E_0x7ff717628740;
    %load/vec4 v0x7ff7176289d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7ff7176287a0_0;
    %store/vec4 v0x7ff717628920_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7ff717628870_0;
    %store/vec4 v0x7ff717628920_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7ff71762a2f0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff71762a5e0_0, 0, 32;
    %end;
    .thread T_28;
    .scope S_0x7ff71762a2f0;
T_29 ;
    %wait E_0x7ff71761fbe0;
    %load/vec4 v0x7ff71762a5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff71762a5e0_0, 0, 32;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7ff71762a2f0;
T_30 ;
    %wait E_0x7ff71762a4f0;
    %load/vec4 v0x7ff71762a760_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %vpi_call 17 22 "$display", "End of Run Statistics:\012" {0 0 0};
    %load/vec4 v0x7ff71762a690_0;
    %load/vec4 v0x7ff71762a5e0_0;
    %div;
    %vpi_call 17 23 "$display", $time, " Total Time Units | Number of Cycles: %0d | Number of Instructions: %0d | IPC: %0d", v0x7ff71762a5e0_0, v0x7ff71762a690_0, S<0,vec4,u32> {1 0 0};
T_30.0 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7ff71760cbd0;
T_31 ;
    %load/vec4 v0x7ff71762d580_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %delay 10, 0;
    %load/vec4 v0x7ff71762cbf0_0;
    %inv;
    %store/vec4 v0x7ff71762cbf0_0, 0, 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7ff71760cbd0;
T_32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff71762cbf0_0, 0, 1;
    %vpi_call 3 218 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 3 219 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7ff71760cbd0 {0 0 0};
    %vpi_call 3 221 "$monitor", $time, " in %m, currPC = %08x, nextPC = %08x, instruction = %08x\012", v0x7ff71762bbf0_0, v0x7ff71762b730_0, v0x7ff71762ce10_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call 3 223 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "./Get_Jump_Addr.v";
    "CPU.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./ID_EX.v";
    "./IF_ID.v";
    "./MEM_WB.v";
    "./PC.v";
    "./Adder.v";
    "./MUX.v";
    "./And_Gate.v";
    "./Control.v";
    "./Data_Memory.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./Stats.v";
    "./Sign_Extend_16_32.v";
    "./Syscall.v";
