// Seed: 981916208
module module_0;
  logic id_1;
  always id_1 = -1 == id_1;
  assign module_1.id_3 = 0;
  wire [1 'h0 : 1] id_2;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input wand id_2,
    output supply1 id_3
);
  assign id_1 = 1;
  xnor primCall (id_0, id_2, id_5);
  wire id_5;
  assign id_0 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd36,
    parameter id_2  = 32'd9
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  output reg id_12;
  output wire id_11;
  output wire _id_10;
  inout wire id_9;
  input wire id_8;
  input logic [7:0] id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire _id_2;
  output wire id_1;
  logic [id_10 : 1 'b0 ==  id_2] id_16;
  ;
  genvar id_17;
  assign id_9 = id_7[-1 : 1];
  module_0 modCall_1 ();
  logic id_18 = id_4;
  initial id_12 = 1;
endmodule
