/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [22:0] celloutsig_0_28z;
  reg [12:0] celloutsig_0_29z;
  wire [28:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [5:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [23:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire [3:0] celloutsig_0_45z;
  wire [8:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_50z;
  wire [11:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire [3:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_62z;
  reg [5:0] celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_71z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [4:0] celloutsig_0_91z;
  reg [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [34:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = celloutsig_0_10z[4] ? celloutsig_0_17z[0] : celloutsig_0_10z[1];
  assign celloutsig_1_6z = celloutsig_1_1z[14] ? celloutsig_1_4z[11] : celloutsig_1_2z;
  assign celloutsig_1_7z = in_data[112] ? celloutsig_1_4z[3] : celloutsig_1_4z[8];
  assign celloutsig_0_36z = ~(celloutsig_0_0z & celloutsig_0_18z[0]);
  assign celloutsig_0_40z = ~(in_data[51] & celloutsig_0_0z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z[1] & celloutsig_0_3z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_17z[8] & celloutsig_1_16z);
  assign celloutsig_0_27z = ~(celloutsig_0_10z[1] & celloutsig_0_10z[1]);
  assign celloutsig_0_41z = !(celloutsig_0_19z[6] ? celloutsig_0_12z : celloutsig_0_7z[15]);
  assign celloutsig_1_19z = !(celloutsig_1_15z[1] ? in_data[117] : celloutsig_1_16z);
  assign celloutsig_0_38z = ~(celloutsig_0_12z | in_data[47]);
  assign celloutsig_1_0z = ~(in_data[130] | in_data[166]);
  assign celloutsig_0_6z = ~((celloutsig_0_2z[23] | in_data[4]) & celloutsig_0_2z[13]);
  assign celloutsig_0_68z = ~((celloutsig_0_53z[2] | celloutsig_0_58z[0]) & celloutsig_0_50z[2]);
  assign celloutsig_0_90z = ~((celloutsig_0_29z[6] | celloutsig_0_71z[5]) & celloutsig_0_38z);
  assign celloutsig_1_5z = ~((celloutsig_1_4z[1] | celloutsig_1_4z[9]) & celloutsig_1_2z);
  assign celloutsig_0_52z = { celloutsig_0_22z, celloutsig_0_32z, celloutsig_0_38z } + { celloutsig_0_2z[15:13], celloutsig_0_9z, celloutsig_0_41z, celloutsig_0_16z };
  assign celloutsig_0_91z = { celloutsig_0_37z[21:18], celloutsig_0_56z } + { celloutsig_0_67z[5:3], celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_6z } & celloutsig_1_9z[34:32];
  assign celloutsig_0_15z = celloutsig_0_2z[26:15] & { in_data[63:61], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_35z = { celloutsig_0_21z[5:1], celloutsig_0_34z } / { 1'h1, celloutsig_0_19z[7:4], celloutsig_0_16z };
  assign celloutsig_0_44z = { in_data[63], celloutsig_0_36z, celloutsig_0_27z, celloutsig_0_8z } / { 1'h1, celloutsig_0_43z[4:2] };
  assign celloutsig_1_3z = { in_data[143:141], celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[2], celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_10z = celloutsig_0_7z[8:4] / { 1'h1, celloutsig_0_7z[14:13], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z[4:1], celloutsig_1_5z } / { 1'h1, celloutsig_1_4z[4:1] };
  assign celloutsig_0_28z = { celloutsig_0_7z[3:2], celloutsig_0_19z, celloutsig_0_25z, celloutsig_0_19z } / { 1'h1, celloutsig_0_20z[5:1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_0z };
  assign celloutsig_0_56z = ! { celloutsig_0_22z[9:7], celloutsig_0_33z };
  assign celloutsig_0_34z = { celloutsig_0_15z[8:1], celloutsig_0_4z } < { celloutsig_0_21z[1], celloutsig_0_26z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_7z[9:3], celloutsig_0_6z } < { in_data[69:63], celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_1z[16:2], celloutsig_1_0z } < in_data[177:162];
  assign celloutsig_1_14z = celloutsig_1_1z[8:2] < { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_0_1z = in_data[44:39] < { in_data[7:5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_2z[27:12] * { celloutsig_0_2z[18:4], celloutsig_0_1z };
  assign celloutsig_0_57z = { celloutsig_0_24z[6:5], celloutsig_0_1z, celloutsig_0_5z } * celloutsig_0_10z[4:1];
  assign celloutsig_0_58z = { celloutsig_0_42z, celloutsig_0_33z } * celloutsig_0_50z;
  assign celloutsig_0_62z = { celloutsig_0_29z[6:4], celloutsig_0_39z, celloutsig_0_41z } * { celloutsig_0_19z[7:5], celloutsig_0_0z, celloutsig_0_36z };
  assign celloutsig_0_11z = { celloutsig_0_4z[6:1], celloutsig_0_6z, celloutsig_0_5z } * celloutsig_0_4z[7:0];
  assign celloutsig_0_22z = { celloutsig_0_3z[8:7], celloutsig_0_5z, celloutsig_0_9z } * { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_17z };
  assign celloutsig_0_24z = { celloutsig_0_11z[6:0], celloutsig_0_14z } * celloutsig_0_3z[8:1];
  assign celloutsig_0_43z = celloutsig_0_15z[6] ? { celloutsig_0_4z[6:2], celloutsig_0_32z } : { celloutsig_0_17z[3], celloutsig_0_10z };
  assign celloutsig_0_53z = celloutsig_0_40z ? { celloutsig_0_20z[0], celloutsig_0_42z, celloutsig_0_34z } : celloutsig_0_10z[4:2];
  assign celloutsig_1_9z = celloutsig_1_2z ? { celloutsig_1_1z[17:9], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z } : { celloutsig_1_4z[7:2], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z, 1'h0, celloutsig_1_0z, 1'h0, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_1_17z = celloutsig_1_5z ? celloutsig_1_4z[9:1] : { celloutsig_1_3z[1:0], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_20z = celloutsig_0_6z ? { celloutsig_0_15z[4:3], celloutsig_0_8z, celloutsig_0_9z } : { celloutsig_0_4z[8:4], celloutsig_0_10z };
  assign celloutsig_1_1z = ~ { in_data[167:151], celloutsig_1_0z };
  assign celloutsig_0_45z = celloutsig_0_35z[3:0] >> celloutsig_0_17z[6:3];
  assign celloutsig_0_2z = { in_data[31:7], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >> in_data[92:64];
  assign celloutsig_0_33z = celloutsig_0_2z[18:16] >>> celloutsig_0_4z[3:1];
  assign celloutsig_0_4z = celloutsig_0_3z[10:2] >>> { celloutsig_0_2z[11:4], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_2z[18:12], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z } >>> { in_data[59:44], celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_15z = { in_data[105:99], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_14z } >>> { celloutsig_1_1z[15:10], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_18z = celloutsig_0_11z >>> { celloutsig_0_9z[4], celloutsig_0_9z };
  assign celloutsig_0_21z = { celloutsig_0_11z[7:5], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_12z } >>> celloutsig_0_2z[12:7];
  assign celloutsig_0_37z = { celloutsig_0_28z[22:1], celloutsig_0_25z, celloutsig_0_5z } ~^ { celloutsig_0_35z[2:0], celloutsig_0_29z, celloutsig_0_24z };
  assign celloutsig_0_71z = { celloutsig_0_52z[2:1], celloutsig_0_57z } ~^ { celloutsig_0_37z[22:19], celloutsig_0_68z, celloutsig_0_27z };
  assign celloutsig_1_4z = in_data[153:142] ~^ { celloutsig_1_1z[7:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_17z = { celloutsig_0_4z[8:3], celloutsig_0_0z, celloutsig_0_12z } ~^ { in_data[48:47], celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z } ~^ { celloutsig_0_15z[5], celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_23z = celloutsig_0_22z[6:0] ~^ celloutsig_0_11z[6:0];
  assign celloutsig_0_26z = { celloutsig_0_24z[1:0], celloutsig_0_14z, celloutsig_0_14z } ~^ celloutsig_0_17z[7:4];
  assign celloutsig_0_0z = ~((in_data[37] & in_data[90]) | in_data[52]);
  assign celloutsig_0_32z = ~((celloutsig_0_1z & celloutsig_0_11z[7]) | celloutsig_0_16z);
  assign celloutsig_1_16z = ~((celloutsig_1_2z & celloutsig_1_0z) | celloutsig_1_8z);
  always_latch
    if (clkin_data[0]) celloutsig_0_29z = 13'h0000;
    else if (!celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_23z, celloutsig_0_21z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_50z = 4'h0;
    else if (!celloutsig_1_19z) celloutsig_0_50z = celloutsig_0_44z;
  always_latch
    if (clkin_data[0]) celloutsig_0_67z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_67z = { celloutsig_0_45z[0], celloutsig_0_62z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_9z = 7'h00;
    else if (!celloutsig_1_19z) celloutsig_0_9z = celloutsig_0_4z[6:0];
  assign celloutsig_0_42z = ~((celloutsig_0_32z & celloutsig_0_11z[2]) | (celloutsig_0_39z & celloutsig_0_14z));
  assign celloutsig_1_8z = ~((celloutsig_1_5z & celloutsig_1_3z[1]) | (celloutsig_1_6z & celloutsig_1_6z));
  assign celloutsig_0_12z = ~((celloutsig_0_6z & celloutsig_0_11z[5]) | (celloutsig_0_8z & celloutsig_0_5z));
  assign celloutsig_0_14z = ~((celloutsig_0_4z[1] & celloutsig_0_0z) | (celloutsig_0_2z[21] & celloutsig_0_2z[3]));
  assign celloutsig_0_16z = ~((celloutsig_0_8z & celloutsig_0_12z) | (celloutsig_0_4z[1] & celloutsig_0_7z[13]));
  assign celloutsig_0_25z = ~((in_data[48] & celloutsig_0_16z) | (celloutsig_0_18z[4] & celloutsig_0_17z[0]));
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
