
KineticClock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b6b0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  0800b890  0800b890  0001b890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ba1c  0800ba1c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800ba1c  0800ba1c  0001ba1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ba24  0800ba24  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ba24  0800ba24  0001ba24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ba28  0800ba28  0001ba28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800ba2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000908  20000070  0800ba9c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000978  0800ba9c  00020978  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002721e  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000048c9  00000000  00000000  000472be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c8  00000000  00000000  0004bb88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001790  00000000  00000000  0004d550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ad7c  00000000  00000000  0004ece0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020b9d  00000000  00000000  00079a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001053b4  00000000  00000000  0009a5f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0019f9ad  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007064  00000000  00000000  0019fa00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b878 	.word	0x0800b878

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	0800b878 	.word	0x0800b878

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c70:	f000 b96e 	b.w	8000f50 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9d08      	ldr	r5, [sp, #32]
 8000c92:	4604      	mov	r4, r0
 8000c94:	468c      	mov	ip, r1
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	f040 8083 	bne.w	8000da2 <__udivmoddi4+0x116>
 8000c9c:	428a      	cmp	r2, r1
 8000c9e:	4617      	mov	r7, r2
 8000ca0:	d947      	bls.n	8000d32 <__udivmoddi4+0xa6>
 8000ca2:	fab2 f282 	clz	r2, r2
 8000ca6:	b142      	cbz	r2, 8000cba <__udivmoddi4+0x2e>
 8000ca8:	f1c2 0020 	rsb	r0, r2, #32
 8000cac:	fa24 f000 	lsr.w	r0, r4, r0
 8000cb0:	4091      	lsls	r1, r2
 8000cb2:	4097      	lsls	r7, r2
 8000cb4:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb8:	4094      	lsls	r4, r2
 8000cba:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cbe:	0c23      	lsrs	r3, r4, #16
 8000cc0:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc4:	fa1f fe87 	uxth.w	lr, r7
 8000cc8:	fb08 c116 	mls	r1, r8, r6, ip
 8000ccc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cd0:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd4:	4299      	cmp	r1, r3
 8000cd6:	d909      	bls.n	8000cec <__udivmoddi4+0x60>
 8000cd8:	18fb      	adds	r3, r7, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 8119 	bcs.w	8000f14 <__udivmoddi4+0x288>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 8116 	bls.w	8000f14 <__udivmoddi4+0x288>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	443b      	add	r3, r7
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d00:	45a6      	cmp	lr, r4
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x8c>
 8000d04:	193c      	adds	r4, r7, r4
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	f080 8105 	bcs.w	8000f18 <__udivmoddi4+0x28c>
 8000d0e:	45a6      	cmp	lr, r4
 8000d10:	f240 8102 	bls.w	8000f18 <__udivmoddi4+0x28c>
 8000d14:	3802      	subs	r0, #2
 8000d16:	443c      	add	r4, r7
 8000d18:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1c:	eba4 040e 	sub.w	r4, r4, lr
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa0>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	b902      	cbnz	r2, 8000d36 <__udivmoddi4+0xaa>
 8000d34:	deff      	udf	#255	; 0xff
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	2a00      	cmp	r2, #0
 8000d3c:	d150      	bne.n	8000de0 <__udivmoddi4+0x154>
 8000d3e:	1bcb      	subs	r3, r1, r7
 8000d40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d44:	fa1f f887 	uxth.w	r8, r7
 8000d48:	2601      	movs	r6, #1
 8000d4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4e:	0c21      	lsrs	r1, r4, #16
 8000d50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d58:	fb08 f30c 	mul.w	r3, r8, ip
 8000d5c:	428b      	cmp	r3, r1
 8000d5e:	d907      	bls.n	8000d70 <__udivmoddi4+0xe4>
 8000d60:	1879      	adds	r1, r7, r1
 8000d62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0xe2>
 8000d68:	428b      	cmp	r3, r1
 8000d6a:	f200 80e9 	bhi.w	8000f40 <__udivmoddi4+0x2b4>
 8000d6e:	4684      	mov	ip, r0
 8000d70:	1ac9      	subs	r1, r1, r3
 8000d72:	b2a3      	uxth	r3, r4
 8000d74:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d78:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d7c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d80:	fb08 f800 	mul.w	r8, r8, r0
 8000d84:	45a0      	cmp	r8, r4
 8000d86:	d907      	bls.n	8000d98 <__udivmoddi4+0x10c>
 8000d88:	193c      	adds	r4, r7, r4
 8000d8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8e:	d202      	bcs.n	8000d96 <__udivmoddi4+0x10a>
 8000d90:	45a0      	cmp	r8, r4
 8000d92:	f200 80d9 	bhi.w	8000f48 <__udivmoddi4+0x2bc>
 8000d96:	4618      	mov	r0, r3
 8000d98:	eba4 0408 	sub.w	r4, r4, r8
 8000d9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000da0:	e7bf      	b.n	8000d22 <__udivmoddi4+0x96>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0x12e>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80b1 	beq.w	8000f0e <__udivmoddi4+0x282>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x1cc>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0x140>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80b8 	bhi.w	8000f3c <__udivmoddi4+0x2b0>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0103 	sbc.w	r1, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	468c      	mov	ip, r1
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0a8      	beq.n	8000d2c <__udivmoddi4+0xa0>
 8000dda:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dde:	e7a5      	b.n	8000d2c <__udivmoddi4+0xa0>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f603 	lsr.w	r6, r0, r3
 8000de8:	4097      	lsls	r7, r2
 8000dea:	fa01 f002 	lsl.w	r0, r1, r2
 8000dee:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df2:	40d9      	lsrs	r1, r3
 8000df4:	4330      	orrs	r0, r6
 8000df6:	0c03      	lsrs	r3, r0, #16
 8000df8:	fbb1 f6fe 	udiv	r6, r1, lr
 8000dfc:	fa1f f887 	uxth.w	r8, r7
 8000e00:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e04:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e08:	fb06 f108 	mul.w	r1, r6, r8
 8000e0c:	4299      	cmp	r1, r3
 8000e0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x19c>
 8000e14:	18fb      	adds	r3, r7, r3
 8000e16:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e1a:	f080 808d 	bcs.w	8000f38 <__udivmoddi4+0x2ac>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 808a 	bls.w	8000f38 <__udivmoddi4+0x2ac>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	443b      	add	r3, r7
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b281      	uxth	r1, r0
 8000e2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e38:	fb00 f308 	mul.w	r3, r0, r8
 8000e3c:	428b      	cmp	r3, r1
 8000e3e:	d907      	bls.n	8000e50 <__udivmoddi4+0x1c4>
 8000e40:	1879      	adds	r1, r7, r1
 8000e42:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e46:	d273      	bcs.n	8000f30 <__udivmoddi4+0x2a4>
 8000e48:	428b      	cmp	r3, r1
 8000e4a:	d971      	bls.n	8000f30 <__udivmoddi4+0x2a4>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4439      	add	r1, r7
 8000e50:	1acb      	subs	r3, r1, r3
 8000e52:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e56:	e778      	b.n	8000d4a <__udivmoddi4+0xbe>
 8000e58:	f1c6 0c20 	rsb	ip, r6, #32
 8000e5c:	fa03 f406 	lsl.w	r4, r3, r6
 8000e60:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e64:	431c      	orrs	r4, r3
 8000e66:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e72:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e76:	431f      	orrs	r7, r3
 8000e78:	0c3b      	lsrs	r3, r7, #16
 8000e7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7e:	fa1f f884 	uxth.w	r8, r4
 8000e82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e86:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e8a:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	fa02 f206 	lsl.w	r2, r2, r6
 8000e94:	fa00 f306 	lsl.w	r3, r0, r6
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x220>
 8000e9a:	1861      	adds	r1, r4, r1
 8000e9c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ea0:	d248      	bcs.n	8000f34 <__udivmoddi4+0x2a8>
 8000ea2:	458a      	cmp	sl, r1
 8000ea4:	d946      	bls.n	8000f34 <__udivmoddi4+0x2a8>
 8000ea6:	f1a9 0902 	sub.w	r9, r9, #2
 8000eaa:	4421      	add	r1, r4
 8000eac:	eba1 010a 	sub.w	r1, r1, sl
 8000eb0:	b2bf      	uxth	r7, r7
 8000eb2:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb6:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eba:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000ebe:	fb00 f808 	mul.w	r8, r0, r8
 8000ec2:	45b8      	cmp	r8, r7
 8000ec4:	d907      	bls.n	8000ed6 <__udivmoddi4+0x24a>
 8000ec6:	19e7      	adds	r7, r4, r7
 8000ec8:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ecc:	d22e      	bcs.n	8000f2c <__udivmoddi4+0x2a0>
 8000ece:	45b8      	cmp	r8, r7
 8000ed0:	d92c      	bls.n	8000f2c <__udivmoddi4+0x2a0>
 8000ed2:	3802      	subs	r0, #2
 8000ed4:	4427      	add	r7, r4
 8000ed6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eda:	eba7 0708 	sub.w	r7, r7, r8
 8000ede:	fba0 8902 	umull	r8, r9, r0, r2
 8000ee2:	454f      	cmp	r7, r9
 8000ee4:	46c6      	mov	lr, r8
 8000ee6:	4649      	mov	r1, r9
 8000ee8:	d31a      	bcc.n	8000f20 <__udivmoddi4+0x294>
 8000eea:	d017      	beq.n	8000f1c <__udivmoddi4+0x290>
 8000eec:	b15d      	cbz	r5, 8000f06 <__udivmoddi4+0x27a>
 8000eee:	ebb3 020e 	subs.w	r2, r3, lr
 8000ef2:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef6:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000efa:	40f2      	lsrs	r2, r6
 8000efc:	ea4c 0202 	orr.w	r2, ip, r2
 8000f00:	40f7      	lsrs	r7, r6
 8000f02:	e9c5 2700 	strd	r2, r7, [r5]
 8000f06:	2600      	movs	r6, #0
 8000f08:	4631      	mov	r1, r6
 8000f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0e:	462e      	mov	r6, r5
 8000f10:	4628      	mov	r0, r5
 8000f12:	e70b      	b.n	8000d2c <__udivmoddi4+0xa0>
 8000f14:	4606      	mov	r6, r0
 8000f16:	e6e9      	b.n	8000cec <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fd      	b.n	8000d18 <__udivmoddi4+0x8c>
 8000f1c:	4543      	cmp	r3, r8
 8000f1e:	d2e5      	bcs.n	8000eec <__udivmoddi4+0x260>
 8000f20:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f24:	eb69 0104 	sbc.w	r1, r9, r4
 8000f28:	3801      	subs	r0, #1
 8000f2a:	e7df      	b.n	8000eec <__udivmoddi4+0x260>
 8000f2c:	4608      	mov	r0, r1
 8000f2e:	e7d2      	b.n	8000ed6 <__udivmoddi4+0x24a>
 8000f30:	4660      	mov	r0, ip
 8000f32:	e78d      	b.n	8000e50 <__udivmoddi4+0x1c4>
 8000f34:	4681      	mov	r9, r0
 8000f36:	e7b9      	b.n	8000eac <__udivmoddi4+0x220>
 8000f38:	4666      	mov	r6, ip
 8000f3a:	e775      	b.n	8000e28 <__udivmoddi4+0x19c>
 8000f3c:	4630      	mov	r0, r6
 8000f3e:	e74a      	b.n	8000dd6 <__udivmoddi4+0x14a>
 8000f40:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f44:	4439      	add	r1, r7
 8000f46:	e713      	b.n	8000d70 <__udivmoddi4+0xe4>
 8000f48:	3802      	subs	r0, #2
 8000f4a:	443c      	add	r4, r7
 8000f4c:	e724      	b.n	8000d98 <__udivmoddi4+0x10c>
 8000f4e:	bf00      	nop

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <init_clock>:
 *      Author: Jonathan
 */
#include "clock.h"

//Initialize the Clock
void init_clock (sgTime *Time){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	Time->sTime.Hours = 0x00; // set hours
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]
	Time->sTime.Minutes = 0x00; // set minutes
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	705a      	strb	r2, [r3, #1]
	Time->sTime.Seconds = 0x00; // set seconds
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	709a      	strb	r2, [r3, #2]
	Time->sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	60da      	str	r2, [r3, #12]
	Time->sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2200      	movs	r2, #0
 8000f78:	611a      	str	r2, [r3, #16]
	Time->sTime.TimeFormat = RTC_HOURFORMAT_24;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	70da      	strb	r2, [r3, #3]
	HAL_RTC_SetTime(&hrtc, &Time->sTime, RTC_FORMAT_BCD);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2201      	movs	r2, #1
 8000f84:	4619      	mov	r1, r3
 8000f86:	4810      	ldr	r0, [pc, #64]	; (8000fc8 <init_clock+0x74>)
 8000f88:	f005 feae 	bl	8006ce8 <HAL_RTC_SetTime>
	Time->sDate.WeekDay = RTC_WEEKDAY_THURSDAY; // day
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2204      	movs	r2, #4
 8000f90:	751a      	strb	r2, [r3, #20]
	Time->sDate.Month = RTC_MONTH_JANUARY; // month
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2201      	movs	r2, #1
 8000f96:	755a      	strb	r2, [r3, #21]
	Time->sDate.Date = 0x1; // date
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	759a      	strb	r2, [r3, #22]
	Time->sDate.Year = 0x18; // year
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2218      	movs	r2, #24
 8000fa2:	75da      	strb	r2, [r3, #23]
	HAL_RTC_SetDate(&hrtc, &Time->sDate, RTC_FORMAT_BCD);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3314      	adds	r3, #20
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4619      	mov	r1, r3
 8000fac:	4806      	ldr	r0, [pc, #24]	; (8000fc8 <init_clock+0x74>)
 8000fae:	f005 ff8d 	bl	8006ecc <HAL_RTC_SetDate>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2); // backup register
 8000fb2:	f243 22f2 	movw	r2, #13042	; 0x32f2
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	4803      	ldr	r0, [pc, #12]	; (8000fc8 <init_clock+0x74>)
 8000fba:	f006 f92f 	bl	800721c <HAL_RTCEx_BKUPWrite>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	20000390 	.word	0x20000390

08000fcc <set_time>:

//Set single time unit
void set_time(sgTime *Time, uint8_t value, uint8_t pos){
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	70fb      	strb	r3, [r7, #3]
 8000fd8:	4613      	mov	r3, r2
 8000fda:	70bb      	strb	r3, [r7, #2]
	get_time(Time);
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f000 f877 	bl	80010d0 <get_time>
	switch (pos){
 8000fe2:	78bb      	ldrb	r3, [r7, #2]
 8000fe4:	2b03      	cmp	r3, #3
 8000fe6:	d01e      	beq.n	8001026 <set_time+0x5a>
 8000fe8:	2b03      	cmp	r3, #3
 8000fea:	dc28      	bgt.n	800103e <set_time+0x72>
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d002      	beq.n	8000ff6 <set_time+0x2a>
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d00c      	beq.n	800100e <set_time+0x42>
 8000ff4:	e023      	b.n	800103e <set_time+0x72>
	case 1:
		Time->sTime.Hours = value; // set hours
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	78fa      	ldrb	r2, [r7, #3]
 8000ffa:	701a      	strb	r2, [r3, #0]
		Time->sTime.Minutes = Time->gTime.Minutes;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	7f5a      	ldrb	r2, [r3, #29]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	705a      	strb	r2, [r3, #1]
		Time->sTime.Seconds = Time->gTime.Seconds;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	7f9a      	ldrb	r2, [r3, #30]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	709a      	strb	r2, [r3, #2]
	break;
 800100c:	e017      	b.n	800103e <set_time+0x72>
	case 2:
		Time->sTime.Hours = Time->gTime.Hours;
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	7f1a      	ldrb	r2, [r3, #28]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	701a      	strb	r2, [r3, #0]
		Time->sTime.Minutes = value; // set minutes
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	78fa      	ldrb	r2, [r7, #3]
 800101a:	705a      	strb	r2, [r3, #1]
		Time->sTime.Seconds = Time->gTime.Seconds;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	7f9a      	ldrb	r2, [r3, #30]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	709a      	strb	r2, [r3, #2]
	break;
 8001024:	e00b      	b.n	800103e <set_time+0x72>
	case 3:
		Time->sTime.Minutes = Time->gTime.Minutes;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	7f5a      	ldrb	r2, [r3, #29]
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	705a      	strb	r2, [r3, #1]
		Time->sTime.Hours = Time->gTime.Hours;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	7f1a      	ldrb	r2, [r3, #28]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	701a      	strb	r2, [r3, #0]
		Time->sTime.Seconds = value; // set seconds
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	78fa      	ldrb	r2, [r7, #3]
 800103a:	709a      	strb	r2, [r3, #2]
	break;
 800103c:	bf00      	nop
	}
	HAL_RTC_SetTime(&hrtc, &Time->sTime, RTC_FORMAT_BCD);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2201      	movs	r2, #1
 8001042:	4619      	mov	r1, r3
 8001044:	4809      	ldr	r0, [pc, #36]	; (800106c <set_time+0xa0>)
 8001046:	f005 fe4f 	bl	8006ce8 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &Time->sDate, RTC_FORMAT_BCD);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3314      	adds	r3, #20
 800104e:	2201      	movs	r2, #1
 8001050:	4619      	mov	r1, r3
 8001052:	4806      	ldr	r0, [pc, #24]	; (800106c <set_time+0xa0>)
 8001054:	f005 ff3a 	bl	8006ecc <HAL_RTC_SetDate>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2); // backup register
 8001058:	f243 22f2 	movw	r2, #13042	; 0x32f2
 800105c:	2101      	movs	r1, #1
 800105e:	4803      	ldr	r0, [pc, #12]	; (800106c <set_time+0xa0>)
 8001060:	f006 f8dc 	bl	800721c <HAL_RTCEx_BKUPWrite>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20000390 	.word	0x20000390

08001070 <set_time_all>:

//Set total clock
void set_time_all(sgTime *Time, uint8_t h, uint8_t m, uint8_t s){
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	4608      	mov	r0, r1
 800107a:	4611      	mov	r1, r2
 800107c:	461a      	mov	r2, r3
 800107e:	4603      	mov	r3, r0
 8001080:	70fb      	strb	r3, [r7, #3]
 8001082:	460b      	mov	r3, r1
 8001084:	70bb      	strb	r3, [r7, #2]
 8001086:	4613      	mov	r3, r2
 8001088:	707b      	strb	r3, [r7, #1]
	Time->sTime.Hours = h; 		// set hours
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	78fa      	ldrb	r2, [r7, #3]
 800108e:	701a      	strb	r2, [r3, #0]
	Time->sTime.Minutes = m;	// set minutes
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	78ba      	ldrb	r2, [r7, #2]
 8001094:	705a      	strb	r2, [r3, #1]
	Time->sTime.Seconds = s;	// set seconds
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	787a      	ldrb	r2, [r7, #1]
 800109a:	709a      	strb	r2, [r3, #2]
	HAL_RTC_SetTime(&hrtc, &Time->sTime, RTC_FORMAT_BCD);
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2201      	movs	r2, #1
 80010a0:	4619      	mov	r1, r3
 80010a2:	480a      	ldr	r0, [pc, #40]	; (80010cc <set_time_all+0x5c>)
 80010a4:	f005 fe20 	bl	8006ce8 <HAL_RTC_SetTime>
	HAL_RTC_SetDate(&hrtc, &Time->sDate, RTC_FORMAT_BCD);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	3314      	adds	r3, #20
 80010ac:	2201      	movs	r2, #1
 80010ae:	4619      	mov	r1, r3
 80010b0:	4806      	ldr	r0, [pc, #24]	; (80010cc <set_time_all+0x5c>)
 80010b2:	f005 ff0b 	bl	8006ecc <HAL_RTC_SetDate>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2); // backup register
 80010b6:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80010ba:	2101      	movs	r1, #1
 80010bc:	4803      	ldr	r0, [pc, #12]	; (80010cc <set_time_all+0x5c>)
 80010be:	f006 f8ad 	bl	800721c <HAL_RTCEx_BKUPWrite>
}
 80010c2:	bf00      	nop
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000390 	.word	0x20000390

080010d0 <get_time>:

void get_time(sgTime *Time){
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
	/* Get the RTC current Time */
	 HAL_RTC_GetTime(&hrtc, &Time->gTime, RTC_FORMAT_BIN);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	331c      	adds	r3, #28
 80010dc:	2200      	movs	r2, #0
 80010de:	4619      	mov	r1, r3
 80010e0:	4806      	ldr	r0, [pc, #24]	; (80010fc <get_time+0x2c>)
 80010e2:	f005 fe97 	bl	8006e14 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	 HAL_RTC_GetDate(&hrtc, &Time->gDate, RTC_FORMAT_BIN);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	3318      	adds	r3, #24
 80010ea:	2200      	movs	r2, #0
 80010ec:	4619      	mov	r1, r3
 80010ee:	4803      	ldr	r0, [pc, #12]	; (80010fc <get_time+0x2c>)
 80010f0:	f005 ff72 	bl	8006fd8 <HAL_RTC_GetDate>
}
 80010f4:	bf00      	nop
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	20000390 	.word	0x20000390

08001100 <serialTime>:

// Sent time over Serial
void serialTime(sgTime *Time){
 8001100:	b590      	push	{r4, r7, lr}
 8001102:	b085      	sub	sp, #20
 8001104:	af02      	add	r7, sp, #8
 8001106:	6078      	str	r0, [r7, #4]
	/* Display time Format: hh:mm:ss */
	  sprintf((char*)Time->time,"%02d:%02d:%02d",Time->gTime.Hours, Time->gTime.Minutes, Time->gTime.Seconds);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	7f1b      	ldrb	r3, [r3, #28]
 8001112:	461a      	mov	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	7f5b      	ldrb	r3, [r3, #29]
 8001118:	4619      	mov	r1, r3
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	7f9b      	ldrb	r3, [r3, #30]
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	460b      	mov	r3, r1
 8001122:	490f      	ldr	r1, [pc, #60]	; (8001160 <serialTime+0x60>)
 8001124:	f009 ff08 	bl	800af38 <siprintf>
	  //HAL_UART_Transmit(&hlpuart1, (uint8_t*) Time->time, strlen(Time->time), 1000);
	  //HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\n", 1, 1000);
	  HAL_UART_Transmit(&huart4, (uint8_t*) Time->time, strlen(Time->time),1000);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	3330      	adds	r3, #48	; 0x30
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff f874 	bl	8000220 <strlen>
 8001138:	4603      	mov	r3, r0
 800113a:	b29a      	uxth	r2, r3
 800113c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001140:	4621      	mov	r1, r4
 8001142:	4808      	ldr	r0, [pc, #32]	; (8001164 <serialTime+0x64>)
 8001144:	f007 fe32 	bl	8008dac <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart4, (uint8_t*)"\n", 1, 1000);
 8001148:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800114c:	2201      	movs	r2, #1
 800114e:	4906      	ldr	r1, [pc, #24]	; (8001168 <serialTime+0x68>)
 8001150:	4804      	ldr	r0, [pc, #16]	; (8001164 <serialTime+0x64>)
 8001152:	f007 fe2b 	bl	8008dac <HAL_UART_Transmit>
}
 8001156:	bf00      	nop
 8001158:	370c      	adds	r7, #12
 800115a:	46bd      	mov	sp, r7
 800115c:	bd90      	pop	{r4, r7, pc}
 800115e:	bf00      	nop
 8001160:	0800b890 	.word	0x0800b890
 8001164:	20000874 	.word	0x20000874
 8001168:	0800b8a0 	.word	0x0800b8a0

0800116c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001172:	4b38      	ldr	r3, [pc, #224]	; (8001254 <MX_DMA_Init+0xe8>)
 8001174:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001176:	4a37      	ldr	r2, [pc, #220]	; (8001254 <MX_DMA_Init+0xe8>)
 8001178:	f043 0304 	orr.w	r3, r3, #4
 800117c:	6493      	str	r3, [r2, #72]	; 0x48
 800117e:	4b35      	ldr	r3, [pc, #212]	; (8001254 <MX_DMA_Init+0xe8>)
 8001180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001182:	f003 0304 	and.w	r3, r3, #4
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800118a:	4b32      	ldr	r3, [pc, #200]	; (8001254 <MX_DMA_Init+0xe8>)
 800118c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800118e:	4a31      	ldr	r2, [pc, #196]	; (8001254 <MX_DMA_Init+0xe8>)
 8001190:	f043 0301 	orr.w	r3, r3, #1
 8001194:	6493      	str	r3, [r2, #72]	; 0x48
 8001196:	4b2f      	ldr	r3, [pc, #188]	; (8001254 <MX_DMA_Init+0xe8>)
 8001198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	60bb      	str	r3, [r7, #8]
 80011a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011a2:	4b2c      	ldr	r3, [pc, #176]	; (8001254 <MX_DMA_Init+0xe8>)
 80011a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011a6:	4a2b      	ldr	r2, [pc, #172]	; (8001254 <MX_DMA_Init+0xe8>)
 80011a8:	f043 0302 	orr.w	r3, r3, #2
 80011ac:	6493      	str	r3, [r2, #72]	; 0x48
 80011ae:	4b29      	ldr	r3, [pc, #164]	; (8001254 <MX_DMA_Init+0xe8>)
 80011b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	200b      	movs	r0, #11
 80011c0:	f003 f9a5 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011c4:	200b      	movs	r0, #11
 80011c6:	f003 f9bc 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2100      	movs	r1, #0
 80011ce:	200c      	movs	r0, #12
 80011d0:	f003 f99d 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80011d4:	200c      	movs	r0, #12
 80011d6:	f003 f9b4 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	200d      	movs	r0, #13
 80011e0:	f003 f995 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011e4:	200d      	movs	r0, #13
 80011e6:	f003 f9ac 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80011ea:	2200      	movs	r2, #0
 80011ec:	2100      	movs	r1, #0
 80011ee:	200e      	movs	r0, #14
 80011f0:	f003 f98d 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011f4:	200e      	movs	r0, #14
 80011f6:	f003 f9a4 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	200f      	movs	r0, #15
 8001200:	f003 f985 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001204:	200f      	movs	r0, #15
 8001206:	f003 f99c 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	2100      	movs	r1, #0
 800120e:	2010      	movs	r0, #16
 8001210:	f003 f97d 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001214:	2010      	movs	r0, #16
 8001216:	f003 f994 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2011      	movs	r0, #17
 8001220:	f003 f975 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001224:	2011      	movs	r0, #17
 8001226:	f003 f98c 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800122a:	2200      	movs	r2, #0
 800122c:	2100      	movs	r1, #0
 800122e:	2038      	movs	r0, #56	; 0x38
 8001230:	f003 f96d 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001234:	2038      	movs	r0, #56	; 0x38
 8001236:	f003 f984 	bl	8004542 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel8_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel8_IRQn, 0, 0);
 800123a:	2200      	movs	r2, #0
 800123c:	2100      	movs	r1, #0
 800123e:	2060      	movs	r0, #96	; 0x60
 8001240:	f003 f965 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel8_IRQn);
 8001244:	2060      	movs	r0, #96	; 0x60
 8001246:	f003 f97c 	bl	8004542 <HAL_NVIC_EnableIRQ>

}
 800124a:	bf00      	nop
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	40021000 	.word	0x40021000

08001258 <TX_Data>:

void TX_Init(void) {
	ringbuff_init(&tx_rb, tx_buffer, TX_BUFF_SIZE);
}

static void TX_Data(void) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b082      	sub	sp, #8
 800125c:	af00      	add	r7, sp, #0
	if (tx_len) return; /*If length > 0, DMA transfer is on-going. This function will be called again at transfer completion */
 800125e:	4b10      	ldr	r3, [pc, #64]	; (80012a0 <TX_Data+0x48>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d117      	bne.n	8001296 <TX_Data+0x3e>
	tx_len = ringbuff_get_linear_block_read_length(&tx_rb); /*Get maximum length of buffer to read data as linear memory */
 8001266:	480f      	ldr	r0, [pc, #60]	; (80012a4 <TX_Data+0x4c>)
 8001268:	f001 f838 	bl	80022dc <ringbuff_get_linear_block_read_length>
 800126c:	4603      	mov	r3, r0
 800126e:	b2da      	uxtb	r2, r3
 8001270:	4b0b      	ldr	r3, [pc, #44]	; (80012a0 <TX_Data+0x48>)
 8001272:	701a      	strb	r2, [r3, #0]
	if (tx_len) {
 8001274:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <TX_Data+0x48>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d00d      	beq.n	8001298 <TX_Data+0x40>
		uint8_t *ring_data = ringbuff_get_linear_block_read_address(&tx_rb); /* Get pointer to read memory */
 800127c:	4809      	ldr	r0, [pc, #36]	; (80012a4 <TX_Data+0x4c>)
 800127e:	f001 f803 	bl	8002288 <ringbuff_get_linear_block_read_address>
 8001282:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit_DMA(&huart4, ring_data, tx_len); /* Start DMA transfer */
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <TX_Data+0x48>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	b29b      	uxth	r3, r3
 800128a:	461a      	mov	r2, r3
 800128c:	6879      	ldr	r1, [r7, #4]
 800128e:	4806      	ldr	r0, [pc, #24]	; (80012a8 <TX_Data+0x50>)
 8001290:	f007 fe22 	bl	8008ed8 <HAL_UART_Transmit_DMA>
 8001294:	e000      	b.n	8001298 <TX_Data+0x40>
	if (tx_len) return; /*If length > 0, DMA transfer is on-going. This function will be called again at transfer completion */
 8001296:	bf00      	nop
	}
}
 8001298:	3708      	adds	r7, #8
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000186 	.word	0x20000186
 80012a4:	20000168 	.word	0x20000168
 80012a8:	20000874 	.word	0x20000874

080012ac <TX_Complete>:
void TX_Buffer_Add(const void *data, size_t len) {
	ringbuff_write(&tx_rb, data, len);
	TX_Data();
}

void TX_Complete(void) {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
	if (tx_len) {
 80012b0:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <TX_Complete+0x28>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d00a      	beq.n	80012ce <TX_Complete+0x22>
		ringbuff_skip(&tx_rb, tx_len); /* Now skip the data (move read pointer) as they were successfully transferred over DMA */
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <TX_Complete+0x28>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	4806      	ldr	r0, [pc, #24]	; (80012d8 <TX_Complete+0x2c>)
 80012c0:	f001 f84e 	bl	8002360 <ringbuff_skip>
		tx_len = 0; /* Reset length. Implies DMA is not active */
 80012c4:	4b03      	ldr	r3, [pc, #12]	; (80012d4 <TX_Complete+0x28>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
		TX_Data(); /* Try to send more */
 80012ca:	f7ff ffc5 	bl	8001258 <TX_Data>
	}
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000186 	.word	0x20000186
 80012d8:	20000168 	.word	0x20000168

080012dc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == LPUART1) {
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a0a      	ldr	r2, [pc, #40]	; (8001314 <HAL_UART_TxCpltCallback+0x38>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d10d      	bne.n	800130a <HAL_UART_TxCpltCallback+0x2e>
		CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE)); /* Disable TXEIE and TCIE interrupts */
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80012fc:	601a      	str	r2, [r3, #0]
		huart->gState = HAL_UART_STATE_READY; /* TX process is ended, restore huart->gState to Ready */
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2220      	movs	r2, #32
 8001302:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		TX_Complete();
 8001306:	f7ff ffd1 	bl	80012ac <TX_Complete>
	}
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	40008000 	.word	0x40008000

08001318 <RX_Init>:

void RX_Init(void) {
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	ringbuff_init(&rx_rb, rx_buffer, RX_BUFF_SIZE);
 800131c:	2240      	movs	r2, #64	; 0x40
 800131e:	4910      	ldr	r1, [pc, #64]	; (8001360 <RX_Init+0x48>)
 8001320:	4810      	ldr	r0, [pc, #64]	; (8001364 <RX_Init+0x4c>)
 8001322:	f000 fe51 	bl	8001fc8 <ringbuff_init>
	rx_last_pos = 0;
 8001326:	4b10      	ldr	r3, [pc, #64]	; (8001368 <RX_Init+0x50>)
 8001328:	2200      	movs	r2, #0
 800132a:	801a      	strh	r2, [r3, #0]
	rx_current_pos = 0;
 800132c:	4b0f      	ldr	r3, [pc, #60]	; (800136c <RX_Init+0x54>)
 800132e:	2200      	movs	r2, #0
 8001330:	801a      	strh	r2, [r3, #0]
	__HAL_UART_ENABLE_IT(&huart4, UART_IT_IDLE); /* Enable idle line interrupt */
 8001332:	4b0f      	ldr	r3, [pc, #60]	; (8001370 <RX_Init+0x58>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	681a      	ldr	r2, [r3, #0]
 8001338:	4b0d      	ldr	r3, [pc, #52]	; (8001370 <RX_Init+0x58>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f042 0210 	orr.w	r2, r2, #16
 8001340:	601a      	str	r2, [r3, #0]
	__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT); /* Disable UART Half RX interrupt */
 8001342:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <RX_Init+0x5c>)
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	4b0a      	ldr	r3, [pc, #40]	; (8001374 <RX_Init+0x5c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f022 0204 	bic.w	r2, r2, #4
 8001350:	601a      	str	r2, [r3, #0]
	HAL_UART_Receive_DMA(&huart4, rx_buffer, RX_BUFF_SIZE);
 8001352:	2240      	movs	r2, #64	; 0x40
 8001354:	4902      	ldr	r1, [pc, #8]	; (8001360 <RX_Init+0x48>)
 8001356:	4806      	ldr	r0, [pc, #24]	; (8001370 <RX_Init+0x58>)
 8001358:	f007 fe3e 	bl	8008fd8 <HAL_UART_Receive_DMA>
}
 800135c:	bf00      	nop
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200000e8 	.word	0x200000e8
 8001364:	20000188 	.word	0x20000188
 8001368:	200000a4 	.word	0x200000a4
 800136c:	20000184 	.word	0x20000184
 8001370:	20000874 	.word	0x20000874
 8001374:	20000814 	.word	0x20000814

08001378 <RX_Complete>:

void RX_Complete(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
	uint16_t len;
	rx_current_pos = DMA_WRITE_PTR; /* Get current write pointer */
 800137e:	4b19      	ldr	r3, [pc, #100]	; (80013e4 <RX_Complete+0x6c>)
 8001380:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	b29b      	uxth	r3, r3
 8001388:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800138c:	b29b      	uxth	r3, r3
 800138e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001392:	b29a      	uxth	r2, r3
 8001394:	4b14      	ldr	r3, [pc, #80]	; (80013e8 <RX_Complete+0x70>)
 8001396:	801a      	strh	r2, [r3, #0]
	len = (rx_current_pos - rx_last_pos + RX_BUFF_SIZE) % RX_BUFF_SIZE; /* Calculate how far the DMA write pointer has moved */
 8001398:	4b13      	ldr	r3, [pc, #76]	; (80013e8 <RX_Complete+0x70>)
 800139a:	881b      	ldrh	r3, [r3, #0]
 800139c:	461a      	mov	r2, r3
 800139e:	4b13      	ldr	r3, [pc, #76]	; (80013ec <RX_Complete+0x74>)
 80013a0:	881b      	ldrh	r3, [r3, #0]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	3340      	adds	r3, #64	; 0x40
 80013a6:	425a      	negs	r2, r3
 80013a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013ac:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80013b0:	bf58      	it	pl
 80013b2:	4253      	negpl	r3, r2
 80013b4:	80fb      	strh	r3, [r7, #6]
	if (len <= RX_MAX_MSG_SIZE) { /* Check message size */
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	2b20      	cmp	r3, #32
 80013ba:	d80f      	bhi.n	80013dc <RX_Complete+0x64>
		ringbuff_advance(&rx_rb, len); /* Move the ring buffer write pointer */
 80013bc:	88fb      	ldrh	r3, [r7, #6]
 80013be:	4619      	mov	r1, r3
 80013c0:	480b      	ldr	r0, [pc, #44]	; (80013f0 <RX_Complete+0x78>)
 80013c2:	f001 f81d 	bl	8002400 <ringbuff_advance>
		rx_last_pos = rx_current_pos;
 80013c6:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <RX_Complete+0x70>)
 80013c8:	881a      	ldrh	r2, [r3, #0]
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <RX_Complete+0x74>)
 80013cc:	801a      	strh	r2, [r3, #0]
		ringbuff_read(&rx_rb, process_buffer, len); /* read out the data to an array for processing */
 80013ce:	88fb      	ldrh	r3, [r7, #6]
 80013d0:	461a      	mov	r2, r3
 80013d2:	4908      	ldr	r1, [pc, #32]	; (80013f4 <RX_Complete+0x7c>)
 80013d4:	4806      	ldr	r0, [pc, #24]	; (80013f0 <RX_Complete+0x78>)
 80013d6:	f000 fe4b 	bl	8002070 <ringbuff_read>
	}
	else while (1);
}
 80013da:	e000      	b.n	80013de <RX_Complete+0x66>
	else while (1);
 80013dc:	e7fe      	b.n	80013dc <RX_Complete+0x64>
}
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000874 	.word	0x20000874
 80013e8:	20000184 	.word	0x20000184
 80013ec:	200000a4 	.word	0x200000a4
 80013f0:	20000188 	.word	0x20000188
 80013f4:	200000a8 	.word	0x200000a8

080013f8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4) {
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a07      	ldr	r2, [pc, #28]	; (8001424 <HAL_UART_RxCpltCallback+0x2c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d108      	bne.n	800141c <HAL_UART_RxCpltCallback+0x24>
		if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 800140a:	4b07      	ldr	r3, [pc, #28]	; (8001428 <HAL_UART_RxCpltCallback+0x30>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	69db      	ldr	r3, [r3, #28]
 8001410:	f003 0310 	and.w	r3, r3, #16
 8001414:	2b10      	cmp	r3, #16
 8001416:	d101      	bne.n	800141c <HAL_UART_RxCpltCallback+0x24>
			RX_Complete();
 8001418:	f7ff ffae 	bl	8001378 <RX_Complete>
		}
	}
}
 800141c:	bf00      	nop
 800141e:	3708      	adds	r7, #8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	40004c00 	.word	0x40004c00
 8001428:	20000874 	.word	0x20000874

0800142c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b08a      	sub	sp, #40	; 0x28
 8001430:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001432:	f107 0314 	add.w	r3, r7, #20
 8001436:	2200      	movs	r2, #0
 8001438:	601a      	str	r2, [r3, #0]
 800143a:	605a      	str	r2, [r3, #4]
 800143c:	609a      	str	r2, [r3, #8]
 800143e:	60da      	str	r2, [r3, #12]
 8001440:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001442:	4b35      	ldr	r3, [pc, #212]	; (8001518 <MX_GPIO_Init+0xec>)
 8001444:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001446:	4a34      	ldr	r2, [pc, #208]	; (8001518 <MX_GPIO_Init+0xec>)
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800144e:	4b32      	ldr	r3, [pc, #200]	; (8001518 <MX_GPIO_Init+0xec>)
 8001450:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001452:	f003 0304 	and.w	r3, r3, #4
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800145a:	4b2f      	ldr	r3, [pc, #188]	; (8001518 <MX_GPIO_Init+0xec>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	4a2e      	ldr	r2, [pc, #184]	; (8001518 <MX_GPIO_Init+0xec>)
 8001460:	f043 0320 	orr.w	r3, r3, #32
 8001464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001466:	4b2c      	ldr	r3, [pc, #176]	; (8001518 <MX_GPIO_Init+0xec>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0320 	and.w	r3, r3, #32
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	4b29      	ldr	r3, [pc, #164]	; (8001518 <MX_GPIO_Init+0xec>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	4a28      	ldr	r2, [pc, #160]	; (8001518 <MX_GPIO_Init+0xec>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147e:	4b26      	ldr	r3, [pc, #152]	; (8001518 <MX_GPIO_Init+0xec>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800148a:	4b23      	ldr	r3, [pc, #140]	; (8001518 <MX_GPIO_Init+0xec>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	4a22      	ldr	r2, [pc, #136]	; (8001518 <MX_GPIO_Init+0xec>)
 8001490:	f043 0302 	orr.w	r3, r3, #2
 8001494:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001496:	4b20      	ldr	r3, [pc, #128]	; (8001518 <MX_GPIO_Init+0xec>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149a:	f003 0302 	and.w	r3, r3, #2
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80014a2:	2200      	movs	r2, #0
 80014a4:	2120      	movs	r1, #32
 80014a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014aa:	f003 fcc1 	bl	8004e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014ae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80014b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014b4:	4b19      	ldr	r3, [pc, #100]	; (800151c <MX_GPIO_Init+0xf0>)
 80014b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	4817      	ldr	r0, [pc, #92]	; (8001520 <MX_GPIO_Init+0xf4>)
 80014c4:	f003 fb32 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = enc_button_Pin;
 80014c8:	2310      	movs	r3, #16
 80014ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014cc:	2300      	movs	r3, #0
 80014ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d0:	2300      	movs	r3, #0
 80014d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(enc_button_GPIO_Port, &GPIO_InitStruct);
 80014d4:	f107 0314 	add.w	r3, r7, #20
 80014d8:	4619      	mov	r1, r3
 80014da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014de:	f003 fb25 	bl	8004b2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014e2:	2320      	movs	r3, #32
 80014e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2300      	movs	r3, #0
 80014f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014f2:	f107 0314 	add.w	r3, r7, #20
 80014f6:	4619      	mov	r1, r3
 80014f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014fc:	f003 fb16 	bl	8004b2c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001500:	2200      	movs	r2, #0
 8001502:	2100      	movs	r1, #0
 8001504:	2028      	movs	r0, #40	; 0x28
 8001506:	f003 f802 	bl	800450e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800150a:	2028      	movs	r0, #40	; 0x28
 800150c:	f003 f819 	bl	8004542 <HAL_NVIC_EnableIRQ>

}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	; 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	40021000 	.word	0x40021000
 800151c:	10110000 	.word	0x10110000
 8001520:	48000800 	.word	0x48000800

08001524 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001528:	4b1b      	ldr	r3, [pc, #108]	; (8001598 <MX_I2C1_Init+0x74>)
 800152a:	4a1c      	ldr	r2, [pc, #112]	; (800159c <MX_I2C1_Init+0x78>)
 800152c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x60505F8C;
 800152e:	4b1a      	ldr	r3, [pc, #104]	; (8001598 <MX_I2C1_Init+0x74>)
 8001530:	4a1b      	ldr	r2, [pc, #108]	; (80015a0 <MX_I2C1_Init+0x7c>)
 8001532:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001534:	4b18      	ldr	r3, [pc, #96]	; (8001598 <MX_I2C1_Init+0x74>)
 8001536:	2200      	movs	r2, #0
 8001538:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800153a:	4b17      	ldr	r3, [pc, #92]	; (8001598 <MX_I2C1_Init+0x74>)
 800153c:	2201      	movs	r2, #1
 800153e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <MX_I2C1_Init+0x74>)
 8001542:	2200      	movs	r2, #0
 8001544:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001546:	4b14      	ldr	r3, [pc, #80]	; (8001598 <MX_I2C1_Init+0x74>)
 8001548:	2200      	movs	r2, #0
 800154a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_I2C1_Init+0x74>)
 800154e:	2200      	movs	r2, #0
 8001550:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_I2C1_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_I2C1_Init+0x74>)
 800155a:	2200      	movs	r2, #0
 800155c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800155e:	480e      	ldr	r0, [pc, #56]	; (8001598 <MX_I2C1_Init+0x74>)
 8001560:	f003 fcbb 	bl	8004eda <HAL_I2C_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800156a:	f000 faf1 	bl	8001b50 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800156e:	2100      	movs	r1, #0
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <MX_I2C1_Init+0x74>)
 8001572:	f004 fa7f 	bl	8005a74 <HAL_I2CEx_ConfigAnalogFilter>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800157c:	f000 fae8 	bl	8001b50 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001580:	2100      	movs	r1, #0
 8001582:	4805      	ldr	r0, [pc, #20]	; (8001598 <MX_I2C1_Init+0x74>)
 8001584:	f004 fac1 	bl	8005b0a <HAL_I2CEx_ConfigDigitalFilter>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800158e:	f000 fadf 	bl	8001b50 <Error_Handler>
  }

}
 8001592:	bf00      	nop
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	200001a4 	.word	0x200001a4
 800159c:	40005400 	.word	0x40005400
 80015a0:	60505f8c 	.word	0x60505f8c

080015a4 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80015a8:	4b1b      	ldr	r3, [pc, #108]	; (8001618 <MX_I2C2_Init+0x74>)
 80015aa:	4a1c      	ldr	r2, [pc, #112]	; (800161c <MX_I2C2_Init+0x78>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20501E65;
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <MX_I2C2_Init+0x74>)
 80015b0:	4a1b      	ldr	r2, [pc, #108]	; (8001620 <MX_I2C2_Init+0x7c>)
 80015b2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80015b4:	4b18      	ldr	r3, [pc, #96]	; (8001618 <MX_I2C2_Init+0x74>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <MX_I2C2_Init+0x74>)
 80015bc:	2201      	movs	r2, #1
 80015be:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015c0:	4b15      	ldr	r3, [pc, #84]	; (8001618 <MX_I2C2_Init+0x74>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80015c6:	4b14      	ldr	r3, [pc, #80]	; (8001618 <MX_I2C2_Init+0x74>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80015cc:	4b12      	ldr	r3, [pc, #72]	; (8001618 <MX_I2C2_Init+0x74>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d2:	4b11      	ldr	r3, [pc, #68]	; (8001618 <MX_I2C2_Init+0x74>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015d8:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <MX_I2C2_Init+0x74>)
 80015da:	2200      	movs	r2, #0
 80015dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80015de:	480e      	ldr	r0, [pc, #56]	; (8001618 <MX_I2C2_Init+0x74>)
 80015e0:	f003 fc7b 	bl	8004eda <HAL_I2C_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80015ea:	f000 fab1 	bl	8001b50 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015ee:	2100      	movs	r1, #0
 80015f0:	4809      	ldr	r0, [pc, #36]	; (8001618 <MX_I2C2_Init+0x74>)
 80015f2:	f004 fa3f 	bl	8005a74 <HAL_I2CEx_ConfigAnalogFilter>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80015fc:	f000 faa8 	bl	8001b50 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001600:	2100      	movs	r1, #0
 8001602:	4805      	ldr	r0, [pc, #20]	; (8001618 <MX_I2C2_Init+0x74>)
 8001604:	f004 fa81 	bl	8005b0a <HAL_I2CEx_ConfigDigitalFilter>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800160e:	f000 fa9f 	bl	8001b50 <Error_Handler>
  }

}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	200001f0 	.word	0x200001f0
 800161c:	40005800 	.word	0x40005800
 8001620:	20501e65 	.word	0x20501e65

08001624 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b08e      	sub	sp, #56	; 0x38
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]
 8001634:	605a      	str	r2, [r3, #4]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	60da      	str	r2, [r3, #12]
 800163a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a4c      	ldr	r2, [pc, #304]	; (8001774 <HAL_I2C_MspInit+0x150>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d146      	bne.n	80016d4 <HAL_I2C_MspInit+0xb0>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	4b4c      	ldr	r3, [pc, #304]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800164a:	4a4b      	ldr	r2, [pc, #300]	; (8001778 <HAL_I2C_MspInit+0x154>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001652:	4b49      	ldr	r3, [pc, #292]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	623b      	str	r3, [r7, #32]
 800165c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800165e:	4b46      	ldr	r3, [pc, #280]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001662:	4a45      	ldr	r2, [pc, #276]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001664:	f043 0302 	orr.w	r3, r3, #2
 8001668:	64d3      	str	r3, [r2, #76]	; 0x4c
 800166a:	4b43      	ldr	r3, [pc, #268]	; (8001778 <HAL_I2C_MspInit+0x154>)
 800166c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	61fb      	str	r3, [r7, #28]
 8001674:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration    
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800167a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800167c:	2312      	movs	r3, #18
 800167e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001680:	2301      	movs	r3, #1
 8001682:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001684:	2300      	movs	r3, #0
 8001686:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001688:	2304      	movs	r3, #4
 800168a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800168c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001690:	4619      	mov	r1, r3
 8001692:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001696:	f003 fa49 	bl	8004b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800169a:	2380      	movs	r3, #128	; 0x80
 800169c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800169e:	2312      	movs	r3, #18
 80016a0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016a2:	2301      	movs	r3, #1
 80016a4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a6:	2300      	movs	r3, #0
 80016a8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016aa:	2304      	movs	r3, #4
 80016ac:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016b2:	4619      	mov	r1, r3
 80016b4:	4831      	ldr	r0, [pc, #196]	; (800177c <HAL_I2C_MspInit+0x158>)
 80016b6:	f003 fa39 	bl	8004b2c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016ba:	4b2f      	ldr	r3, [pc, #188]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016be:	4a2e      	ldr	r2, [pc, #184]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016c4:	6593      	str	r3, [r2, #88]	; 0x58
 80016c6:	4b2c      	ldr	r3, [pc, #176]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016ce:	61bb      	str	r3, [r7, #24]
 80016d0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80016d2:	e04a      	b.n	800176a <HAL_I2C_MspInit+0x146>
  else if(i2cHandle->Instance==I2C2)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a29      	ldr	r2, [pc, #164]	; (8001780 <HAL_I2C_MspInit+0x15c>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d145      	bne.n	800176a <HAL_I2C_MspInit+0x146>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016de:	4b26      	ldr	r3, [pc, #152]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016e2:	4a25      	ldr	r2, [pc, #148]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016e4:	f043 0304 	orr.w	r3, r3, #4
 80016e8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016ea:	4b23      	ldr	r3, [pc, #140]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	617b      	str	r3, [r7, #20]
 80016f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016f6:	4b20      	ldr	r3, [pc, #128]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016fa:	4a1f      	ldr	r2, [pc, #124]	; (8001778 <HAL_I2C_MspInit+0x154>)
 80016fc:	f043 0301 	orr.w	r3, r3, #1
 8001700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001702:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001706:	f003 0301 	and.w	r3, r3, #1
 800170a:	613b      	str	r3, [r7, #16]
 800170c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800170e:	2310      	movs	r3, #16
 8001710:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001712:	2312      	movs	r3, #18
 8001714:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001716:	2301      	movs	r3, #1
 8001718:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171a:	2300      	movs	r3, #0
 800171c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800171e:	2304      	movs	r3, #4
 8001720:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001726:	4619      	mov	r1, r3
 8001728:	4816      	ldr	r0, [pc, #88]	; (8001784 <HAL_I2C_MspInit+0x160>)
 800172a:	f003 f9ff 	bl	8004b2c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800172e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001732:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001734:	2312      	movs	r3, #18
 8001736:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001738:	2301      	movs	r3, #1
 800173a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173c:	2300      	movs	r3, #0
 800173e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001740:	2304      	movs	r3, #4
 8001742:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001744:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001748:	4619      	mov	r1, r3
 800174a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800174e:	f003 f9ed 	bl	8004b2c <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001752:	4b09      	ldr	r3, [pc, #36]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001754:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001756:	4a08      	ldr	r2, [pc, #32]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001758:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800175c:	6593      	str	r3, [r2, #88]	; 0x58
 800175e:	4b06      	ldr	r3, [pc, #24]	; (8001778 <HAL_I2C_MspInit+0x154>)
 8001760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001762:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
}
 800176a:	bf00      	nop
 800176c:	3738      	adds	r7, #56	; 0x38
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	40005400 	.word	0x40005400
 8001778:	40021000 	.word	0x40021000
 800177c:	48000400 	.word	0x48000400
 8001780:	40005800 	.word	0x40005800
 8001784:	48000800 	.word	0x48000800

08001788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	f5ad 7d7c 	sub.w	sp, sp, #1008	; 0x3f0
 800178e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001790:	f002 fd4f 	bl	8004232 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001794:	f000 f95c 	bl	8001a50 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001798:	f7ff fe48 	bl	800142c <MX_GPIO_Init>
  MX_DMA_Init();
 800179c:	f7ff fce6 	bl	800116c <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80017a0:	f001 fff2 	bl	8003788 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 80017a4:	f000 fe7c 	bl	80024a0 <MX_RTC_Init>
  MX_I2C2_Init();
 80017a8:	f7ff fefc 	bl	80015a4 <MX_I2C2_Init>
  MX_TIM2_Init();
 80017ac:	f001 faba 	bl	8002d24 <MX_TIM2_Init>
  MX_I2C1_Init();
 80017b0:	f7ff feb8 	bl	8001524 <MX_I2C1_Init>
  MX_TIM1_Init();
 80017b4:	f001 fa4c 	bl	8002c50 <MX_TIM1_Init>
  MX_TIM3_Init();
 80017b8:	f001 fb08 	bl	8002dcc <MX_TIM3_Init>
  MX_TIM4_Init();
 80017bc:	f001 fb96 	bl	8002eec <MX_TIM4_Init>
  MX_UART4_Init();
 80017c0:	f002 f828 	bl	8003814 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */

  //Setup DMA UART
  //Note to self: Find out why the DMA UART TX would get stuck in a TX loop.
  //For the time being just use the normal UART transmit
  RX_Init();
 80017c4:	f7ff fda8 	bl	8001318 <RX_Init>
  init_handler();
 80017c8:	f001 fe00 	bl	80033cc <init_handler>


  HAL_TIM_Base_Start(&htim1); //Used for uS delay
 80017cc:	488d      	ldr	r0, [pc, #564]	; (8001a04 <main+0x27c>)
 80017ce:	f005 fdab 	bl	8007328 <HAL_TIM_Base_Start>

  // Initialize the RTC
  sgTime clock;

  //set initial clock state
  clock_state = 1;
 80017d2:	4b8d      	ldr	r3, [pc, #564]	; (8001a08 <main+0x280>)
 80017d4:	2201      	movs	r2, #1
 80017d6:	701a      	strb	r2, [r3, #0]

  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != 0x32F2){
 80017d8:	2101      	movs	r1, #1
 80017da:	488c      	ldr	r0, [pc, #560]	; (8001a0c <main+0x284>)
 80017dc:	f005 fd36 	bl	800724c <HAL_RTCEx_BKUPRead>
 80017e0:	4603      	mov	r3, r0
 80017e2:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d004      	beq.n	80017f4 <main+0x6c>
      //   Set the time
  	init_clock(&clock);
 80017ea:	f507 7365 	add.w	r3, r7, #916	; 0x394
 80017ee:	4618      	mov	r0, r3
 80017f0:	f7ff fbb0 	bl	8000f54 <init_clock>
  }

  uint8_t current_sum = 0; //Used for determining a change in time
 80017f4:	2300      	movs	r3, #0
 80017f6:	f887 33e5 	strb.w	r3, [r7, #997]	; 0x3e5
  uint8_t last_sum = 0; //Used for determining a change in time
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 33e7 	strb.w	r3, [r7, #999]	; 0x3e7

  // Setup the PCA9685 devices for controlling the servos
  I2C_HandleTypeDef *pca_hours;
  I2C_HandleTypeDef *pca_minutes;
  pca_hours = &hi2c1;
 8001800:	4b83      	ldr	r3, [pc, #524]	; (8001a10 <main+0x288>)
 8001802:	f8c7 33e0 	str.w	r3, [r7, #992]	; 0x3e0
  pca_minutes = &hi2c2;
 8001806:	4b83      	ldr	r3, [pc, #524]	; (8001a14 <main+0x28c>)
 8001808:	f8c7 33dc 	str.w	r3, [r7, #988]	; 0x3dc
  PCA9685_Init(pca_hours);
 800180c:	f8d7 03e0 	ldr.w	r0, [r7, #992]	; 0x3e0
 8001810:	f000 fbc6 	bl	8001fa0 <PCA9685_Init>
  PCA9685_Init(pca_minutes);
 8001814:	f8d7 03dc 	ldr.w	r0, [r7, #988]	; 0x3dc
 8001818:	f000 fbc2 	bl	8001fa0 <PCA9685_Init>

  //Setup all the LEDs structures
  LightStrip LS_HrTen; 	//Tens place for hours
  LS_init(&LS_HrTen, LED_COUNT, &hdma_tim3_ch1, &htim3, TIM_CHANNEL_1);
 800181c:	f507 7039 	add.w	r0, r7, #740	; 0x2e4
 8001820:	2300      	movs	r3, #0
 8001822:	9300      	str	r3, [sp, #0]
 8001824:	4b7c      	ldr	r3, [pc, #496]	; (8001a18 <main+0x290>)
 8001826:	4a7d      	ldr	r2, [pc, #500]	; (8001a1c <main+0x294>)
 8001828:	2124      	movs	r1, #36	; 0x24
 800182a:	f002 f995 	bl	8003b58 <LS_init>
  LightStrip LS_HrOne;	//Ones place for hours
  LS_init(&LS_HrOne, LED_COUNT, &hdma_tim3_ch2, &htim3, TIM_CHANNEL_2);
 800182e:	f507 700d 	add.w	r0, r7, #564	; 0x234
 8001832:	2304      	movs	r3, #4
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	4b78      	ldr	r3, [pc, #480]	; (8001a18 <main+0x290>)
 8001838:	4a79      	ldr	r2, [pc, #484]	; (8001a20 <main+0x298>)
 800183a:	2124      	movs	r1, #36	; 0x24
 800183c:	f002 f98c 	bl	8003b58 <LS_init>
  LightStrip LS_MnTen;	//Tens place for minutes
  LS_init(&LS_MnTen, LED_COUNT, &hdma_tim3_ch3, &htim3, TIM_CHANNEL_3);
 8001840:	f507 70c2 	add.w	r0, r7, #388	; 0x184
 8001844:	2308      	movs	r3, #8
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	4b73      	ldr	r3, [pc, #460]	; (8001a18 <main+0x290>)
 800184a:	4a76      	ldr	r2, [pc, #472]	; (8001a24 <main+0x29c>)
 800184c:	2124      	movs	r1, #36	; 0x24
 800184e:	f002 f983 	bl	8003b58 <LS_init>
  LightStrip LS_MnOne;	//Ones place for minutes
  LS_init(&LS_MnOne, LED_COUNT, &hdma_tim4_ch2, &htim4, TIM_CHANNEL_2);
 8001852:	f107 00d4 	add.w	r0, r7, #212	; 0xd4
 8001856:	2304      	movs	r3, #4
 8001858:	9300      	str	r3, [sp, #0]
 800185a:	4b73      	ldr	r3, [pc, #460]	; (8001a28 <main+0x2a0>)
 800185c:	4a73      	ldr	r2, [pc, #460]	; (8001a2c <main+0x2a4>)
 800185e:	2124      	movs	r1, #36	; 0x24
 8001860:	f002 f97a 	bl	8003b58 <LS_init>
  LightStrip TimSep;	//Time Separator
  LS_init(&TimSep  , 20	      , &hdma_tim4_ch1, &htim4, TIM_CHANNEL_1);
 8001864:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8001868:	2300      	movs	r3, #0
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	4b6e      	ldr	r3, [pc, #440]	; (8001a28 <main+0x2a0>)
 800186e:	4a70      	ldr	r2, [pc, #448]	; (8001a30 <main+0x2a8>)
 8001870:	2114      	movs	r1, #20
 8001872:	f002 f971 	bl	8003b58 <LS_init>
  //Setup the clock Digits
#define HOME 90

  //All 4 digits are setup in the Seven_Segment.h file. You should look into creating an Init header.

  uint8_t arr_HrTen[7] = {0,1,2,3,4,5,6}; 					// Pinout values for servos on pca_hours
 8001876:	f107 031c 	add.w	r3, r7, #28
 800187a:	4a6e      	ldr	r2, [pc, #440]	; (8001a34 <main+0x2ac>)
 800187c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001880:	6018      	str	r0, [r3, #0]
 8001882:	3304      	adds	r3, #4
 8001884:	8019      	strh	r1, [r3, #0]
 8001886:	3302      	adds	r3, #2
 8001888:	0c0a      	lsrs	r2, r1, #16
 800188a:	701a      	strb	r2, [r3, #0]
  init_Digit(&D_HrTen, &LS_HrTen,arr_HrTen,pca_hours,H10); 	// Initialize the HrTen Digit
 800188c:	f107 021c 	add.w	r2, r7, #28
 8001890:	f507 7139 	add.w	r1, r7, #740	; 0x2e4
 8001894:	2300      	movs	r3, #0
 8001896:	9300      	str	r3, [sp, #0]
 8001898:	f8d7 33e0 	ldr.w	r3, [r7, #992]	; 0x3e0
 800189c:	4866      	ldr	r0, [pc, #408]	; (8001a38 <main+0x2b0>)
 800189e:	f000 fe41 	bl	8002524 <init_Digit>
  all_Digit_servo(&D_HrTen, HOME); 							// Set Digit servos to Home position
 80018a2:	215a      	movs	r1, #90	; 0x5a
 80018a4:	4864      	ldr	r0, [pc, #400]	; (8001a38 <main+0x2b0>)
 80018a6:	f001 f84b 	bl	8002940 <all_Digit_servo>

  uint8_t arr_HrOne[7] = {8,9,10,11,12,13,14};				// Pinout values for servos on pca_hours
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4a63      	ldr	r2, [pc, #396]	; (8001a3c <main+0x2b4>)
 80018b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018b4:	6018      	str	r0, [r3, #0]
 80018b6:	3304      	adds	r3, #4
 80018b8:	8019      	strh	r1, [r3, #0]
 80018ba:	3302      	adds	r3, #2
 80018bc:	0c0a      	lsrs	r2, r1, #16
 80018be:	701a      	strb	r2, [r3, #0]
  init_Digit(&D_HrOne, &LS_HrOne,arr_HrOne,pca_hours,H1);	// Initialize the HrOne Digit
 80018c0:	f107 0214 	add.w	r2, r7, #20
 80018c4:	f507 710d 	add.w	r1, r7, #564	; 0x234
 80018c8:	2301      	movs	r3, #1
 80018ca:	9300      	str	r3, [sp, #0]
 80018cc:	f8d7 33e0 	ldr.w	r3, [r7, #992]	; 0x3e0
 80018d0:	485b      	ldr	r0, [pc, #364]	; (8001a40 <main+0x2b8>)
 80018d2:	f000 fe27 	bl	8002524 <init_Digit>
  all_Digit_servo(&D_HrOne, HOME);							// Set Digit servos to Home position
 80018d6:	215a      	movs	r1, #90	; 0x5a
 80018d8:	4859      	ldr	r0, [pc, #356]	; (8001a40 <main+0x2b8>)
 80018da:	f001 f831 	bl	8002940 <all_Digit_servo>

  uint8_t arr_MnTen[7] = {0,1,2,3,4,5,6};					// Pinout values for servos on pca_minutes
 80018de:	f107 030c 	add.w	r3, r7, #12
 80018e2:	4a54      	ldr	r2, [pc, #336]	; (8001a34 <main+0x2ac>)
 80018e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80018e8:	6018      	str	r0, [r3, #0]
 80018ea:	3304      	adds	r3, #4
 80018ec:	8019      	strh	r1, [r3, #0]
 80018ee:	3302      	adds	r3, #2
 80018f0:	0c0a      	lsrs	r2, r1, #16
 80018f2:	701a      	strb	r2, [r3, #0]
  init_Digit(&D_MnTen, &LS_MnTen,arr_MnTen,pca_minutes,M10);// Initialize the MnTen Digit
 80018f4:	f107 020c 	add.w	r2, r7, #12
 80018f8:	f507 71c2 	add.w	r1, r7, #388	; 0x184
 80018fc:	2302      	movs	r3, #2
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	f8d7 33dc 	ldr.w	r3, [r7, #988]	; 0x3dc
 8001904:	484f      	ldr	r0, [pc, #316]	; (8001a44 <main+0x2bc>)
 8001906:	f000 fe0d 	bl	8002524 <init_Digit>
  all_Digit_servo(&D_MnTen, HOME);							// Set Digit servos to Home position
 800190a:	215a      	movs	r1, #90	; 0x5a
 800190c:	484d      	ldr	r0, [pc, #308]	; (8001a44 <main+0x2bc>)
 800190e:	f001 f817 	bl	8002940 <all_Digit_servo>

  uint8_t arr_MnOne[7] = {8,9,10,11,12,13,14};				// Pinout values for servos on pca_minutes
 8001912:	1d3b      	adds	r3, r7, #4
 8001914:	4a49      	ldr	r2, [pc, #292]	; (8001a3c <main+0x2b4>)
 8001916:	e892 0003 	ldmia.w	r2, {r0, r1}
 800191a:	6018      	str	r0, [r3, #0]
 800191c:	3304      	adds	r3, #4
 800191e:	8019      	strh	r1, [r3, #0]
 8001920:	3302      	adds	r3, #2
 8001922:	0c0a      	lsrs	r2, r1, #16
 8001924:	701a      	strb	r2, [r3, #0]
  init_Digit(&D_MnOne, &LS_MnOne,arr_MnOne,pca_minutes,M1);	// Initialize the MnOne Digit
 8001926:	1d3a      	adds	r2, r7, #4
 8001928:	f107 01d4 	add.w	r1, r7, #212	; 0xd4
 800192c:	2303      	movs	r3, #3
 800192e:	9300      	str	r3, [sp, #0]
 8001930:	f8d7 33dc 	ldr.w	r3, [r7, #988]	; 0x3dc
 8001934:	4844      	ldr	r0, [pc, #272]	; (8001a48 <main+0x2c0>)
 8001936:	f000 fdf5 	bl	8002524 <init_Digit>
  all_Digit_servo(&D_MnOne, HOME);							// Set Digit servos to Home position
 800193a:	215a      	movs	r1, #90	; 0x5a
 800193c:	4842      	ldr	r0, [pc, #264]	; (8001a48 <main+0x2c0>)
 800193e:	f000 ffff 	bl	8002940 <all_Digit_servo>

  // Variables for color sweep on separator
  uint8_t angle = 0;
 8001942:	2300      	movs	r3, #0
 8001944:	f887 33db 	strb.w	r3, [r7, #987]	; 0x3db
  uint8_t angle_difference =15;
 8001948:	230f      	movs	r3, #15
 800194a:	f887 33da 	strb.w	r3, [r7, #986]	; 0x3da
  uint8_t i = 20;
 800194e:	2314      	movs	r3, #20
 8001950:	f887 33e6 	strb.w	r3, [r7, #998]	; 0x3e6

  // Set Clock Digits to current time
  update_Digits(&D_HrTen, &D_HrOne, &D_MnTen, &D_MnOne, &clock);
 8001954:	f507 7365 	add.w	r3, r7, #916	; 0x394
 8001958:	9300      	str	r3, [sp, #0]
 800195a:	4b3b      	ldr	r3, [pc, #236]	; (8001a48 <main+0x2c0>)
 800195c:	4a39      	ldr	r2, [pc, #228]	; (8001a44 <main+0x2bc>)
 800195e:	4938      	ldr	r1, [pc, #224]	; (8001a40 <main+0x2b8>)
 8001960:	4835      	ldr	r0, [pc, #212]	; (8001a38 <main+0x2b0>)
 8001962:	f000 fe37 	bl	80025d4 <update_Digits>
  render_Digits(&D_HrTen, &D_HrOne, &D_MnTen, &D_MnOne);
 8001966:	4b38      	ldr	r3, [pc, #224]	; (8001a48 <main+0x2c0>)
 8001968:	4a36      	ldr	r2, [pc, #216]	; (8001a44 <main+0x2bc>)
 800196a:	4935      	ldr	r1, [pc, #212]	; (8001a40 <main+0x2b8>)
 800196c:	4832      	ldr	r0, [pc, #200]	; (8001a38 <main+0x2b0>)
 800196e:	f000 fe8d 	bl	800268c <render_Digits>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	 get_time(&clock); // Refresh current time
 8001972:	f507 7365 	add.w	r3, r7, #916	; 0x394
 8001976:	4618      	mov	r0, r3
 8001978:	f7ff fbaa 	bl	80010d0 <get_time>
	 current_sum = clock.gTime.Hours+clock.gTime.Minutes;// Sum Hours and Minutes
 800197c:	f897 23b0 	ldrb.w	r2, [r7, #944]	; 0x3b0
 8001980:	f897 33b1 	ldrb.w	r3, [r7, #945]	; 0x3b1
 8001984:	4413      	add	r3, r2
 8001986:	f887 33e5 	strb.w	r3, [r7, #997]	; 0x3e5

	 // If clock state is active clock update is available
	 if(clock_state == 1){
 800198a:	4b1f      	ldr	r3, [pc, #124]	; (8001a08 <main+0x280>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d130      	bne.n	80019f4 <main+0x26c>
		 if(current_sum != last_sum){
 8001992:	f897 23e5 	ldrb.w	r2, [r7, #997]	; 0x3e5
 8001996:	f897 33e7 	ldrb.w	r3, [r7, #999]	; 0x3e7
 800199a:	429a      	cmp	r2, r3
 800199c:	d00e      	beq.n	80019bc <main+0x234>
			  // Set Clock Digits to current time
			  update_Digits(&D_HrTen, &D_HrOne, &D_MnTen, &D_MnOne, &clock);
 800199e:	f507 7365 	add.w	r3, r7, #916	; 0x394
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	4b28      	ldr	r3, [pc, #160]	; (8001a48 <main+0x2c0>)
 80019a6:	4a27      	ldr	r2, [pc, #156]	; (8001a44 <main+0x2bc>)
 80019a8:	4925      	ldr	r1, [pc, #148]	; (8001a40 <main+0x2b8>)
 80019aa:	4823      	ldr	r0, [pc, #140]	; (8001a38 <main+0x2b0>)
 80019ac:	f000 fe12 	bl	80025d4 <update_Digits>
			  render_Digits(&D_HrTen, &D_HrOne, &D_MnTen, &D_MnOne);
 80019b0:	4b25      	ldr	r3, [pc, #148]	; (8001a48 <main+0x2c0>)
 80019b2:	4a24      	ldr	r2, [pc, #144]	; (8001a44 <main+0x2bc>)
 80019b4:	4922      	ldr	r1, [pc, #136]	; (8001a40 <main+0x2b8>)
 80019b6:	4820      	ldr	r0, [pc, #128]	; (8001a38 <main+0x2b0>)
 80019b8:	f000 fe68 	bl	800268c <render_Digits>
		 }
		 render_sep(&TimSep, angle + (i * angle_difference), 255, 60);// Update separator color
 80019bc:	f897 23e6 	ldrb.w	r2, [r7, #998]	; 0x3e6
 80019c0:	f897 33da 	ldrb.w	r3, [r7, #986]	; 0x3da
 80019c4:	fb12 f303 	smulbb	r3, r2, r3
 80019c8:	b2da      	uxtb	r2, r3
 80019ca:	f897 33db 	ldrb.w	r3, [r7, #987]	; 0x3db
 80019ce:	4413      	add	r3, r2
 80019d0:	b2d9      	uxtb	r1, r3
 80019d2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80019d6:	233c      	movs	r3, #60	; 0x3c
 80019d8:	22ff      	movs	r2, #255	; 0xff
 80019da:	f000 fe6e 	bl	80026ba <render_sep>
		 i++;
 80019de:	f897 33e6 	ldrb.w	r3, [r7, #998]	; 0x3e6
 80019e2:	3301      	adds	r3, #1
 80019e4:	f887 33e6 	strb.w	r3, [r7, #998]	; 0x3e6
		 change_time(&clock, &cv);
 80019e8:	f507 7365 	add.w	r3, r7, #916	; 0x394
 80019ec:	4917      	ldr	r1, [pc, #92]	; (8001a4c <main+0x2c4>)
 80019ee:	4618      	mov	r0, r3
 80019f0:	f001 fdc2 	bl	8003578 <change_time>
	 }
	 last_sum = current_sum;
 80019f4:	f897 33e5 	ldrb.w	r3, [r7, #997]	; 0x3e5
 80019f8:	f887 33e7 	strb.w	r3, [r7, #999]	; 0x3e7
	 HAL_Delay(DEL);
 80019fc:	2064      	movs	r0, #100	; 0x64
 80019fe:	f002 fc89 	bl	8004314 <HAL_Delay>
	 get_time(&clock); // Refresh current time
 8001a02:	e7b6      	b.n	8001972 <main+0x1ea>
 8001a04:	200005d0 	.word	0x200005d0
 8001a08:	20000338 	.word	0x20000338
 8001a0c:	20000390 	.word	0x20000390
 8001a10:	200001a4 	.word	0x200001a4
 8001a14:	200001f0 	.word	0x200001f0
 8001a18:	200004c4 	.word	0x200004c4
 8001a1c:	20000510 	.word	0x20000510
 8001a20:	20000570 	.word	0x20000570
 8001a24:	20000464 	.word	0x20000464
 8001a28:	20000418 	.word	0x20000418
 8001a2c:	200003b8 	.word	0x200003b8
 8001a30:	20000668 	.word	0x20000668
 8001a34:	0800b8b4 	.word	0x0800b8b4
 8001a38:	20000290 	.word	0x20000290
 8001a3c:	0800b8bc 	.word	0x0800b8bc
 8001a40:	200002e4 	.word	0x200002e4
 8001a44:	2000023c 	.word	0x2000023c
 8001a48:	2000033c 	.word	0x2000033c
 8001a4c:	20000090 	.word	0x20000090

08001a50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b0a8      	sub	sp, #160	; 0xa0
 8001a54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a56:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001a5a:	2238      	movs	r2, #56	; 0x38
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f009 fa62 	bl	800af28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a64:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
 8001a6c:	605a      	str	r2, [r3, #4]
 8001a6e:	609a      	str	r2, [r3, #8]
 8001a70:	60da      	str	r2, [r3, #12]
 8001a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a74:	463b      	mov	r3, r7
 8001a76:	2254      	movs	r2, #84	; 0x54
 8001a78:	2100      	movs	r1, #0
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f009 fa54 	bl	800af28 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001a80:	2000      	movs	r0, #0
 8001a82:	f004 f89f 	bl	8005bc4 <HAL_PWREx_ControlVoltageScaling>
  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8001a86:	f004 f88d 	bl	8005ba4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a8a:	4b2f      	ldr	r3, [pc, #188]	; (8001b48 <SystemClock_Config+0xf8>)
 8001a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a90:	4a2d      	ldr	r2, [pc, #180]	; (8001b48 <SystemClock_Config+0xf8>)
 8001a92:	f023 0318 	bic.w	r3, r3, #24
 8001a96:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001a9a:	2306      	movs	r3, #6
 8001a9c:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aa2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aa6:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aa8:	2340      	movs	r3, #64	; 0x40
 8001aaa:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aac:	2302      	movs	r3, #2
 8001aae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001ab8:	2304      	movs	r3, #4
 8001aba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001abe:	2354      	movs	r3, #84	; 0x54
 8001ac0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001aca:	2302      	movs	r3, #2
 8001acc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001ada:	4618      	mov	r0, r3
 8001adc:	f004 f916 	bl	8005d0c <HAL_RCC_OscConfig>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d001      	beq.n	8001aea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001ae6:	f000 f833 	bl	8001b50 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aea:	230f      	movs	r3, #15
 8001aec:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aee:	2303      	movs	r3, #3
 8001af0:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af2:	2300      	movs	r3, #0
 8001af4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001af6:	2300      	movs	r3, #0
 8001af8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001afa:	2300      	movs	r3, #0
 8001afc:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8001afe:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b02:	2108      	movs	r1, #8
 8001b04:	4618      	mov	r0, r3
 8001b06:	f004 fc19 	bl	800633c <HAL_RCC_ClockConfig>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001b10:	f000 f81e 	bl	8001b50 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_UART4
 8001b14:	4b0d      	ldr	r3, [pc, #52]	; (8001b4c <SystemClock_Config+0xfc>)
 8001b16:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_LPUART1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b24:	2300      	movs	r3, #0
 8001b26:	623b      	str	r3, [r7, #32]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b2c:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b2e:	463b      	mov	r3, r7
 8001b30:	4618      	mov	r0, r3
 8001b32:	f004 fe1f 	bl	8006774 <HAL_RCCEx_PeriphCLKConfig>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d001      	beq.n	8001b40 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8001b3c:	f000 f808 	bl	8001b50 <Error_Handler>
  }
}
 8001b40:	bf00      	nop
 8001b42:	37a0      	adds	r7, #160	; 0xa0
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	000800e8 	.word	0x000800e8

08001b50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b50:	b480      	push	{r7}
 8001b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001b54:	bf00      	nop
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <PCA9685_SetBit>:
#include "pca9685.h"
#include "math.h"


PCA9685_STATUS PCA9685_SetBit(I2C_HandleTypeDef *pca9685_i2c, uint8_t Register, uint8_t Bit, uint8_t Value)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b088      	sub	sp, #32
 8001b62:	af04      	add	r7, sp, #16
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	4608      	mov	r0, r1
 8001b68:	4611      	mov	r1, r2
 8001b6a:	461a      	mov	r2, r3
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	70fb      	strb	r3, [r7, #3]
 8001b70:	460b      	mov	r3, r1
 8001b72:	70bb      	strb	r3, [r7, #2]
 8001b74:	4613      	mov	r3, r2
 8001b76:	707b      	strb	r3, [r7, #1]
	uint8_t tmp;
	if(Value) Value = 1;
 8001b78:	787b      	ldrb	r3, [r7, #1]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <PCA9685_SetBit+0x24>
 8001b7e:	2301      	movs	r3, #1
 8001b80:	707b      	strb	r3, [r7, #1]

	if(HAL_OK != HAL_I2C_Mem_Read(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8001b82:	78fb      	ldrb	r3, [r7, #3]
 8001b84:	b29a      	uxth	r2, r3
 8001b86:	230a      	movs	r3, #10
 8001b88:	9302      	str	r3, [sp, #8]
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	f107 030f 	add.w	r3, r7, #15
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2301      	movs	r3, #1
 8001b96:	2180      	movs	r1, #128	; 0x80
 8001b98:	6878      	ldr	r0, [r7, #4]
 8001b9a:	f003 fc35 	bl	8005408 <HAL_I2C_Mem_Read>
 8001b9e:	4603      	mov	r3, r0
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d001      	beq.n	8001ba8 <PCA9685_SetBit+0x4a>
	{
		return PCA9685_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e030      	b.n	8001c0a <PCA9685_SetBit+0xac>
	}
	tmp &= ~((1<<PCA9685_MODE1_RESTART_BIT)|(1<<Bit));
 8001ba8:	78bb      	ldrb	r3, [r7, #2]
 8001baa:	2201      	movs	r2, #1
 8001bac:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb0:	b25b      	sxtb	r3, r3
 8001bb2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001bb6:	b25b      	sxtb	r3, r3
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	b25a      	sxtb	r2, r3
 8001bbc:	7bfb      	ldrb	r3, [r7, #15]
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	b25b      	sxtb	r3, r3
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	73fb      	strb	r3, [r7, #15]
	tmp |= (Value&1)<<Bit;
 8001bc8:	787b      	ldrb	r3, [r7, #1]
 8001bca:	f003 0201 	and.w	r2, r3, #1
 8001bce:	78bb      	ldrb	r3, [r7, #2]
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	b25a      	sxtb	r2, r3
 8001bd6:	7bfb      	ldrb	r3, [r7, #15]
 8001bd8:	b25b      	sxtb	r3, r3
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	b25b      	sxtb	r3, r3
 8001bde:	b2db      	uxtb	r3, r3
 8001be0:	73fb      	strb	r3, [r7, #15]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, Register, 1, &tmp, 1, 10))
 8001be2:	78fb      	ldrb	r3, [r7, #3]
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	230a      	movs	r3, #10
 8001be8:	9302      	str	r3, [sp, #8]
 8001bea:	2301      	movs	r3, #1
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	f107 030f 	add.w	r3, r7, #15
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	2180      	movs	r1, #128	; 0x80
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f003 faf1 	bl	80051e0 <HAL_I2C_Mem_Write>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <PCA9685_SetBit+0xaa>
	{
		return PCA9685_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	e000      	b.n	8001c0a <PCA9685_SetBit+0xac>
	}

	return PCA9685_OK;
 8001c08:	2300      	movs	r3, #0
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <PCA9685_SoftwareReset>:

PCA9685_STATUS PCA9685_SoftwareReset(I2C_HandleTypeDef *pca9685_i2c)
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b086      	sub	sp, #24
 8001c16:	af02      	add	r7, sp, #8
 8001c18:	6078      	str	r0, [r7, #4]
	uint8_t cmd = 0x6;
 8001c1a:	2306      	movs	r3, #6
 8001c1c:	73fb      	strb	r3, [r7, #15]
	if(HAL_OK == HAL_I2C_Master_Transmit(pca9685_i2c, 0x00, &cmd, 1, 10))
 8001c1e:	f107 020f 	add.w	r2, r7, #15
 8001c22:	230a      	movs	r3, #10
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	2301      	movs	r3, #1
 8001c28:	2100      	movs	r1, #0
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f003 f9e4 	bl	8004ff8 <HAL_I2C_Master_Transmit>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d101      	bne.n	8001c3a <PCA9685_SoftwareReset+0x28>
	{
		return PCA9685_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	e000      	b.n	8001c3c <PCA9685_SoftwareReset+0x2a>
	}
	return PCA9685_ERROR;
 8001c3a:	2301      	movs	r3, #1
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <PCA9685_SleepMode>:

PCA9685_STATUS PCA9685_SleepMode(I2C_HandleTypeDef *pca9685_i2c, uint8_t Enable)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
 8001c4c:	460b      	mov	r3, r1
 8001c4e:	70fb      	strb	r3, [r7, #3]
	return PCA9685_SetBit(pca9685_i2c, PCA9685_MODE1, PCA9685_MODE1_SLEEP_BIT, Enable);
 8001c50:	78fb      	ldrb	r3, [r7, #3]
 8001c52:	2204      	movs	r2, #4
 8001c54:	2100      	movs	r1, #0
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f7ff ff81 	bl	8001b5e <PCA9685_SetBit>
 8001c5c:	4603      	mov	r3, r0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <PCA9685_RestartMode>:

PCA9685_STATUS PCA9685_RestartMode(I2C_HandleTypeDef *pca9685_i2c, uint8_t Enable)
{
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b082      	sub	sp, #8
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
 8001c6e:	460b      	mov	r3, r1
 8001c70:	70fb      	strb	r3, [r7, #3]
	return PCA9685_SetBit(pca9685_i2c, PCA9685_MODE1, PCA9685_MODE1_RESTART_BIT, Enable);
 8001c72:	78fb      	ldrb	r3, [r7, #3]
 8001c74:	2207      	movs	r2, #7
 8001c76:	2100      	movs	r1, #0
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f7ff ff70 	bl	8001b5e <PCA9685_SetBit>
 8001c7e:	4603      	mov	r3, r0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3708      	adds	r7, #8
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}

08001c88 <PCA9685_AutoIncrement>:

PCA9685_STATUS PCA9685_AutoIncrement(I2C_HandleTypeDef *pca9685_i2c, uint8_t Enable)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	460b      	mov	r3, r1
 8001c92:	70fb      	strb	r3, [r7, #3]
	return PCA9685_SetBit(pca9685_i2c, PCA9685_MODE1, PCA9685_MODE1_AI_BIT, Enable);
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	2205      	movs	r2, #5
 8001c98:	2100      	movs	r1, #0
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ff5f 	bl	8001b5e <PCA9685_SetBit>
 8001ca0:	4603      	mov	r3, r0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	0000      	movs	r0, r0
 8001cac:	0000      	movs	r0, r0
	...

08001cb0 <PCA9685_SetPwmFrequency>:

//
//	Frequency - Hz value
//
PCA9685_STATUS PCA9685_SetPwmFrequency(I2C_HandleTypeDef *pca9685_i2c, uint16_t Frequency)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b088      	sub	sp, #32
 8001cb4:	af04      	add	r7, sp, #16
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	460b      	mov	r3, r1
 8001cba:	807b      	strh	r3, [r7, #2]
	float PrescalerVal;
	uint8_t Prescale;

	if(Frequency >= 1526)
 8001cbc:	887b      	ldrh	r3, [r7, #2]
 8001cbe:	f240 52f5 	movw	r2, #1525	; 0x5f5
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d902      	bls.n	8001ccc <PCA9685_SetPwmFrequency+0x1c>
	{
		Prescale = 0x03;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	72fb      	strb	r3, [r7, #11]
 8001cca:	e046      	b.n	8001d5a <PCA9685_SetPwmFrequency+0xaa>
	}
	else if(Frequency <= 24)
 8001ccc:	887b      	ldrh	r3, [r7, #2]
 8001cce:	2b18      	cmp	r3, #24
 8001cd0:	d802      	bhi.n	8001cd8 <PCA9685_SetPwmFrequency+0x28>
	{
		Prescale = 0xFF;
 8001cd2:	23ff      	movs	r3, #255	; 0xff
 8001cd4:	72fb      	strb	r3, [r7, #11]
 8001cd6:	e040      	b.n	8001d5a <PCA9685_SetPwmFrequency+0xaa>
	}
	else
	{
		PrescalerVal = (25000000 / (4096.0 * (float)Frequency)) - 1;
 8001cd8:	887b      	ldrh	r3, [r7, #2]
 8001cda:	ee07 3a90 	vmov	s15, r3
 8001cde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ce2:	ee17 0a90 	vmov	r0, s15
 8001ce6:	f7fe fc57 	bl	8000598 <__aeabi_f2d>
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	4b2c      	ldr	r3, [pc, #176]	; (8001da0 <PCA9685_SetPwmFrequency+0xf0>)
 8001cf0:	f7fe fcaa 	bl	8000648 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	a127      	add	r1, pc, #156	; (adr r1, 8001d98 <PCA9685_SetPwmFrequency+0xe8>)
 8001cfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001cfe:	f7fe fdcd 	bl	800089c <__aeabi_ddiv>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4610      	mov	r0, r2
 8001d08:	4619      	mov	r1, r3
 8001d0a:	f04f 0200 	mov.w	r2, #0
 8001d0e:	4b25      	ldr	r3, [pc, #148]	; (8001da4 <PCA9685_SetPwmFrequency+0xf4>)
 8001d10:	f7fe fae2 	bl	80002d8 <__aeabi_dsub>
 8001d14:	4602      	mov	r2, r0
 8001d16:	460b      	mov	r3, r1
 8001d18:	4610      	mov	r0, r2
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	f7fe ff4e 	bl	8000bbc <__aeabi_d2f>
 8001d20:	4603      	mov	r3, r0
 8001d22:	60fb      	str	r3, [r7, #12]
		Prescale = floor(PrescalerVal + 0.5);
 8001d24:	68f8      	ldr	r0, [r7, #12]
 8001d26:	f7fe fc37 	bl	8000598 <__aeabi_f2d>
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	4b1e      	ldr	r3, [pc, #120]	; (8001da8 <PCA9685_SetPwmFrequency+0xf8>)
 8001d30:	f7fe fad4 	bl	80002dc <__adddf3>
 8001d34:	4602      	mov	r2, r0
 8001d36:	460b      	mov	r3, r1
 8001d38:	ec43 2b17 	vmov	d7, r2, r3
 8001d3c:	eeb0 0a47 	vmov.f32	s0, s14
 8001d40:	eef0 0a67 	vmov.f32	s1, s15
 8001d44:	f009 fd18 	bl	800b778 <floor>
 8001d48:	ec53 2b10 	vmov	r2, r3, d0
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	f7fe ff14 	bl	8000b7c <__aeabi_d2uiz>
 8001d54:	4603      	mov	r3, r0
 8001d56:	b2db      	uxtb	r3, r3
 8001d58:	72fb      	strb	r3, [r7, #11]
	}

	//
	//	To change the frequency, PCA9685 have to be in Sleep mode.
	//
	PCA9685_SleepMode(pca9685_i2c, 1);
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	6878      	ldr	r0, [r7, #4]
 8001d5e:	f7ff ff71 	bl	8001c44 <PCA9685_SleepMode>
	HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, PCA9685_PRESCALE, 1, &Prescale, 1, 10); // Write Prescale value
 8001d62:	230a      	movs	r3, #10
 8001d64:	9302      	str	r3, [sp, #8]
 8001d66:	2301      	movs	r3, #1
 8001d68:	9301      	str	r3, [sp, #4]
 8001d6a:	f107 030b 	add.w	r3, r7, #11
 8001d6e:	9300      	str	r3, [sp, #0]
 8001d70:	2301      	movs	r3, #1
 8001d72:	22fe      	movs	r2, #254	; 0xfe
 8001d74:	2180      	movs	r1, #128	; 0x80
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f003 fa32 	bl	80051e0 <HAL_I2C_Mem_Write>
	PCA9685_SleepMode(pca9685_i2c, 0);
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff ff60 	bl	8001c44 <PCA9685_SleepMode>
	PCA9685_RestartMode(pca9685_i2c, 1);
 8001d84:	2101      	movs	r1, #1
 8001d86:	6878      	ldr	r0, [r7, #4]
 8001d88:	f7ff ff6d 	bl	8001c66 <PCA9685_RestartMode>
	return PCA9685_OK;
 8001d8c:	2300      	movs	r3, #0
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3710      	adds	r7, #16
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	00000000 	.word	0x00000000
 8001d9c:	4177d784 	.word	0x4177d784
 8001da0:	40b00000 	.word	0x40b00000
 8001da4:	3ff00000 	.word	0x3ff00000
 8001da8:	3fe00000 	.word	0x3fe00000

08001dac <PCA9685_SetPwm>:

PCA9685_STATUS PCA9685_SetPwm(I2C_HandleTypeDef *pca9685_i2c, uint8_t Channel, uint16_t OnTime, uint16_t OffTime)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08a      	sub	sp, #40	; 0x28
 8001db0:	af04      	add	r7, sp, #16
 8001db2:	60f8      	str	r0, [r7, #12]
 8001db4:	4608      	mov	r0, r1
 8001db6:	4611      	mov	r1, r2
 8001db8:	461a      	mov	r2, r3
 8001dba:	4603      	mov	r3, r0
 8001dbc:	72fb      	strb	r3, [r7, #11]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	813b      	strh	r3, [r7, #8]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	80fb      	strh	r3, [r7, #6]
	uint8_t RegisterAddress;
	uint8_t Message[4];

	RegisterAddress = PCA9685_LED0_ON_L + (4 * Channel);
 8001dc6:	7afb      	ldrb	r3, [r7, #11]
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	3306      	adds	r3, #6
 8001dce:	75fb      	strb	r3, [r7, #23]
	Message[0] = OnTime & 0xFF;
 8001dd0:	893b      	ldrh	r3, [r7, #8]
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	743b      	strb	r3, [r7, #16]
	Message[1] = OnTime>>8;
 8001dd6:	893b      	ldrh	r3, [r7, #8]
 8001dd8:	0a1b      	lsrs	r3, r3, #8
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	747b      	strb	r3, [r7, #17]
	Message[2] = OffTime & 0xFF;
 8001de0:	88fb      	ldrh	r3, [r7, #6]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	74bb      	strb	r3, [r7, #18]
	Message[3] = OffTime>>8;
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	0a1b      	lsrs	r3, r3, #8
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	74fb      	strb	r3, [r7, #19]

	if(HAL_OK != HAL_I2C_Mem_Write(pca9685_i2c, PCA9685_ADDRESS, RegisterAddress, 1, Message, 4, 10))
 8001df0:	7dfb      	ldrb	r3, [r7, #23]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	230a      	movs	r3, #10
 8001df6:	9302      	str	r3, [sp, #8]
 8001df8:	2304      	movs	r3, #4
 8001dfa:	9301      	str	r3, [sp, #4]
 8001dfc:	f107 0310 	add.w	r3, r7, #16
 8001e00:	9300      	str	r3, [sp, #0]
 8001e02:	2301      	movs	r3, #1
 8001e04:	2180      	movs	r1, #128	; 0x80
 8001e06:	68f8      	ldr	r0, [r7, #12]
 8001e08:	f003 f9ea 	bl	80051e0 <HAL_I2C_Mem_Write>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <PCA9685_SetPwm+0x6a>
	{
		return PCA9685_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e000      	b.n	8001e18 <PCA9685_SetPwm+0x6c>
	}

	return PCA9685_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}

08001e20 <PCA9685_SetPin>:

PCA9685_STATUS PCA9685_SetPin(I2C_HandleTypeDef *pca9685_i2c, uint8_t Channel, uint16_t Value, uint8_t Invert)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	4608      	mov	r0, r1
 8001e2a:	4611      	mov	r1, r2
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	4603      	mov	r3, r0
 8001e30:	70fb      	strb	r3, [r7, #3]
 8001e32:	460b      	mov	r3, r1
 8001e34:	803b      	strh	r3, [r7, #0]
 8001e36:	4613      	mov	r3, r2
 8001e38:	70bb      	strb	r3, [r7, #2]
  if(Value > 4095) Value = 4095;
 8001e3a:	883b      	ldrh	r3, [r7, #0]
 8001e3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e40:	d302      	bcc.n	8001e48 <PCA9685_SetPin+0x28>
 8001e42:	f640 73ff 	movw	r3, #4095	; 0xfff
 8001e46:	803b      	strh	r3, [r7, #0]

  if (Invert) {
 8001e48:	78bb      	ldrb	r3, [r7, #2]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d025      	beq.n	8001e9a <PCA9685_SetPin+0x7a>
    if (Value == 0) {
 8001e4e:	883b      	ldrh	r3, [r7, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d108      	bne.n	8001e66 <PCA9685_SetPin+0x46>
      // Special value for signal fully on.
      return PCA9685_SetPwm(pca9685_i2c, Channel, 4096, 0);
 8001e54:	78f9      	ldrb	r1, [r7, #3]
 8001e56:	2300      	movs	r3, #0
 8001e58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f7ff ffa5 	bl	8001dac <PCA9685_SetPwm>
 8001e62:	4603      	mov	r3, r0
 8001e64:	e03a      	b.n	8001edc <PCA9685_SetPin+0xbc>
    }
    else if (Value == 4095) {
 8001e66:	883b      	ldrh	r3, [r7, #0]
 8001e68:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d108      	bne.n	8001e82 <PCA9685_SetPin+0x62>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(pca9685_i2c, Channel, 0, 4096);
 8001e70:	78f9      	ldrb	r1, [r7, #3]
 8001e72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e76:	2200      	movs	r2, #0
 8001e78:	6878      	ldr	r0, [r7, #4]
 8001e7a:	f7ff ff97 	bl	8001dac <PCA9685_SetPwm>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	e02c      	b.n	8001edc <PCA9685_SetPin+0xbc>
    }
    else {
    	return PCA9685_SetPwm(pca9685_i2c, Channel, 0, 4095-Value);
 8001e82:	883b      	ldrh	r3, [r7, #0]
 8001e84:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 8001e88:	330f      	adds	r3, #15
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	78f9      	ldrb	r1, [r7, #3]
 8001e8e:	2200      	movs	r2, #0
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff8b 	bl	8001dac <PCA9685_SetPwm>
 8001e96:	4603      	mov	r3, r0
 8001e98:	e020      	b.n	8001edc <PCA9685_SetPin+0xbc>
    }
  }
  else {
    if (Value == 4095) {
 8001e9a:	883b      	ldrh	r3, [r7, #0]
 8001e9c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d108      	bne.n	8001eb6 <PCA9685_SetPin+0x96>
      // Special value for signal fully on.
    	return PCA9685_SetPwm(pca9685_i2c, Channel, 4096, 0);
 8001ea4:	78f9      	ldrb	r1, [r7, #3]
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ff7d 	bl	8001dac <PCA9685_SetPwm>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	e012      	b.n	8001edc <PCA9685_SetPin+0xbc>
    }
    else if (Value == 0) {
 8001eb6:	883b      	ldrh	r3, [r7, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d108      	bne.n	8001ece <PCA9685_SetPin+0xae>
      // Special value for signal fully off.
    	return PCA9685_SetPwm(pca9685_i2c, Channel, 0, 4096);
 8001ebc:	78f9      	ldrb	r1, [r7, #3]
 8001ebe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7ff ff71 	bl	8001dac <PCA9685_SetPwm>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	e006      	b.n	8001edc <PCA9685_SetPin+0xbc>
    }
    else {
    	return PCA9685_SetPwm(pca9685_i2c, Channel, 0, Value);
 8001ece:	883b      	ldrh	r3, [r7, #0]
 8001ed0:	78f9      	ldrb	r1, [r7, #3]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f7ff ff69 	bl	8001dac <PCA9685_SetPwm>
 8001eda:	4603      	mov	r3, r0
    }
  }
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3708      	adds	r7, #8
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	0000      	movs	r0, r0
	...

08001ee8 <PCA9685_SetServoAngle>:

#ifdef PCA9685_SERVO_MODE
PCA9685_STATUS PCA9685_SetServoAngle(I2C_HandleTypeDef *pca9685_i2c, uint8_t Channel, float Angle)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ef6:	72fb      	strb	r3, [r7, #11]
	float Value;
	if(Angle < MIN_ANGLE) Angle = MIN_ANGLE;
 8001ef8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001efc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f04:	d502      	bpl.n	8001f0c <PCA9685_SetServoAngle+0x24>
 8001f06:	f04f 0300 	mov.w	r3, #0
 8001f0a:	607b      	str	r3, [r7, #4]
	if(Angle > MAX_ANGLE) Angle = MAX_ANGLE;
 8001f0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f10:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001f90 <PCA9685_SetServoAngle+0xa8>
 8001f14:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f1c:	dd01      	ble.n	8001f22 <PCA9685_SetServoAngle+0x3a>
 8001f1e:	4b1d      	ldr	r3, [pc, #116]	; (8001f94 <PCA9685_SetServoAngle+0xac>)
 8001f20:	607b      	str	r3, [r7, #4]

	Value = (Angle - MIN_ANGLE) * ((float)SERVO_MAX - (float)SERVO_MIN) / (MAX_ANGLE - MIN_ANGLE) + (float)SERVO_MIN;
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f7fe fb38 	bl	8000598 <__aeabi_f2d>
 8001f28:	a317      	add	r3, pc, #92	; (adr r3, 8001f88 <PCA9685_SetServoAngle+0xa0>)
 8001f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2e:	f7fe fb8b 	bl	8000648 <__aeabi_dmul>
 8001f32:	4602      	mov	r2, r0
 8001f34:	460b      	mov	r3, r1
 8001f36:	4610      	mov	r0, r2
 8001f38:	4619      	mov	r1, r3
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	4b16      	ldr	r3, [pc, #88]	; (8001f98 <PCA9685_SetServoAngle+0xb0>)
 8001f40:	f7fe fcac 	bl	800089c <__aeabi_ddiv>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	f04f 0200 	mov.w	r2, #0
 8001f50:	4b12      	ldr	r3, [pc, #72]	; (8001f9c <PCA9685_SetServoAngle+0xb4>)
 8001f52:	f7fe f9c3 	bl	80002dc <__adddf3>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f7fe fe2d 	bl	8000bbc <__aeabi_d2f>
 8001f62:	4603      	mov	r3, r0
 8001f64:	617b      	str	r3, [r7, #20]

	return PCA9685_SetPin(pca9685_i2c, Channel, (uint16_t)Value, 0);
 8001f66:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f6e:	ee17 3a90 	vmov	r3, s15
 8001f72:	b29a      	uxth	r2, r3
 8001f74:	7af9      	ldrb	r1, [r7, #11]
 8001f76:	2300      	movs	r3, #0
 8001f78:	68f8      	ldr	r0, [r7, #12]
 8001f7a:	f7ff ff51 	bl	8001e20 <PCA9685_SetPin>
 8001f7e:	4603      	mov	r3, r0
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	00000000 	.word	0x00000000
 8001f8c:	40786000 	.word	0x40786000
 8001f90:	43340000 	.word	0x43340000
 8001f94:	43340000 	.word	0x43340000
 8001f98:	40668000 	.word	0x40668000
 8001f9c:	405b8000 	.word	0x405b8000

08001fa0 <PCA9685_Init>:
#endif

PCA9685_STATUS PCA9685_Init(I2C_HandleTypeDef *pca9685_i2c)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
	//pca9685_i2c = hi2c;

	PCA9685_SoftwareReset(pca9685_i2c);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7ff fe32 	bl	8001c12 <PCA9685_SoftwareReset>
#ifdef PCA9685_SERVO_MODE
	PCA9685_SetPwmFrequency(pca9685_i2c, 48);
 8001fae:	2130      	movs	r1, #48	; 0x30
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff fe7d 	bl	8001cb0 <PCA9685_SetPwmFrequency>
#else
	PCA9685_SetPwmFrequency(pca9685_i2c, 1000);
#endif
	PCA9685_AutoIncrement(pca9685_i2c, 1);
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f7ff fe65 	bl	8001c88 <PCA9685_AutoIncrement>

	return PCA9685_OK;
 8001fbe:	2300      	movs	r3, #0
}
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	3708      	adds	r7, #8
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <ringbuff_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                      Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t ringbuff_init(RINGBUFF_VOLATILE ringbuff_t *buff, void *buffdata,
		size_t size) {
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60f8      	str	r0, [r7, #12]
 8001fd0:	60b9      	str	r1, [r7, #8]
 8001fd2:	607a      	str	r2, [r7, #4]
	if (buff == NULL || buffdata == NULL || size == 0) {
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d005      	beq.n	8001fe6 <ringbuff_init+0x1e>
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d002      	beq.n	8001fe6 <ringbuff_init+0x1e>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <ringbuff_init+0x22>
		return 0;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	e011      	b.n	800200e <ringbuff_init+0x46>
	}

	BUF_MEMSET((void*) buff, 0x00, sizeof(*buff));
 8001fea:	221c      	movs	r2, #28
 8001fec:	2100      	movs	r1, #0
 8001fee:	68f8      	ldr	r0, [r7, #12]
 8001ff0:	f008 ff9a 	bl	800af28 <memset>

	buff->size = size;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	609a      	str	r2, [r3, #8]
	buff->buff = buffdata;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	68ba      	ldr	r2, [r7, #8]
 8001ffe:	605a      	str	r2, [r3, #4]

#if RINGBUFF_USE_MAGIC
	buff->magic1 = 0xDEADBEEF;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4a05      	ldr	r2, [pc, #20]	; (8002018 <ringbuff_init+0x50>)
 8002004:	601a      	str	r2, [r3, #0]
	buff->magic2 = ~0xDEADBEEF;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	4a04      	ldr	r2, [pc, #16]	; (800201c <ringbuff_init+0x54>)
 800200a:	619a      	str	r2, [r3, #24]
#endif /* RINGBUFF_USE_MAGIC */

	return 1;
 800200c:	2301      	movs	r3, #1
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	deadbeef 	.word	0xdeadbeef
 800201c:	21524110 	.word	0x21524110

08002020 <ringbuff_set_evt_fn>:
 * \brief           Set event function callback for different buffer operations
 * \param[in]       buff: Buffer handle
 * \param[in]       evt_fn: Callback function
 */
void ringbuff_set_evt_fn(RINGBUFF_VOLATILE ringbuff_t *buff,
		ringbuff_evt_fn evt_fn) {
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
	if (BUF_IS_VALID(buff)) {
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d014      	beq.n	800205a <ringbuff_set_evt_fn+0x3a>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a0c      	ldr	r2, [pc, #48]	; (8002068 <ringbuff_set_evt_fn+0x48>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d10f      	bne.n	800205a <ringbuff_set_evt_fn+0x3a>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	699b      	ldr	r3, [r3, #24]
 800203e:	4a0b      	ldr	r2, [pc, #44]	; (800206c <ringbuff_set_evt_fn+0x4c>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d10a      	bne.n	800205a <ringbuff_set_evt_fn+0x3a>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d006      	beq.n	800205a <ringbuff_set_evt_fn+0x3a>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d002      	beq.n	800205a <ringbuff_set_evt_fn+0x3a>
		buff->evt_fn = evt_fn;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	683a      	ldr	r2, [r7, #0]
 8002058:	615a      	str	r2, [r3, #20]
	}
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	deadbeef 	.word	0xdeadbeef
 800206c:	21524110 	.word	0x21524110

08002070 <ringbuff_read>:
 * \param[in]       buff: Buffer handle
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t ringbuff_read(RINGBUFF_VOLATILE ringbuff_t *buff, void *data, size_t btr) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b088      	sub	sp, #32
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
	size_t tocopy, full;
	uint8_t *d = data;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	61fb      	str	r3, [r7, #28]

	if (!BUF_IS_VALID(buff) || data == NULL || btr == 0) {
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d017      	beq.n	80020b6 <ringbuff_read+0x46>
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a38      	ldr	r2, [pc, #224]	; (800216c <ringbuff_read+0xfc>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d112      	bne.n	80020b6 <ringbuff_read+0x46>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	699b      	ldr	r3, [r3, #24]
 8002094:	4a36      	ldr	r2, [pc, #216]	; (8002170 <ringbuff_read+0x100>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d10d      	bne.n	80020b6 <ringbuff_read+0x46>
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d009      	beq.n	80020b6 <ringbuff_read+0x46>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d005      	beq.n	80020b6 <ringbuff_read+0x46>
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d002      	beq.n	80020b6 <ringbuff_read+0x46>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <ringbuff_read+0x4a>
		return 0;
 80020b6:	2300      	movs	r3, #0
 80020b8:	e053      	b.n	8002162 <ringbuff_read+0xf2>
	}

	/* Calculate maximum number of bytes available to read */
	full = ringbuff_get_full(buff);
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f000 f8a0 	bl	8002200 <ringbuff_get_full>
 80020c0:	61b8      	str	r0, [r7, #24]
	btr = BUF_MIN(full, btr);
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	69bb      	ldr	r3, [r7, #24]
 80020c6:	4293      	cmp	r3, r2
 80020c8:	bf28      	it	cs
 80020ca:	4613      	movcs	r3, r2
 80020cc:	607b      	str	r3, [r7, #4]
	if (btr == 0) {
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <ringbuff_read+0x68>
		return 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	e044      	b.n	8002162 <ringbuff_read+0xf2>
	}

	/* Step 1: Read data from linear part of buffer */
	tocopy = BUF_MIN(buff->size - buff->r, btr);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	68db      	ldr	r3, [r3, #12]
 80020e0:	1ad3      	subs	r3, r2, r3
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	4293      	cmp	r3, r2
 80020e6:	bf28      	it	cs
 80020e8:	4613      	movcs	r3, r2
 80020ea:	617b      	str	r3, [r7, #20]
	BUF_MEMCPY(d, &buff->buff[buff->r], tocopy);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	685a      	ldr	r2, [r3, #4]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	4413      	add	r3, r2
 80020f6:	697a      	ldr	r2, [r7, #20]
 80020f8:	4619      	mov	r1, r3
 80020fa:	69f8      	ldr	r0, [r7, #28]
 80020fc:	f008 ff06 	bl	800af0c <memcpy>
	buff->r += tocopy;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	68da      	ldr	r2, [r3, #12]
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	441a      	add	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	60da      	str	r2, [r3, #12]
	btr -= tocopy;
 800210c:	687a      	ldr	r2, [r7, #4]
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	607b      	str	r3, [r7, #4]

	/* Step 2: Read data from beginning of buffer (overflow part) */
	if (btr > 0) {
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00b      	beq.n	8002132 <ringbuff_read+0xc2>
		BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 800211a:	69fa      	ldr	r2, [r7, #28]
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	18d0      	adds	r0, r2, r3
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	687a      	ldr	r2, [r7, #4]
 8002126:	4619      	mov	r1, r3
 8002128:	f008 fef0 	bl	800af0c <memcpy>
		buff->r = btr;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	687a      	ldr	r2, [r7, #4]
 8002130:	60da      	str	r2, [r3, #12]
	}

	/* Step 3: Check end of buffer */
	if (buff->r >= buff->size) {
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	68da      	ldr	r2, [r3, #12]
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	689b      	ldr	r3, [r3, #8]
 800213a:	429a      	cmp	r2, r3
 800213c:	d302      	bcc.n	8002144 <ringbuff_read+0xd4>
		buff->r = 0;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	60da      	str	r2, [r3, #12]
	}
	BUF_SEND_EVT(buff, RINGBUFF_EVT_READ, tocopy + btr);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	695b      	ldr	r3, [r3, #20]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d007      	beq.n	800215c <ringbuff_read+0xec>
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	695b      	ldr	r3, [r3, #20]
 8002150:	6979      	ldr	r1, [r7, #20]
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	440a      	add	r2, r1
 8002156:	2100      	movs	r1, #0
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	4798      	blx	r3
	return tocopy + btr;
 800215c:	697a      	ldr	r2, [r7, #20]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	4413      	add	r3, r2
}
 8002162:	4618      	mov	r0, r3
 8002164:	3720      	adds	r7, #32
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	deadbeef 	.word	0xdeadbeef
 8002170:	21524110 	.word	0x21524110

08002174 <ringbuff_get_free>:
/**
 * \brief           Get available size in buffer for write operation
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t ringbuff_get_free(RINGBUFF_VOLATILE ringbuff_t *buff) {
 8002174:	b480      	push	{r7}
 8002176:	b087      	sub	sp, #28
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	size_t size, w, r;

	if (!BUF_IS_VALID(buff)) {
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d011      	beq.n	80021a6 <ringbuff_get_free+0x32>
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a1c      	ldr	r2, [pc, #112]	; (80021f8 <ringbuff_get_free+0x84>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d10c      	bne.n	80021a6 <ringbuff_get_free+0x32>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	4a1a      	ldr	r2, [pc, #104]	; (80021fc <ringbuff_get_free+0x88>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d107      	bne.n	80021a6 <ringbuff_get_free+0x32>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d003      	beq.n	80021a6 <ringbuff_get_free+0x32>
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <ringbuff_get_free+0x36>
		return 0;
 80021a6:	2300      	movs	r3, #0
 80021a8:	e01f      	b.n	80021ea <ringbuff_get_free+0x76>
	}

	/* Use temporary values in case they are changed during operations */
	w = buff->w;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	613b      	str	r3, [r7, #16]
	r = buff->r;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	60fb      	str	r3, [r7, #12]
	if (w == r) {
 80021b6:	693a      	ldr	r2, [r7, #16]
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d103      	bne.n	80021c6 <ringbuff_get_free+0x52>
		size = buff->size;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	e00f      	b.n	80021e6 <ringbuff_get_free+0x72>
	}
	else if (r > w) {
 80021c6:	68fa      	ldr	r2, [r7, #12]
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d904      	bls.n	80021d8 <ringbuff_get_free+0x64>
		size = r - w;
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	693b      	ldr	r3, [r7, #16]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	617b      	str	r3, [r7, #20]
 80021d6:	e006      	b.n	80021e6 <ringbuff_get_free+0x72>
	}
	else {
		size = buff->size - (w - r);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	689a      	ldr	r2, [r3, #8]
 80021dc:	68f9      	ldr	r1, [r7, #12]
 80021de:	693b      	ldr	r3, [r7, #16]
 80021e0:	1acb      	subs	r3, r1, r3
 80021e2:	4413      	add	r3, r2
 80021e4:	617b      	str	r3, [r7, #20]
	}

	/* Buffer free size is always 1 less than actual size */
	return size - 1;
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	3b01      	subs	r3, #1
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	371c      	adds	r7, #28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	deadbeef 	.word	0xdeadbeef
 80021fc:	21524110 	.word	0x21524110

08002200 <ringbuff_get_full>:
/**
 * \brief           Get number of bytes currently available in buffer
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t ringbuff_get_full(RINGBUFF_VOLATILE ringbuff_t *buff) {
 8002200:	b480      	push	{r7}
 8002202:	b087      	sub	sp, #28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
	size_t w, r, size;

	if (!BUF_IS_VALID(buff)) {
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d011      	beq.n	8002232 <ringbuff_get_full+0x32>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	4a1b      	ldr	r2, [pc, #108]	; (8002280 <ringbuff_get_full+0x80>)
 8002214:	4293      	cmp	r3, r2
 8002216:	d10c      	bne.n	8002232 <ringbuff_get_full+0x32>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	699b      	ldr	r3, [r3, #24]
 800221c:	4a19      	ldr	r2, [pc, #100]	; (8002284 <ringbuff_get_full+0x84>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d107      	bne.n	8002232 <ringbuff_get_full+0x32>
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d003      	beq.n	8002232 <ringbuff_get_full+0x32>
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	2b00      	cmp	r3, #0
 8002230:	d101      	bne.n	8002236 <ringbuff_get_full+0x36>
		return 0;
 8002232:	2300      	movs	r3, #0
 8002234:	e01d      	b.n	8002272 <ringbuff_get_full+0x72>
	}

	/* Use temporary values in case they are changed during operations */
	w = buff->w;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	613b      	str	r3, [r7, #16]
	r = buff->r;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	60fb      	str	r3, [r7, #12]
	if (w == r) {
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	429a      	cmp	r2, r3
 8002248:	d102      	bne.n	8002250 <ringbuff_get_full+0x50>
		size = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	617b      	str	r3, [r7, #20]
 800224e:	e00f      	b.n	8002270 <ringbuff_get_full+0x70>
	}
	else if (w > r) {
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	429a      	cmp	r2, r3
 8002256:	d904      	bls.n	8002262 <ringbuff_get_full+0x62>
		size = w - r;
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	e006      	b.n	8002270 <ringbuff_get_full+0x70>
	}
	else {
		size = buff->size - (r - w);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	6939      	ldr	r1, [r7, #16]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	1acb      	subs	r3, r1, r3
 800226c:	4413      	add	r3, r2
 800226e:	617b      	str	r3, [r7, #20]
	}
	return size;
 8002270:	697b      	ldr	r3, [r7, #20]
}
 8002272:	4618      	mov	r0, r3
 8002274:	371c      	adds	r7, #28
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr
 800227e:	bf00      	nop
 8002280:	deadbeef 	.word	0xdeadbeef
 8002284:	21524110 	.word	0x21524110

08002288 <ringbuff_get_linear_block_read_address>:
 * \brief           Get linear address for buffer for fast read
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer start address
 */
void*
ringbuff_get_linear_block_read_address(RINGBUFF_VOLATILE ringbuff_t *buff) {
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
	if (!BUF_IS_VALID(buff)) {
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d011      	beq.n	80022ba <ringbuff_get_linear_block_read_address+0x32>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a0e      	ldr	r2, [pc, #56]	; (80022d4 <ringbuff_get_linear_block_read_address+0x4c>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d10c      	bne.n	80022ba <ringbuff_get_linear_block_read_address+0x32>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	4a0c      	ldr	r2, [pc, #48]	; (80022d8 <ringbuff_get_linear_block_read_address+0x50>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d107      	bne.n	80022ba <ringbuff_get_linear_block_read_address+0x32>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <ringbuff_get_linear_block_read_address+0x32>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <ringbuff_get_linear_block_read_address+0x36>
		return NULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e004      	b.n	80022c8 <ringbuff_get_linear_block_read_address+0x40>
	}
	return &buff->buff[buff->r];
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685a      	ldr	r2, [r3, #4]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	68db      	ldr	r3, [r3, #12]
 80022c6:	4413      	add	r3, r2
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	deadbeef 	.word	0xdeadbeef
 80022d8:	21524110 	.word	0x21524110

080022dc <ringbuff_get_linear_block_read_length>:
/**
 * \brief           Get length of linear block address before it overflows for read operation
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer size in units of bytes for read operation
 */
size_t ringbuff_get_linear_block_read_length(RINGBUFF_VOLATILE ringbuff_t *buff) {
 80022dc:	b480      	push	{r7}
 80022de:	b087      	sub	sp, #28
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
	size_t w, r, len;

	if (!BUF_IS_VALID(buff)) {
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d011      	beq.n	800230e <ringbuff_get_linear_block_read_length+0x32>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a1a      	ldr	r2, [pc, #104]	; (8002358 <ringbuff_get_linear_block_read_length+0x7c>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d10c      	bne.n	800230e <ringbuff_get_linear_block_read_length+0x32>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	699b      	ldr	r3, [r3, #24]
 80022f8:	4a18      	ldr	r2, [pc, #96]	; (800235c <ringbuff_get_linear_block_read_length+0x80>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d107      	bne.n	800230e <ringbuff_get_linear_block_read_length+0x32>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d003      	beq.n	800230e <ringbuff_get_linear_block_read_length+0x32>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	689b      	ldr	r3, [r3, #8]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d101      	bne.n	8002312 <ringbuff_get_linear_block_read_length+0x36>
		return 0;
 800230e:	2300      	movs	r3, #0
 8002310:	e01b      	b.n	800234a <ringbuff_get_linear_block_read_length+0x6e>
	}

	/* Use temporary values in case they are changed during operations */
	w = buff->w;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	691b      	ldr	r3, [r3, #16]
 8002316:	613b      	str	r3, [r7, #16]
	r = buff->r;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	60fb      	str	r3, [r7, #12]
	if (w > r) {
 800231e:	693a      	ldr	r2, [r7, #16]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	429a      	cmp	r2, r3
 8002324:	d904      	bls.n	8002330 <ringbuff_get_linear_block_read_length+0x54>
		len = w - r;
 8002326:	693a      	ldr	r2, [r7, #16]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	617b      	str	r3, [r7, #20]
 800232e:	e00b      	b.n	8002348 <ringbuff_get_linear_block_read_length+0x6c>
	}
	else if (r > w) {
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	429a      	cmp	r2, r3
 8002336:	d905      	bls.n	8002344 <ringbuff_get_linear_block_read_length+0x68>
		len = buff->size - r;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	617b      	str	r3, [r7, #20]
 8002342:	e001      	b.n	8002348 <ringbuff_get_linear_block_read_length+0x6c>
	}
	else {
		len = 0;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
	}
	return len;
 8002348:	697b      	ldr	r3, [r7, #20]
}
 800234a:	4618      	mov	r0, r3
 800234c:	371c      	adds	r7, #28
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	deadbeef 	.word	0xdeadbeef
 800235c:	21524110 	.word	0x21524110

08002360 <ringbuff_skip>:
 * \note            Useful at the end of streaming transfer such as DMA
 * \param[in]       buff: Buffer handle
 * \param[in]       len: Number of bytes to skip and mark as read
 * \return          Number of bytes skipped
 */
size_t ringbuff_skip(RINGBUFF_VOLATILE ringbuff_t *buff, size_t len) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b084      	sub	sp, #16
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	6039      	str	r1, [r7, #0]
	size_t full;

	if (!BUF_IS_VALID(buff) || len == 0) {
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2b00      	cmp	r3, #0
 800236e:	d014      	beq.n	800239a <ringbuff_skip+0x3a>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4a20      	ldr	r2, [pc, #128]	; (80023f8 <ringbuff_skip+0x98>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d10f      	bne.n	800239a <ringbuff_skip+0x3a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	4a1f      	ldr	r2, [pc, #124]	; (80023fc <ringbuff_skip+0x9c>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d10a      	bne.n	800239a <ringbuff_skip+0x3a>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d006      	beq.n	800239a <ringbuff_skip+0x3a>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d002      	beq.n	800239a <ringbuff_skip+0x3a>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d101      	bne.n	800239e <ringbuff_skip+0x3e>
		return 0;
 800239a:	2300      	movs	r3, #0
 800239c:	e027      	b.n	80023ee <ringbuff_skip+0x8e>
	}

	full = ringbuff_get_full(buff); /* Get buffer used length */
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff ff2e 	bl	8002200 <ringbuff_get_full>
 80023a4:	60f8      	str	r0, [r7, #12]
	len = BUF_MIN(len, full); /* Calculate max skip */
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	4293      	cmp	r3, r2
 80023ac:	bf28      	it	cs
 80023ae:	4613      	movcs	r3, r2
 80023b0:	603b      	str	r3, [r7, #0]
	buff->r += len; /* Advance read pointer */
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	68da      	ldr	r2, [r3, #12]
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	441a      	add	r2, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	60da      	str	r2, [r3, #12]
	if (buff->r >= buff->size) { /* Subtract possible overflow */
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
 80023c6:	429a      	cmp	r2, r3
 80023c8:	d306      	bcc.n	80023d8 <ringbuff_skip+0x78>
		buff->r -= buff->size;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	68da      	ldr	r2, [r3, #12]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	689b      	ldr	r3, [r3, #8]
 80023d2:	1ad2      	subs	r2, r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	60da      	str	r2, [r3, #12]
	}
	BUF_SEND_EVT(buff, RINGBUFF_EVT_READ, len);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	695b      	ldr	r3, [r3, #20]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <ringbuff_skip+0x8c>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	695b      	ldr	r3, [r3, #20]
 80023e4:	683a      	ldr	r2, [r7, #0]
 80023e6:	2100      	movs	r1, #0
 80023e8:	6878      	ldr	r0, [r7, #4]
 80023ea:	4798      	blx	r3
	return len;
 80023ec:	683b      	ldr	r3, [r7, #0]
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	deadbeef 	.word	0xdeadbeef
 80023fc:	21524110 	.word	0x21524110

08002400 <ringbuff_advance>:
 *                      of bytes written to buffer by hardware
 * \param[in]       buff: Buffer handle
 * \param[in]       len: Number of bytes to advance
 * \return          Number of bytes advanced for write operation
 */
size_t ringbuff_advance(RINGBUFF_VOLATILE ringbuff_t *buff, size_t len) {
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
	size_t free;

	if (!BUF_IS_VALID(buff) || len == 0) {
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d014      	beq.n	800243a <ringbuff_advance+0x3a>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a20      	ldr	r2, [pc, #128]	; (8002498 <ringbuff_advance+0x98>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d10f      	bne.n	800243a <ringbuff_advance+0x3a>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	699b      	ldr	r3, [r3, #24]
 800241e:	4a1f      	ldr	r2, [pc, #124]	; (800249c <ringbuff_advance+0x9c>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d10a      	bne.n	800243a <ringbuff_advance+0x3a>
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d006      	beq.n	800243a <ringbuff_advance+0x3a>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d002      	beq.n	800243a <ringbuff_advance+0x3a>
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	2b00      	cmp	r3, #0
 8002438:	d101      	bne.n	800243e <ringbuff_advance+0x3e>
		return 0;
 800243a:	2300      	movs	r3, #0
 800243c:	e027      	b.n	800248e <ringbuff_advance+0x8e>
	}

	free = ringbuff_get_free(buff); /* Get buffer free length */
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff fe98 	bl	8002174 <ringbuff_get_free>
 8002444:	60f8      	str	r0, [r7, #12]
	len = BUF_MIN(len, free); /* Calculate max advance */
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	4293      	cmp	r3, r2
 800244c:	bf28      	it	cs
 800244e:	4613      	movcs	r3, r2
 8002450:	603b      	str	r3, [r7, #0]
	buff->w += len; /* Advance write pointer */
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	691a      	ldr	r2, [r3, #16]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	441a      	add	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	611a      	str	r2, [r3, #16]
	if (buff->w >= buff->size) { /* Subtract possible overflow */
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691a      	ldr	r2, [r3, #16]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	689b      	ldr	r3, [r3, #8]
 8002466:	429a      	cmp	r2, r3
 8002468:	d306      	bcc.n	8002478 <ringbuff_advance+0x78>
		buff->w -= buff->size;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691a      	ldr	r2, [r3, #16]
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	1ad2      	subs	r2, r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	611a      	str	r2, [r3, #16]
	}
	BUF_SEND_EVT(buff, RINGBUFF_EVT_WRITE, len);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	695b      	ldr	r3, [r3, #20]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <ringbuff_advance+0x8c>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	695b      	ldr	r3, [r3, #20]
 8002484:	683a      	ldr	r2, [r7, #0]
 8002486:	2101      	movs	r1, #1
 8002488:	6878      	ldr	r0, [r7, #4]
 800248a:	4798      	blx	r3
	return len;
 800248c:	683b      	ldr	r3, [r7, #0]
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	deadbeef 	.word	0xdeadbeef
 800249c:	21524110 	.word	0x21524110

080024a0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80024a4:	4b0f      	ldr	r3, [pc, #60]	; (80024e4 <MX_RTC_Init+0x44>)
 80024a6:	4a10      	ldr	r2, [pc, #64]	; (80024e8 <MX_RTC_Init+0x48>)
 80024a8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80024aa:	4b0e      	ldr	r3, [pc, #56]	; (80024e4 <MX_RTC_Init+0x44>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80024b0:	4b0c      	ldr	r3, [pc, #48]	; (80024e4 <MX_RTC_Init+0x44>)
 80024b2:	227f      	movs	r2, #127	; 0x7f
 80024b4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80024b6:	4b0b      	ldr	r3, [pc, #44]	; (80024e4 <MX_RTC_Init+0x44>)
 80024b8:	22ff      	movs	r2, #255	; 0xff
 80024ba:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80024bc:	4b09      	ldr	r3, [pc, #36]	; (80024e4 <MX_RTC_Init+0x44>)
 80024be:	2200      	movs	r2, #0
 80024c0:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80024c2:	4b08      	ldr	r3, [pc, #32]	; (80024e4 <MX_RTC_Init+0x44>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80024c8:	4b06      	ldr	r3, [pc, #24]	; (80024e4 <MX_RTC_Init+0x44>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	621a      	str	r2, [r3, #32]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80024ce:	4805      	ldr	r0, [pc, #20]	; (80024e4 <MX_RTC_Init+0x44>)
 80024d0:	f004 fb9c 	bl	8006c0c <HAL_RTC_Init>
 80024d4:	4603      	mov	r3, r0
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d001      	beq.n	80024de <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80024da:	f7ff fb39 	bl	8001b50 <Error_Handler>
  }

}
 80024de:	bf00      	nop
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000390 	.word	0x20000390
 80024e8:	40002800 	.word	0x40002800

080024ec <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a08      	ldr	r2, [pc, #32]	; (800251c <HAL_RTC_MspInit+0x30>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d107      	bne.n	800250e <HAL_RTC_MspInit+0x22>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024fe:	4b08      	ldr	r3, [pc, #32]	; (8002520 <HAL_RTC_MspInit+0x34>)
 8002500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002504:	4a06      	ldr	r2, [pc, #24]	; (8002520 <HAL_RTC_MspInit+0x34>)
 8002506:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800250a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
 800251a:	bf00      	nop
 800251c:	40002800 	.word	0x40002800
 8002520:	40021000 	.word	0x40021000

08002524 <init_Digit>:
#define LEDH 120
#define LEDS 143
#define LEDL 120

// Initialize a single digit structure on the clock
void init_Digit(Digit *D, LightStrip *LS, uint8_t *chan_arr, I2C_HandleTypeDef *i2c, uint8_t dig_pos){
 8002524:	b480      	push	{r7}
 8002526:	b087      	sub	sp, #28
 8002528:	af00      	add	r7, sp, #0
 800252a:	60f8      	str	r0, [r7, #12]
 800252c:	60b9      	str	r1, [r7, #8]
 800252e:	607a      	str	r2, [r7, #4]
 8002530:	603b      	str	r3, [r7, #0]
	D->LS = LS;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	68ba      	ldr	r2, [r7, #8]
 8002536:	601a      	str	r2, [r3, #0]
	D->chan_array = chan_arr;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	641a      	str	r2, [r3, #64]	; 0x40
	D->dig_pos = dig_pos;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002544:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	D->pca9685_i2c = i2c;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	683a      	ldr	r2, [r7, #0]
 800254c:	651a      	str	r2, [r3, #80]	; 0x50
	for(int i = 0; i < 7;i++){
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	e008      	b.n	8002566 <init_Digit+0x42>
		D->set_array[i] = 0;
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	4413      	add	r3, r2
 800255a:	3344      	adds	r3, #68	; 0x44
 800255c:	2200      	movs	r2, #0
 800255e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 7;i++){
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	3301      	adds	r3, #1
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2b06      	cmp	r3, #6
 800256a:	ddf3      	ble.n	8002554 <init_Digit+0x30>
	}
}
 800256c:	bf00      	nop
 800256e:	bf00      	nop
 8002570:	371c      	adds	r7, #28
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr
	...

0800257c <parse_ones>:

uint8_t parse_ones(uint8_t val){
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	71fb      	strb	r3, [r7, #7]
	return val%10;
 8002586:	79fa      	ldrb	r2, [r7, #7]
 8002588:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <parse_ones+0x2c>)
 800258a:	fba3 1302 	umull	r1, r3, r3, r2
 800258e:	08d9      	lsrs	r1, r3, #3
 8002590:	460b      	mov	r3, r1
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	440b      	add	r3, r1
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	b2db      	uxtb	r3, r3
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	cccccccd 	.word	0xcccccccd

080025ac <parse_tens>:

uint8_t parse_tens(uint8_t val){
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	71fb      	strb	r3, [r7, #7]
	return (val/10);
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	4a05      	ldr	r2, [pc, #20]	; (80025d0 <parse_tens+0x24>)
 80025ba:	fba2 2303 	umull	r2, r3, r2, r3
 80025be:	08db      	lsrs	r3, r3, #3
 80025c0:	b2db      	uxtb	r3, r3
}
 80025c2:	4618      	mov	r0, r3
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	cccccccd 	.word	0xcccccccd

080025d4 <update_Digits>:

//Update all Digits from the Clock values
void update_Digits(Digit *h1,Digit *h2,Digit *m1,Digit *m2, sgTime *Time){
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
 80025e0:	603b      	str	r3, [r7, #0]
	get_time(Time);
 80025e2:	69b8      	ldr	r0, [r7, #24]
 80025e4:	f7fe fd74 	bl	80010d0 <get_time>
	h1->value = parse_tens(Time->gTime.Hours);
 80025e8:	69bb      	ldr	r3, [r7, #24]
 80025ea:	7f1b      	ldrb	r3, [r3, #28]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7ff ffdd 	bl	80025ac <parse_tens>
 80025f2:	4603      	mov	r3, r0
 80025f4:	461a      	mov	r2, r3
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	get_SetArray(h1);
 80025fc:	68f8      	ldr	r0, [r7, #12]
 80025fe:	f000 f93b 	bl	8002878 <get_SetArray>
	h2->value = parse_ones(Time->gTime.Hours);
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	7f1b      	ldrb	r3, [r3, #28]
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff ffb8 	bl	800257c <parse_ones>
 800260c:	4603      	mov	r3, r0
 800260e:	461a      	mov	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	get_SetArray(h2);
 8002616:	68b8      	ldr	r0, [r7, #8]
 8002618:	f000 f92e 	bl	8002878 <get_SetArray>
	m1->value = parse_tens(Time->gTime.Minutes);
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	7f5b      	ldrb	r3, [r3, #29]
 8002620:	4618      	mov	r0, r3
 8002622:	f7ff ffc3 	bl	80025ac <parse_tens>
 8002626:	4603      	mov	r3, r0
 8002628:	461a      	mov	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	get_SetArray(m1);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 f921 	bl	8002878 <get_SetArray>
	m2->value = parse_ones(Time->gTime.Minutes);
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	7f5b      	ldrb	r3, [r3, #29]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff ff9e 	bl	800257c <parse_ones>
 8002640:	4603      	mov	r3, r0
 8002642:	461a      	mov	r2, r3
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	get_SetArray(m2);
 800264a:	6838      	ldr	r0, [r7, #0]
 800264c:	f000 f914 	bl	8002878 <get_SetArray>
}
 8002650:	bf00      	nop
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <transform_Digit>:

// Physically change the servos and LEDS on the Clock
void transform_Digit(Digit *D){
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
	get_SetArray(D);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f000 f909 	bl	8002878 <get_SetArray>
	get_SetLSArray(D);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f000 f85e 	bl	8002728 <get_SetLSArray>
	set_Digit_servo(D);
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f000 f92b 	bl	80028c8 <set_Digit_servo>
	display_LEDValue(D, LEDH, LEDS, LEDL);
 8002672:	2378      	movs	r3, #120	; 0x78
 8002674:	228f      	movs	r2, #143	; 0x8f
 8002676:	2178      	movs	r1, #120	; 0x78
 8002678:	6878      	ldr	r0, [r7, #4]
 800267a:	f000 f8b1 	bl	80027e0 <display_LEDValue>
	HAL_Delay(10);
 800267e:	200a      	movs	r0, #10
 8002680:	f001 fe48 	bl	8004314 <HAL_Delay>
}
 8002684:	bf00      	nop
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}

0800268c <render_Digits>:

// Basically sued to update the physical Clock
void render_Digits(Digit *h1,Digit *h2,Digit *m1,Digit *m2){
 800268c:	b580      	push	{r7, lr}
 800268e:	b084      	sub	sp, #16
 8002690:	af00      	add	r7, sp, #0
 8002692:	60f8      	str	r0, [r7, #12]
 8002694:	60b9      	str	r1, [r7, #8]
 8002696:	607a      	str	r2, [r7, #4]
 8002698:	603b      	str	r3, [r7, #0]
	transform_Digit(h1);
 800269a:	68f8      	ldr	r0, [r7, #12]
 800269c:	f7ff ffdc 	bl	8002658 <transform_Digit>
	transform_Digit(h2);
 80026a0:	68b8      	ldr	r0, [r7, #8]
 80026a2:	f7ff ffd9 	bl	8002658 <transform_Digit>
	transform_Digit(m1);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7ff ffd6 	bl	8002658 <transform_Digit>
	transform_Digit(m2);
 80026ac:	6838      	ldr	r0, [r7, #0]
 80026ae:	f7ff ffd3 	bl	8002658 <transform_Digit>
}
 80026b2:	bf00      	nop
 80026b4:	3710      	adds	r7, #16
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bd80      	pop	{r7, pc}

080026ba <render_sep>:

// Setup the separator color
void render_sep(LightStrip *LS, uint8_t h, uint8_t s, uint8_t l){
 80026ba:	b580      	push	{r7, lr}
 80026bc:	b086      	sub	sp, #24
 80026be:	af02      	add	r7, sp, #8
 80026c0:	6078      	str	r0, [r7, #4]
 80026c2:	4608      	mov	r0, r1
 80026c4:	4611      	mov	r1, r2
 80026c6:	461a      	mov	r2, r3
 80026c8:	4603      	mov	r3, r0
 80026ca:	70fb      	strb	r3, [r7, #3]
 80026cc:	460b      	mov	r3, r1
 80026ce:	70bb      	strb	r3, [r7, #2]
 80026d0:	4613      	mov	r3, r2
 80026d2:	707b      	strb	r3, [r7, #1]
	uint32_t rgb_color = hsl_to_rgb(h, s, l);
 80026d4:	787a      	ldrb	r2, [r7, #1]
 80026d6:	78b9      	ldrb	r1, [r7, #2]
 80026d8:	78fb      	ldrb	r3, [r7, #3]
 80026da:	4618      	mov	r0, r3
 80026dc:	f001 fcba 	bl	8004054 <hsl_to_rgb>
 80026e0:	60b8      	str	r0, [r7, #8]
	for(int i = 0; i<LS->count;i++){
 80026e2:	2300      	movs	r3, #0
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	e011      	b.n	800270c <render_sep+0x52>
		set_RGB(LS,i, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	b2d9      	uxtb	r1, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	0c1b      	lsrs	r3, r3, #16
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	0a1b      	lsrs	r3, r3, #8
 80026f6:	b2d8      	uxtb	r0, r3
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	4603      	mov	r3, r0
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f001 fa69 	bl	8003bd8 <set_RGB>
	for(int i = 0; i<LS->count;i++){
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	3301      	adds	r3, #1
 800270a:	60fb      	str	r3, [r7, #12]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	4293      	cmp	r3, r2
 8002716:	dbe7      	blt.n	80026e8 <render_sep+0x2e>
	}
	write_RGB(LS);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f001 fa8b 	bl	8003c34 <write_RGB>
}
 800271e:	bf00      	nop
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
	...

08002728 <get_SetLSArray>:

// For the Digit LEDS select the LED segments that need to be set to display the number.
void get_SetLSArray(Digit *D){
 8002728:	b480      	push	{r7}
 800272a:	b089      	sub	sp, #36	; 0x24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
	 * 			|__3/5__|
	 * 			|		|
	 * 			6		8
	 * 			|___7___|
	 */
	uint8_t count = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	77fb      	strb	r3, [r7, #31]
	uint8_t iters[8] = {4,5,4,5,4,5,4,5};
 8002734:	4a28      	ldr	r2, [pc, #160]	; (80027d8 <get_SetLSArray+0xb0>)
 8002736:	f107 0308 	add.w	r3, r7, #8
 800273a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800273e:	e883 0003 	stmia.w	r3, {r0, r1}
			{1,1,0,0,0,1,1,0},//C
			{0,0,1,1,1,1,1,1},//d
			{1,1,1,0,1,1,1,0},//E
			{1,1,1,0,1,1,0,0},//F
	};
	for(int i = 0; i < 8; i++){
 8002742:	2300      	movs	r3, #0
 8002744:	61bb      	str	r3, [r7, #24]
 8002746:	e03c      	b.n	80027c2 <get_SetLSArray+0x9a>
		if(LUT[D->value][i] == 1){
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800274e:	4a23      	ldr	r2, [pc, #140]	; (80027dc <get_SetLSArray+0xb4>)
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	441a      	add	r2, r3
 8002754:	69bb      	ldr	r3, [r7, #24]
 8002756:	4413      	add	r3, r2
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d117      	bne.n	800278e <get_SetLSArray+0x66>
			for(int j = 0; j < iters[i];j++){
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
 8002762:	e00a      	b.n	800277a <get_SetLSArray+0x52>
				D->light_digit[count] = 1;
 8002764:	7ffb      	ldrb	r3, [r7, #31]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	2201      	movs	r2, #1
 800276c:	711a      	strb	r2, [r3, #4]
				count++;
 800276e:	7ffb      	ldrb	r3, [r7, #31]
 8002770:	3301      	adds	r3, #1
 8002772:	77fb      	strb	r3, [r7, #31]
			for(int j = 0; j < iters[i];j++){
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	3301      	adds	r3, #1
 8002778:	617b      	str	r3, [r7, #20]
 800277a:	f107 0208 	add.w	r2, r7, #8
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	4413      	add	r3, r2
 8002782:	781b      	ldrb	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	4293      	cmp	r3, r2
 800278a:	dbeb      	blt.n	8002764 <get_SetLSArray+0x3c>
 800278c:	e016      	b.n	80027bc <get_SetLSArray+0x94>
			}
		}
		else{
			for(int j = 0; j < iters[i];j++){
 800278e:	2300      	movs	r3, #0
 8002790:	613b      	str	r3, [r7, #16]
 8002792:	e00a      	b.n	80027aa <get_SetLSArray+0x82>
				D->light_digit[count] = 0;
 8002794:	7ffb      	ldrb	r3, [r7, #31]
 8002796:	687a      	ldr	r2, [r7, #4]
 8002798:	4413      	add	r3, r2
 800279a:	2200      	movs	r2, #0
 800279c:	711a      	strb	r2, [r3, #4]
				count++;
 800279e:	7ffb      	ldrb	r3, [r7, #31]
 80027a0:	3301      	adds	r3, #1
 80027a2:	77fb      	strb	r3, [r7, #31]
			for(int j = 0; j < iters[i];j++){
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	3301      	adds	r3, #1
 80027a8:	613b      	str	r3, [r7, #16]
 80027aa:	f107 0208 	add.w	r2, r7, #8
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	4413      	add	r3, r2
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	461a      	mov	r2, r3
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	4293      	cmp	r3, r2
 80027ba:	dbeb      	blt.n	8002794 <get_SetLSArray+0x6c>
	for(int i = 0; i < 8; i++){
 80027bc:	69bb      	ldr	r3, [r7, #24]
 80027be:	3301      	adds	r3, #1
 80027c0:	61bb      	str	r3, [r7, #24]
 80027c2:	69bb      	ldr	r3, [r7, #24]
 80027c4:	2b07      	cmp	r3, #7
 80027c6:	ddbf      	ble.n	8002748 <get_SetLSArray+0x20>
			}
		}
	}
}
 80027c8:	bf00      	nop
 80027ca:	bf00      	nop
 80027cc:	3724      	adds	r7, #36	; 0x24
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	0800b8c4 	.word	0x0800b8c4
 80027dc:	0800b8dc 	.word	0x0800b8dc

080027e0 <display_LEDValue>:

// Once the LED Digit value has been captured, change the LEDS
void display_LEDValue(Digit *D,uint8_t h, uint8_t s, uint8_t l){
 80027e0:	b590      	push	{r4, r7, lr}
 80027e2:	b087      	sub	sp, #28
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	4608      	mov	r0, r1
 80027ea:	4611      	mov	r1, r2
 80027ec:	461a      	mov	r2, r3
 80027ee:	4603      	mov	r3, r0
 80027f0:	70fb      	strb	r3, [r7, #3]
 80027f2:	460b      	mov	r3, r1
 80027f4:	70bb      	strb	r3, [r7, #2]
 80027f6:	4613      	mov	r3, r2
 80027f8:	707b      	strb	r3, [r7, #1]
	uint32_t rgb_color = hsl_to_rgb(h, s, l);
 80027fa:	787a      	ldrb	r2, [r7, #1]
 80027fc:	78b9      	ldrb	r1, [r7, #2]
 80027fe:	78fb      	ldrb	r3, [r7, #3]
 8002800:	4618      	mov	r0, r3
 8002802:	f001 fc27 	bl	8004054 <hsl_to_rgb>
 8002806:	60b8      	str	r0, [r7, #8]
	for(int i = 0; i<D->LS->count;i++){
 8002808:	2300      	movs	r3, #0
 800280a:	60fb      	str	r3, [r7, #12]
 800280c:	e024      	b.n	8002858 <display_LEDValue+0x78>
		if(D->light_digit[i]==1){
 800280e:	687a      	ldr	r2, [r7, #4]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	4413      	add	r3, r2
 8002814:	3304      	adds	r3, #4
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d110      	bne.n	800283e <display_LEDValue+0x5e>
			set_RGB(D->LS,i, (rgb_color >> 16) & 0xFF, (rgb_color >> 8) & 0xFF, rgb_color & 0xFF);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6818      	ldr	r0, [r3, #0]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	b2d9      	uxtb	r1, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	0c1b      	lsrs	r3, r3, #16
 8002828:	b2da      	uxtb	r2, r3
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	0a1b      	lsrs	r3, r3, #8
 800282e:	b2dc      	uxtb	r4, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	b2db      	uxtb	r3, r3
 8002834:	9300      	str	r3, [sp, #0]
 8002836:	4623      	mov	r3, r4
 8002838:	f001 f9ce 	bl	8003bd8 <set_RGB>
 800283c:	e009      	b.n	8002852 <display_LEDValue+0x72>
		}
		else{
			set_RGB(D->LS,i, 0,0,0);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6818      	ldr	r0, [r3, #0]
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	b2d9      	uxtb	r1, r3
 8002846:	2300      	movs	r3, #0
 8002848:	9300      	str	r3, [sp, #0]
 800284a:	2300      	movs	r3, #0
 800284c:	2200      	movs	r2, #0
 800284e:	f001 f9c3 	bl	8003bd8 <set_RGB>
	for(int i = 0; i<D->LS->count;i++){
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	3301      	adds	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4293      	cmp	r3, r2
 8002864:	dbd3      	blt.n	800280e <display_LEDValue+0x2e>
		}
	}
	write_RGB(D->LS);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4618      	mov	r0, r3
 800286c:	f001 f9e2 	bl	8003c34 <write_RGB>
}
 8002870:	bf00      	nop
 8002872:	3714      	adds	r7, #20
 8002874:	46bd      	mov	sp, r7
 8002876:	bd90      	pop	{r4, r7, pc}

08002878 <get_SetArray>:

// Like the LED array but this is for the Servos that need to be set to display the digit.
void get_SetArray(Digit *D){
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
			{1,0,0,1,1,1,0},//C
			{0,1,1,1,1,0,1},//d
			{1,0,0,1,1,1,1},//E
			{1,0,0,0,1,1,1},//F
	};
	for(int i = 0;i<7;i++){
 8002880:	2300      	movs	r3, #0
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	e014      	b.n	80028b0 <get_SetArray+0x38>
		D->set_array[i] = LUT[D->value][i];
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 800288c:	4619      	mov	r1, r3
 800288e:	4a0d      	ldr	r2, [pc, #52]	; (80028c4 <get_SetArray+0x4c>)
 8002890:	460b      	mov	r3, r1
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	1a5b      	subs	r3, r3, r1
 8002896:	441a      	add	r2, r3
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	4413      	add	r3, r2
 800289c:	7819      	ldrb	r1, [r3, #0]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	4413      	add	r3, r2
 80028a4:	3344      	adds	r3, #68	; 0x44
 80028a6:	460a      	mov	r2, r1
 80028a8:	701a      	strb	r2, [r3, #0]
	for(int i = 0;i<7;i++){
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	3301      	adds	r3, #1
 80028ae:	60fb      	str	r3, [r7, #12]
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2b06      	cmp	r3, #6
 80028b4:	dde7      	ble.n	8002886 <get_SetArray+0xe>
	}
}
 80028b6:	bf00      	nop
 80028b8:	bf00      	nop
 80028ba:	3714      	adds	r7, #20
 80028bc:	46bd      	mov	sp, r7
 80028be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c2:	4770      	bx	lr
 80028c4:	0800b95c 	.word	0x0800b95c

080028c8 <set_Digit_servo>:
	D->value = val;
	get_SetArray(D);
}

//Render the digit by moving the servos
void set_Digit_servo(Digit *D){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 7; i++){
 80028d0:	2300      	movs	r3, #0
 80028d2:	60fb      	str	r3, [r7, #12]
 80028d4:	e028      	b.n	8002928 <set_Digit_servo+0x60>
		if(D->set_array[i] != 0){
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4413      	add	r3, r2
 80028dc:	3344      	adds	r3, #68	; 0x44
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d00f      	beq.n	8002904 <set_Digit_servo+0x3c>
			PCA9685_SetServoAngle (D->pca9685_i2c, D->chan_array[i],DOWN);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	4413      	add	r3, r2
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8002938 <set_Digit_servo+0x70>
 80028f6:	4619      	mov	r1, r3
 80028f8:	f7ff faf6 	bl	8001ee8 <PCA9685_SetServoAngle>
			delay_us(SERVO_DEL);
 80028fc:	2064      	movs	r0, #100	; 0x64
 80028fe:	f001 f911 	bl	8003b24 <delay_us>
 8002902:	e00e      	b.n	8002922 <set_Digit_servo+0x5a>
		}
		else{
			PCA9685_SetServoAngle (D->pca9685_i2c, D->chan_array[i],UP);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	4413      	add	r3, r2
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800293c <set_Digit_servo+0x74>
 8002916:	4619      	mov	r1, r3
 8002918:	f7ff fae6 	bl	8001ee8 <PCA9685_SetServoAngle>
			delay_us(SERVO_DEL);
 800291c:	2064      	movs	r0, #100	; 0x64
 800291e:	f001 f901 	bl	8003b24 <delay_us>
	for(int i = 0; i < 7; i++){
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	3301      	adds	r3, #1
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	2b06      	cmp	r3, #6
 800292c:	ddd3      	ble.n	80028d6 <set_Digit_servo+0xe>
		}
	}
}
 800292e:	bf00      	nop
 8002930:	bf00      	nop
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	42200000 	.word	0x42200000
 800293c:	428c0000 	.word	0x428c0000

08002940 <all_Digit_servo>:

//Set all Servos in a Digit to a specific angle
void all_Digit_servo(Digit *D, uint8_t angle){
 8002940:	b580      	push	{r7, lr}
 8002942:	b084      	sub	sp, #16
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
 8002948:	460b      	mov	r3, r1
 800294a:	70fb      	strb	r3, [r7, #3]
	for(int i = 0; i < 7; i++){
 800294c:	2300      	movs	r3, #0
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	e016      	b.n	8002980 <all_Digit_servo+0x40>
		PCA9685_SetServoAngle (D->pca9685_i2c, D->chan_array[i],angle);
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	4413      	add	r3, r2
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	78fa      	ldrb	r2, [r7, #3]
 8002962:	ee07 2a90 	vmov	s15, r2
 8002966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800296a:	eeb0 0a67 	vmov.f32	s0, s15
 800296e:	4619      	mov	r1, r3
 8002970:	f7ff faba 	bl	8001ee8 <PCA9685_SetServoAngle>
		delay_us(SERVO_DEL);
 8002974:	2064      	movs	r0, #100	; 0x64
 8002976:	f001 f8d5 	bl	8003b24 <delay_us>
	for(int i = 0; i < 7; i++){
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	3301      	adds	r3, #1
 800297e:	60fb      	str	r3, [r7, #12]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2b06      	cmp	r3, #6
 8002984:	dde5      	ble.n	8002952 <all_Digit_servo+0x12>
	}
}
 8002986:	bf00      	nop
 8002988:	bf00      	nop
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <set_Digit_servo_angle>:

// This is used specifically for servo calibration
void set_Digit_servo_angle(Digit *D, uint16_t ang){
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
 8002998:	460b      	mov	r3, r1
 800299a:	807b      	strh	r3, [r7, #2]
	for(int i = 0; i < 7; i++){
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	e017      	b.n	80029d2 <set_Digit_servo_angle+0x42>
		if(D->set_array[i] != 0){
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4413      	add	r3, r2
 80029a8:	3344      	adds	r3, #68	; 0x44
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00d      	beq.n	80029cc <set_Digit_servo_angle+0x3c>
			PCA9685_SetPin(D->pca9685_i2c, D->chan_array[i], ang, 0);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4413      	add	r3, r2
 80029bc:	7819      	ldrb	r1, [r3, #0]
 80029be:	887a      	ldrh	r2, [r7, #2]
 80029c0:	2300      	movs	r3, #0
 80029c2:	f7ff fa2d 	bl	8001e20 <PCA9685_SetPin>
			delay_us(SERVO_DEL);
 80029c6:	2064      	movs	r0, #100	; 0x64
 80029c8:	f001 f8ac 	bl	8003b24 <delay_us>
	for(int i = 0; i < 7; i++){
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	3301      	adds	r3, #1
 80029d0:	60fb      	str	r3, [r7, #12]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2b06      	cmp	r3, #6
 80029d6:	dde4      	ble.n	80029a2 <set_Digit_servo_angle+0x12>
		}
	}
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3710      	adds	r7, #16
 80029de:	46bd      	mov	sp, r7
 80029e0:	bd80      	pop	{r7, pc}
	...

080029e4 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80029e8:	4b05      	ldr	r3, [pc, #20]	; (8002a00 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80029ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029f2:	6093      	str	r3, [r2, #8]
}
 80029f4:	bf00      	nop
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	40007000 	.word	0x40007000

08002a04 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a0a:	4b0f      	ldr	r3, [pc, #60]	; (8002a48 <HAL_MspInit+0x44>)
 8002a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a0e:	4a0e      	ldr	r2, [pc, #56]	; (8002a48 <HAL_MspInit+0x44>)
 8002a10:	f043 0301 	orr.w	r3, r3, #1
 8002a14:	6613      	str	r3, [r2, #96]	; 0x60
 8002a16:	4b0c      	ldr	r3, [pc, #48]	; (8002a48 <HAL_MspInit+0x44>)
 8002a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	607b      	str	r3, [r7, #4]
 8002a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a22:	4b09      	ldr	r3, [pc, #36]	; (8002a48 <HAL_MspInit+0x44>)
 8002a24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a26:	4a08      	ldr	r2, [pc, #32]	; (8002a48 <HAL_MspInit+0x44>)
 8002a28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a2c:	6593      	str	r3, [r2, #88]	; 0x58
 8002a2e:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <HAL_MspInit+0x44>)
 8002a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a36:	603b      	str	r3, [r7, #0]
 8002a38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8002a3a:	f7ff ffd3 	bl	80029e4 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a3e:	bf00      	nop
 8002a40:	3708      	adds	r7, #8
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40021000 	.word	0x40021000

08002a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002a50:	bf00      	nop
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a5e:	e7fe      	b.n	8002a5e <HardFault_Handler+0x4>

08002a60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a64:	e7fe      	b.n	8002a64 <MemManage_Handler+0x4>

08002a66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a66:	b480      	push	{r7}
 8002a68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a6a:	e7fe      	b.n	8002a6a <BusFault_Handler+0x4>

08002a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a70:	e7fe      	b.n	8002a70 <UsageFault_Handler+0x4>

08002a72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a72:	b480      	push	{r7}
 8002a74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a76:	bf00      	nop
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7e:	4770      	bx	lr

08002a80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a84:	bf00      	nop
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr

08002a8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a92:	bf00      	nop
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002aa0:	f001 fc1a 	bl	80042d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aa4:	bf00      	nop
 8002aa6:	bd80      	pop	{r7, pc}

08002aa8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8002aac:	4802      	ldr	r0, [pc, #8]	; (8002ab8 <DMA1_Channel1_IRQHandler+0x10>)
 8002aae:	f001 feed 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20000510 	.word	0x20000510

08002abc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8002ac0:	4802      	ldr	r0, [pc, #8]	; (8002acc <DMA1_Channel2_IRQHandler+0x10>)
 8002ac2:	f001 fee3 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20000570 	.word	0x20000570

08002ad0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8002ad4:	4802      	ldr	r0, [pc, #8]	; (8002ae0 <DMA1_Channel3_IRQHandler+0x10>)
 8002ad6:	f001 fed9 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000464 	.word	0x20000464

08002ae4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch2);
 8002ae8:	4802      	ldr	r0, [pc, #8]	; (8002af4 <DMA1_Channel4_IRQHandler+0x10>)
 8002aea:	f001 fecf 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002aee:	bf00      	nop
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	200003b8 	.word	0x200003b8

08002af8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch1);
 8002afc:	4802      	ldr	r0, [pc, #8]	; (8002b08 <DMA1_Channel5_IRQHandler+0x10>)
 8002afe:	f001 fec5 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002b02:	bf00      	nop
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	20000668 	.word	0x20000668

08002b0c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002b10:	4802      	ldr	r0, [pc, #8]	; (8002b1c <DMA1_Channel6_IRQHandler+0x10>)
 8002b12:	f001 febb 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002b16:	bf00      	nop
 8002b18:	bd80      	pop	{r7, pc}
 8002b1a:	bf00      	nop
 8002b1c:	200006c8 	.word	0x200006c8

08002b20 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8002b24:	4802      	ldr	r0, [pc, #8]	; (8002b30 <DMA1_Channel7_IRQHandler+0x10>)
 8002b26:	f001 feb1 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002b2a:	bf00      	nop
 8002b2c:	bd80      	pop	{r7, pc}
 8002b2e:	bf00      	nop
 8002b30:	20000814 	.word	0x20000814

08002b34 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002b38:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002b3c:	f002 f9aa 	bl	8004e94 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002b40:	bf00      	nop
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002b48:	4809      	ldr	r0, [pc, #36]	; (8002b70 <UART4_IRQHandler+0x2c>)
 8002b4a:	f006 facd 	bl	80090e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */
	if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 8002b4e:	4b08      	ldr	r3, [pc, #32]	; (8002b70 <UART4_IRQHandler+0x2c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	69db      	ldr	r3, [r3, #28]
 8002b54:	f003 0310 	and.w	r3, r3, #16
 8002b58:	2b10      	cmp	r3, #16
 8002b5a:	d106      	bne.n	8002b6a <UART4_IRQHandler+0x26>
		HAL_UART_RxCpltCallback(&huart4);
 8002b5c:	4804      	ldr	r0, [pc, #16]	; (8002b70 <UART4_IRQHandler+0x2c>)
 8002b5e:	f7fe fc4b 	bl	80013f8 <HAL_UART_RxCpltCallback>
		__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8002b62:	4b03      	ldr	r3, [pc, #12]	; (8002b70 <UART4_IRQHandler+0x2c>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2210      	movs	r2, #16
 8002b68:	621a      	str	r2, [r3, #32]
	}
  /* USER CODE END UART4_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000874 	.word	0x20000874

08002b74 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <DMA2_Channel1_IRQHandler+0x10>)
 8002b7a:	f001 fe87 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000900 	.word	0x20000900

08002b88 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8002b8c:	4809      	ldr	r0, [pc, #36]	; (8002bb4 <LPUART1_IRQHandler+0x2c>)
 8002b8e:	f006 faab 	bl	80090e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */
	if (__HAL_UART_GET_FLAG(&hlpuart1, UART_FLAG_IDLE)) {
 8002b92:	4b08      	ldr	r3, [pc, #32]	; (8002bb4 <LPUART1_IRQHandler+0x2c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	f003 0310 	and.w	r3, r3, #16
 8002b9c:	2b10      	cmp	r3, #16
 8002b9e:	d106      	bne.n	8002bae <LPUART1_IRQHandler+0x26>
		HAL_UART_RxCpltCallback(&hlpuart1);
 8002ba0:	4804      	ldr	r0, [pc, #16]	; (8002bb4 <LPUART1_IRQHandler+0x2c>)
 8002ba2:	f7fe fc29 	bl	80013f8 <HAL_UART_RxCpltCallback>
		__HAL_UART_CLEAR_IDLEFLAG(&hlpuart1);
 8002ba6:	4b03      	ldr	r3, [pc, #12]	; (8002bb4 <LPUART1_IRQHandler+0x2c>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2210      	movs	r2, #16
 8002bac:	621a      	str	r2, [r3, #32]
	}
  /* USER CODE END LPUART1_IRQn 1 */
}
 8002bae:	bf00      	nop
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20000728 	.word	0x20000728

08002bb8 <DMA1_Channel8_IRQHandler>:

/**
  * @brief This function handles DMA1 channel8 global interrupt.
  */
void DMA1_Channel8_IRQHandler(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel8_IRQn 0 */

  /* USER CODE END DMA1_Channel8_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 8002bbc:	4802      	ldr	r0, [pc, #8]	; (8002bc8 <DMA1_Channel8_IRQHandler+0x10>)
 8002bbe:	f001 fe65 	bl	800488c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel8_IRQn 1 */

  /* USER CODE END DMA1_Channel8_IRQn 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	200007b4 	.word	0x200007b4

08002bcc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002bd4:	4b11      	ldr	r3, [pc, #68]	; (8002c1c <_sbrk+0x50>)
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d102      	bne.n	8002be2 <_sbrk+0x16>
		heap_end = &end;
 8002bdc:	4b0f      	ldr	r3, [pc, #60]	; (8002c1c <_sbrk+0x50>)
 8002bde:	4a10      	ldr	r2, [pc, #64]	; (8002c20 <_sbrk+0x54>)
 8002be0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002be2:	4b0e      	ldr	r3, [pc, #56]	; (8002c1c <_sbrk+0x50>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002be8:	4b0c      	ldr	r3, [pc, #48]	; (8002c1c <_sbrk+0x50>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	4413      	add	r3, r2
 8002bf0:	466a      	mov	r2, sp
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d907      	bls.n	8002c06 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002bf6:	f008 f951 	bl	800ae9c <__errno>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	220c      	movs	r2, #12
 8002bfe:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002c00:	f04f 33ff 	mov.w	r3, #4294967295
 8002c04:	e006      	b.n	8002c14 <_sbrk+0x48>
	}

	heap_end += incr;
 8002c06:	4b05      	ldr	r3, [pc, #20]	; (8002c1c <_sbrk+0x50>)
 8002c08:	681a      	ldr	r2, [r3, #0]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4413      	add	r3, r2
 8002c0e:	4a03      	ldr	r2, [pc, #12]	; (8002c1c <_sbrk+0x50>)
 8002c10:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002c12:	68fb      	ldr	r3, [r7, #12]
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}
 8002c1c:	2000008c 	.word	0x2000008c
 8002c20:	20000978 	.word	0x20000978

08002c24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002c28:	4b08      	ldr	r3, [pc, #32]	; (8002c4c <SystemInit+0x28>)
 8002c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c2e:	4a07      	ldr	r2, [pc, #28]	; (8002c4c <SystemInit+0x28>)
 8002c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002c38:	4b04      	ldr	r3, [pc, #16]	; (8002c4c <SystemInit+0x28>)
 8002c3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c3e:	609a      	str	r2, [r3, #8]
#endif
}
 8002c40:	bf00      	nop
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	e000ed00 	.word	0xe000ed00

08002c50 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim4_ch1;
DMA_HandleTypeDef hdma_tim4_ch2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b094      	sub	sp, #80	; 0x50
 8002c54:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c56:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
 8002c5e:	605a      	str	r2, [r3, #4]
 8002c60:	609a      	str	r2, [r3, #8]
 8002c62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c64:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]
 8002c6c:	605a      	str	r2, [r3, #4]
 8002c6e:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002c70:	463b      	mov	r3, r7
 8002c72:	2234      	movs	r2, #52	; 0x34
 8002c74:	2100      	movs	r1, #0
 8002c76:	4618      	mov	r0, r3
 8002c78:	f008 f956 	bl	800af28 <memset>

  htim1.Instance = TIM1;
 8002c7c:	4b27      	ldr	r3, [pc, #156]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002c7e:	4a28      	ldr	r2, [pc, #160]	; (8002d20 <MX_TIM1_Init+0xd0>)
 8002c80:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 8002c82:	4b26      	ldr	r3, [pc, #152]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002c84:	22a7      	movs	r2, #167	; 0xa7
 8002c86:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c88:	4b24      	ldr	r3, [pc, #144]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65534;
 8002c8e:	4b23      	ldr	r3, [pc, #140]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002c90:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002c94:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c96:	4b21      	ldr	r3, [pc, #132]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002c9c:	4b1f      	ldr	r3, [pc, #124]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ca2:	4b1e      	ldr	r3, [pc, #120]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002ca8:	481c      	ldr	r0, [pc, #112]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002caa:	f004 fae5 	bl	8007278 <HAL_TIM_Base_Init>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 8002cb4:	f7fe ff4c 	bl	8001b50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002cb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cbc:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002cbe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	4815      	ldr	r0, [pc, #84]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002cc6:	f005 f857 	bl	8007d78 <HAL_TIM_ConfigClockSource>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d001      	beq.n	8002cd4 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002cd0:	f7fe ff3e 	bl	8001b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002ce0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	480d      	ldr	r0, [pc, #52]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002ce8:	f005 fec8 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002cf2:	f7fe ff2d 	bl	8001b50 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cfe:	463b      	mov	r3, r7
 8002d00:	4619      	mov	r1, r3
 8002d02:	4806      	ldr	r0, [pc, #24]	; (8002d1c <MX_TIM1_Init+0xcc>)
 8002d04:	f005 ff50 	bl	8008ba8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002d0e:	f7fe ff1f 	bl	8001b50 <Error_Handler>
  }

}
 8002d12:	bf00      	nop
 8002d14:	3750      	adds	r7, #80	; 0x50
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	200005d0 	.word	0x200005d0
 8002d20:	40012c00 	.word	0x40012c00

08002d24 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08c      	sub	sp, #48	; 0x30
 8002d28:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002d2a:	f107 030c 	add.w	r3, r7, #12
 8002d2e:	2224      	movs	r2, #36	; 0x24
 8002d30:	2100      	movs	r1, #0
 8002d32:	4618      	mov	r0, r3
 8002d34:	f008 f8f8 	bl	800af28 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d38:	463b      	mov	r3, r7
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	601a      	str	r2, [r3, #0]
 8002d3e:	605a      	str	r2, [r3, #4]
 8002d40:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8002d42:	4b21      	ldr	r3, [pc, #132]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d44:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d48:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002d4a:	4b1f      	ldr	r3, [pc, #124]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d50:	4b1d      	ldr	r3, [pc, #116]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002d56:	4b1c      	ldr	r3, [pc, #112]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d58:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d5c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d64:	4b18      	ldr	r3, [pc, #96]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002d72:	2301      	movs	r3, #1
 8002d74:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002d76:	2300      	movs	r3, #0
 8002d78:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002d82:	2301      	movs	r3, #1
 8002d84:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002d86:	2300      	movs	r3, #0
 8002d88:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 3;
 8002d8a:	2303      	movs	r3, #3
 8002d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002d8e:	f107 030c 	add.w	r3, r7, #12
 8002d92:	4619      	mov	r1, r3
 8002d94:	480c      	ldr	r0, [pc, #48]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002d96:	f004 fe39 	bl	8007a0c <HAL_TIM_Encoder_Init>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d001      	beq.n	8002da4 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8002da0:	f7fe fed6 	bl	8001b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002da4:	2300      	movs	r3, #0
 8002da6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002da8:	2300      	movs	r3, #0
 8002daa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002dac:	463b      	mov	r3, r7
 8002dae:	4619      	mov	r1, r3
 8002db0:	4805      	ldr	r0, [pc, #20]	; (8002dc8 <MX_TIM2_Init+0xa4>)
 8002db2:	f005 fe63 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8002dbc:	f7fe fec8 	bl	8001b50 <Error_Handler>
  }

}
 8002dc0:	bf00      	nop
 8002dc2:	3730      	adds	r7, #48	; 0x30
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	2000061c 	.word	0x2000061c

08002dcc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b08e      	sub	sp, #56	; 0x38
 8002dd0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002dd2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	601a      	str	r2, [r3, #0]
 8002dda:	605a      	str	r2, [r3, #4]
 8002ddc:	609a      	str	r2, [r3, #8]
 8002dde:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002de0:	f107 031c 	add.w	r3, r7, #28
 8002de4:	2200      	movs	r2, #0
 8002de6:	601a      	str	r2, [r3, #0]
 8002de8:	605a      	str	r2, [r3, #4]
 8002dea:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002dec:	463b      	mov	r3, r7
 8002dee:	2200      	movs	r2, #0
 8002df0:	601a      	str	r2, [r3, #0]
 8002df2:	605a      	str	r2, [r3, #4]
 8002df4:	609a      	str	r2, [r3, #8]
 8002df6:	60da      	str	r2, [r3, #12]
 8002df8:	611a      	str	r2, [r3, #16]
 8002dfa:	615a      	str	r2, [r3, #20]
 8002dfc:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8002dfe:	4b39      	ldr	r3, [pc, #228]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e00:	4a39      	ldr	r2, [pc, #228]	; (8002ee8 <MX_TIM3_Init+0x11c>)
 8002e02:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002e04:	4b37      	ldr	r3, [pc, #220]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e0a:	4b36      	ldr	r3, [pc, #216]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 209;
 8002e10:	4b34      	ldr	r3, [pc, #208]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e12:	22d1      	movs	r2, #209	; 0xd1
 8002e14:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e16:	4b33      	ldr	r3, [pc, #204]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e1c:	4b31      	ldr	r3, [pc, #196]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e22:	4830      	ldr	r0, [pc, #192]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e24:	f004 fa28 	bl	8007278 <HAL_TIM_Base_Init>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002e2e:	f7fe fe8f 	bl	8001b50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e36:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e3c:	4619      	mov	r1, r3
 8002e3e:	4829      	ldr	r0, [pc, #164]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e40:	f004 ff9a 	bl	8007d78 <HAL_TIM_ConfigClockSource>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002e4a:	f7fe fe81 	bl	8001b50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e4e:	4825      	ldr	r0, [pc, #148]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e50:	f004 fa98 	bl	8007384 <HAL_TIM_PWM_Init>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d001      	beq.n	8002e5e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002e5a:	f7fe fe79 	bl	8001b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e62:	2300      	movs	r3, #0
 8002e64:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e66:	f107 031c 	add.w	r3, r7, #28
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	481d      	ldr	r0, [pc, #116]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e6e:	f005 fe05 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002e72:	4603      	mov	r3, r0
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002e78:	f7fe fe6a 	bl	8001b50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e7c:	2360      	movs	r3, #96	; 0x60
 8002e7e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e84:	2300      	movs	r3, #0
 8002e86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e8c:	463b      	mov	r3, r7
 8002e8e:	2200      	movs	r2, #0
 8002e90:	4619      	mov	r1, r3
 8002e92:	4814      	ldr	r0, [pc, #80]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002e94:	f004 fe60 	bl	8007b58 <HAL_TIM_PWM_ConfigChannel>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002e9e:	f7fe fe57 	bl	8001b50 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ea6:	463b      	mov	r3, r7
 8002ea8:	2204      	movs	r2, #4
 8002eaa:	4619      	mov	r1, r3
 8002eac:	480d      	ldr	r0, [pc, #52]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002eae:	f004 fe53 	bl	8007b58 <HAL_TIM_PWM_ConfigChannel>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8002eb8:	f7fe fe4a 	bl	8001b50 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002ec0:	463b      	mov	r3, r7
 8002ec2:	2208      	movs	r2, #8
 8002ec4:	4619      	mov	r1, r3
 8002ec6:	4807      	ldr	r0, [pc, #28]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002ec8:	f004 fe46 	bl	8007b58 <HAL_TIM_PWM_ConfigChannel>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <MX_TIM3_Init+0x10a>
  {
    Error_Handler();
 8002ed2:	f7fe fe3d 	bl	8001b50 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8002ed6:	4803      	ldr	r0, [pc, #12]	; (8002ee4 <MX_TIM3_Init+0x118>)
 8002ed8:	f000 f9fe 	bl	80032d8 <HAL_TIM_MspPostInit>

}
 8002edc:	bf00      	nop
 8002ede:	3738      	adds	r7, #56	; 0x38
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	200004c4 	.word	0x200004c4
 8002ee8:	40000400 	.word	0x40000400

08002eec <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b08e      	sub	sp, #56	; 0x38
 8002ef0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ef2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	601a      	str	r2, [r3, #0]
 8002efa:	605a      	str	r2, [r3, #4]
 8002efc:	609a      	str	r2, [r3, #8]
 8002efe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f00:	f107 031c 	add.w	r3, r7, #28
 8002f04:	2200      	movs	r2, #0
 8002f06:	601a      	str	r2, [r3, #0]
 8002f08:	605a      	str	r2, [r3, #4]
 8002f0a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f0c:	463b      	mov	r3, r7
 8002f0e:	2200      	movs	r2, #0
 8002f10:	601a      	str	r2, [r3, #0]
 8002f12:	605a      	str	r2, [r3, #4]
 8002f14:	609a      	str	r2, [r3, #8]
 8002f16:	60da      	str	r2, [r3, #12]
 8002f18:	611a      	str	r2, [r3, #16]
 8002f1a:	615a      	str	r2, [r3, #20]
 8002f1c:	619a      	str	r2, [r3, #24]

  htim4.Instance = TIM4;
 8002f1e:	4b33      	ldr	r3, [pc, #204]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f20:	4a33      	ldr	r2, [pc, #204]	; (8002ff0 <MX_TIM4_Init+0x104>)
 8002f22:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f24:	4b31      	ldr	r3, [pc, #196]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f2a:	4b30      	ldr	r3, [pc, #192]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 209;
 8002f30:	4b2e      	ldr	r3, [pc, #184]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f32:	22d1      	movs	r2, #209	; 0xd1
 8002f34:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f36:	4b2d      	ldr	r3, [pc, #180]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f3c:	4b2b      	ldr	r3, [pc, #172]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002f42:	482a      	ldr	r0, [pc, #168]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f44:	f004 f998 	bl	8007278 <HAL_TIM_Base_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002f4e:	f7fe fdff 	bl	8001b50 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002f58:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	4823      	ldr	r0, [pc, #140]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f60:	f004 ff0a 	bl	8007d78 <HAL_TIM_ConfigClockSource>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8002f6a:	f7fe fdf1 	bl	8001b50 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002f6e:	481f      	ldr	r0, [pc, #124]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f70:	f004 fa08 	bl	8007384 <HAL_TIM_PWM_Init>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8002f7a:	f7fe fde9 	bl	8001b50 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f7e:	2300      	movs	r3, #0
 8002f80:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002f86:	f107 031c 	add.w	r3, r7, #28
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4817      	ldr	r0, [pc, #92]	; (8002fec <MX_TIM4_Init+0x100>)
 8002f8e:	f005 fd75 	bl	8008a7c <HAL_TIMEx_MasterConfigSynchronization>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002f98:	f7fe fdda 	bl	8001b50 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002f9c:	2360      	movs	r3, #96	; 0x60
 8002f9e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002fac:	463b      	mov	r3, r7
 8002fae:	2200      	movs	r2, #0
 8002fb0:	4619      	mov	r1, r3
 8002fb2:	480e      	ldr	r0, [pc, #56]	; (8002fec <MX_TIM4_Init+0x100>)
 8002fb4:	f004 fdd0 	bl	8007b58 <HAL_TIM_PWM_ConfigChannel>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002fbe:	f7fe fdc7 	bl	8001b50 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002fc6:	463b      	mov	r3, r7
 8002fc8:	2204      	movs	r2, #4
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4807      	ldr	r0, [pc, #28]	; (8002fec <MX_TIM4_Init+0x100>)
 8002fce:	f004 fdc3 	bl	8007b58 <HAL_TIM_PWM_ConfigChannel>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8002fd8:	f7fe fdba 	bl	8001b50 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim4);
 8002fdc:	4803      	ldr	r0, [pc, #12]	; (8002fec <MX_TIM4_Init+0x100>)
 8002fde:	f000 f97b 	bl	80032d8 <HAL_TIM_MspPostInit>

}
 8002fe2:	bf00      	nop
 8002fe4:	3738      	adds	r7, #56	; 0x38
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000418 	.word	0x20000418
 8002ff0:	40000800 	.word	0x40000800

08002ff4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a87      	ldr	r2, [pc, #540]	; (8003220 <HAL_TIM_Base_MspInit+0x22c>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d10c      	bne.n	8003020 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003006:	4b87      	ldr	r3, [pc, #540]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 8003008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800300a:	4a86      	ldr	r2, [pc, #536]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 800300c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003010:	6613      	str	r3, [r2, #96]	; 0x60
 8003012:	4b84      	ldr	r3, [pc, #528]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 8003014:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003016:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	697b      	ldr	r3, [r7, #20]

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800301e:	e0fa      	b.n	8003216 <HAL_TIM_Base_MspInit+0x222>
  else if(tim_baseHandle->Instance==TIM3)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a80      	ldr	r2, [pc, #512]	; (8003228 <HAL_TIM_Base_MspInit+0x234>)
 8003026:	4293      	cmp	r3, r2
 8003028:	f040 808e 	bne.w	8003148 <HAL_TIM_Base_MspInit+0x154>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800302c:	4b7d      	ldr	r3, [pc, #500]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 800302e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003030:	4a7c      	ldr	r2, [pc, #496]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 8003032:	f043 0302 	orr.w	r3, r3, #2
 8003036:	6593      	str	r3, [r2, #88]	; 0x58
 8003038:	4b7a      	ldr	r3, [pc, #488]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 800303a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	613b      	str	r3, [r7, #16]
 8003042:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8003044:	4b79      	ldr	r3, [pc, #484]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003046:	4a7a      	ldr	r2, [pc, #488]	; (8003230 <HAL_TIM_Base_MspInit+0x23c>)
 8003048:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 800304a:	4b78      	ldr	r3, [pc, #480]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 800304c:	223d      	movs	r2, #61	; 0x3d
 800304e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003050:	4b76      	ldr	r3, [pc, #472]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003052:	2210      	movs	r2, #16
 8003054:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003056:	4b75      	ldr	r3, [pc, #468]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003058:	2200      	movs	r2, #0
 800305a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800305c:	4b73      	ldr	r3, [pc, #460]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 800305e:	2280      	movs	r2, #128	; 0x80
 8003060:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003062:	4b72      	ldr	r3, [pc, #456]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003064:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003068:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800306a:	4b70      	ldr	r3, [pc, #448]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 800306c:	2200      	movs	r2, #0
 800306e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_CIRCULAR;
 8003070:	4b6e      	ldr	r3, [pc, #440]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003072:	2220      	movs	r2, #32
 8003074:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003076:	4b6d      	ldr	r3, [pc, #436]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003078:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800307c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 800307e:	486b      	ldr	r0, [pc, #428]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003080:	f001 fa7a 	bl	8004578 <HAL_DMA_Init>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_TIM_Base_MspInit+0x9a>
      Error_Handler();
 800308a:	f7fe fd61 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a66      	ldr	r2, [pc, #408]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003092:	625a      	str	r2, [r3, #36]	; 0x24
 8003094:	4a65      	ldr	r2, [pc, #404]	; (800322c <HAL_TIM_Base_MspInit+0x238>)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim3_ch2.Instance = DMA1_Channel2;
 800309a:	4b66      	ldr	r3, [pc, #408]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 800309c:	4a66      	ldr	r2, [pc, #408]	; (8003238 <HAL_TIM_Base_MspInit+0x244>)
 800309e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 80030a0:	4b64      	ldr	r3, [pc, #400]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030a2:	223e      	movs	r2, #62	; 0x3e
 80030a4:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030a6:	4b63      	ldr	r3, [pc, #396]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030a8:	2210      	movs	r2, #16
 80030aa:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80030ac:	4b61      	ldr	r3, [pc, #388]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030ae:	2200      	movs	r2, #0
 80030b0:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80030b2:	4b60      	ldr	r3, [pc, #384]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030b4:	2280      	movs	r2, #128	; 0x80
 80030b6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80030b8:	4b5e      	ldr	r3, [pc, #376]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80030be:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030c0:	4b5c      	ldr	r3, [pc, #368]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_CIRCULAR;
 80030c6:	4b5b      	ldr	r3, [pc, #364]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030c8:	2220      	movs	r2, #32
 80030ca:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80030cc:	4b59      	ldr	r3, [pc, #356]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030ce:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80030d2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 80030d4:	4857      	ldr	r0, [pc, #348]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030d6:	f001 fa4f 	bl	8004578 <HAL_DMA_Init>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_TIM_Base_MspInit+0xf0>
      Error_Handler();
 80030e0:	f7fe fd36 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a53      	ldr	r2, [pc, #332]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030e8:	629a      	str	r2, [r3, #40]	; 0x28
 80030ea:	4a52      	ldr	r2, [pc, #328]	; (8003234 <HAL_TIM_Base_MspInit+0x240>)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim3_ch3.Instance = DMA1_Channel3;
 80030f0:	4b52      	ldr	r3, [pc, #328]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 80030f2:	4a53      	ldr	r2, [pc, #332]	; (8003240 <HAL_TIM_Base_MspInit+0x24c>)
 80030f4:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Request = DMA_REQUEST_TIM3_CH3;
 80030f6:	4b51      	ldr	r3, [pc, #324]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 80030f8:	223f      	movs	r2, #63	; 0x3f
 80030fa:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030fc:	4b4f      	ldr	r3, [pc, #316]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 80030fe:	2210      	movs	r2, #16
 8003100:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003102:	4b4e      	ldr	r3, [pc, #312]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 8003104:	2200      	movs	r2, #0
 8003106:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003108:	4b4c      	ldr	r3, [pc, #304]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 800310a:	2280      	movs	r2, #128	; 0x80
 800310c:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800310e:	4b4b      	ldr	r3, [pc, #300]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 8003110:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003114:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003116:	4b49      	ldr	r3, [pc, #292]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 8003118:	2200      	movs	r2, #0
 800311a:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 800311c:	4b47      	ldr	r3, [pc, #284]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 800311e:	2220      	movs	r2, #32
 8003120:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003122:	4b46      	ldr	r3, [pc, #280]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 8003124:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003128:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800312a:	4844      	ldr	r0, [pc, #272]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 800312c:	f001 fa24 	bl	8004578 <HAL_DMA_Init>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <HAL_TIM_Base_MspInit+0x146>
      Error_Handler();
 8003136:	f7fe fd0b 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	4a3f      	ldr	r2, [pc, #252]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 800313e:	62da      	str	r2, [r3, #44]	; 0x2c
 8003140:	4a3e      	ldr	r2, [pc, #248]	; (800323c <HAL_TIM_Base_MspInit+0x248>)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003146:	e066      	b.n	8003216 <HAL_TIM_Base_MspInit+0x222>
  else if(tim_baseHandle->Instance==TIM4)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a3d      	ldr	r2, [pc, #244]	; (8003244 <HAL_TIM_Base_MspInit+0x250>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d161      	bne.n	8003216 <HAL_TIM_Base_MspInit+0x222>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003152:	4b34      	ldr	r3, [pc, #208]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 8003154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003156:	4a33      	ldr	r2, [pc, #204]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 8003158:	f043 0304 	orr.w	r3, r3, #4
 800315c:	6593      	str	r3, [r2, #88]	; 0x58
 800315e:	4b31      	ldr	r3, [pc, #196]	; (8003224 <HAL_TIM_Base_MspInit+0x230>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch1.Instance = DMA1_Channel5;
 800316a:	4b37      	ldr	r3, [pc, #220]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 800316c:	4a37      	ldr	r2, [pc, #220]	; (800324c <HAL_TIM_Base_MspInit+0x258>)
 800316e:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch1.Init.Request = DMA_REQUEST_TIM4_CH1;
 8003170:	4b35      	ldr	r3, [pc, #212]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 8003172:	2243      	movs	r2, #67	; 0x43
 8003174:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003176:	4b34      	ldr	r3, [pc, #208]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 8003178:	2210      	movs	r2, #16
 800317a:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800317c:	4b32      	ldr	r3, [pc, #200]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 800317e:	2200      	movs	r2, #0
 8003180:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003182:	4b31      	ldr	r3, [pc, #196]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 8003184:	2280      	movs	r2, #128	; 0x80
 8003186:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003188:	4b2f      	ldr	r3, [pc, #188]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 800318a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800318e:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003190:	4b2d      	ldr	r3, [pc, #180]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 8003192:	2200      	movs	r2, #0
 8003194:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch1.Init.Mode = DMA_CIRCULAR;
 8003196:	4b2c      	ldr	r3, [pc, #176]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 8003198:	2220      	movs	r2, #32
 800319a:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800319c:	4b2a      	ldr	r3, [pc, #168]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 800319e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80031a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_ch1) != HAL_OK)
 80031a4:	4828      	ldr	r0, [pc, #160]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 80031a6:	f001 f9e7 	bl	8004578 <HAL_DMA_Init>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <HAL_TIM_Base_MspInit+0x1c0>
      Error_Handler();
 80031b0:	f7fe fcce 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim4_ch1);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	4a24      	ldr	r2, [pc, #144]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 80031b8:	625a      	str	r2, [r3, #36]	; 0x24
 80031ba:	4a23      	ldr	r2, [pc, #140]	; (8003248 <HAL_TIM_Base_MspInit+0x254>)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_tim4_ch2.Instance = DMA1_Channel4;
 80031c0:	4b23      	ldr	r3, [pc, #140]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031c2:	4a24      	ldr	r2, [pc, #144]	; (8003254 <HAL_TIM_Base_MspInit+0x260>)
 80031c4:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch2.Init.Request = DMA_REQUEST_TIM4_CH2;
 80031c6:	4b22      	ldr	r3, [pc, #136]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031c8:	2244      	movs	r2, #68	; 0x44
 80031ca:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031cc:	4b20      	ldr	r3, [pc, #128]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031ce:	2210      	movs	r2, #16
 80031d0:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 80031d2:	4b1f      	ldr	r3, [pc, #124]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch2.Init.MemInc = DMA_MINC_ENABLE;
 80031d8:	4b1d      	ldr	r3, [pc, #116]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031da:	2280      	movs	r2, #128	; 0x80
 80031dc:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80031de:	4b1c      	ldr	r3, [pc, #112]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031e4:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031e6:	4b1a      	ldr	r3, [pc, #104]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch2.Init.Mode = DMA_CIRCULAR;
 80031ec:	4b18      	ldr	r3, [pc, #96]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031ee:	2220      	movs	r2, #32
 80031f0:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80031f2:	4b17      	ldr	r3, [pc, #92]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031f4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80031f8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_ch2) != HAL_OK)
 80031fa:	4815      	ldr	r0, [pc, #84]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 80031fc:	f001 f9bc 	bl	8004578 <HAL_DMA_Init>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_TIM_Base_MspInit+0x216>
      Error_Handler();
 8003206:	f7fe fca3 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim4_ch2);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4a10      	ldr	r2, [pc, #64]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 800320e:	629a      	str	r2, [r3, #40]	; 0x28
 8003210:	4a0f      	ldr	r2, [pc, #60]	; (8003250 <HAL_TIM_Base_MspInit+0x25c>)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6293      	str	r3, [r2, #40]	; 0x28
}
 8003216:	bf00      	nop
 8003218:	3718      	adds	r7, #24
 800321a:	46bd      	mov	sp, r7
 800321c:	bd80      	pop	{r7, pc}
 800321e:	bf00      	nop
 8003220:	40012c00 	.word	0x40012c00
 8003224:	40021000 	.word	0x40021000
 8003228:	40000400 	.word	0x40000400
 800322c:	20000510 	.word	0x20000510
 8003230:	40020008 	.word	0x40020008
 8003234:	20000570 	.word	0x20000570
 8003238:	4002001c 	.word	0x4002001c
 800323c:	20000464 	.word	0x20000464
 8003240:	40020030 	.word	0x40020030
 8003244:	40000800 	.word	0x40000800
 8003248:	20000668 	.word	0x20000668
 800324c:	40020058 	.word	0x40020058
 8003250:	200003b8 	.word	0x200003b8
 8003254:	40020044 	.word	0x40020044

08003258 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08a      	sub	sp, #40	; 0x28
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003260:	f107 0314 	add.w	r3, r7, #20
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]
 8003268:	605a      	str	r2, [r3, #4]
 800326a:	609a      	str	r2, [r3, #8]
 800326c:	60da      	str	r2, [r3, #12]
 800326e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003278:	d128      	bne.n	80032cc <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800327a:	4b16      	ldr	r3, [pc, #88]	; (80032d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 800327c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800327e:	4a15      	ldr	r2, [pc, #84]	; (80032d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003280:	f043 0301 	orr.w	r3, r3, #1
 8003284:	6593      	str	r3, [r2, #88]	; 0x58
 8003286:	4b13      	ldr	r3, [pc, #76]	; (80032d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	613b      	str	r3, [r7, #16]
 8003290:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003292:	4b10      	ldr	r3, [pc, #64]	; (80032d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003296:	4a0f      	ldr	r2, [pc, #60]	; (80032d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 8003298:	f043 0301 	orr.w	r3, r3, #1
 800329c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800329e:	4b0d      	ldr	r3, [pc, #52]	; (80032d4 <HAL_TIM_Encoder_MspInit+0x7c>)
 80032a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = enc_A_Pin|enc_B_Pin;
 80032aa:	2303      	movs	r3, #3
 80032ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ae:	2302      	movs	r3, #2
 80032b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b2:	2300      	movs	r3, #0
 80032b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032b6:	2300      	movs	r3, #0
 80032b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80032ba:	2301      	movs	r3, #1
 80032bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032be:	f107 0314 	add.w	r3, r7, #20
 80032c2:	4619      	mov	r1, r3
 80032c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032c8:	f001 fc30 	bl	8004b2c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80032cc:	bf00      	nop
 80032ce:	3728      	adds	r7, #40	; 0x28
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	40021000 	.word	0x40021000

080032d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b08a      	sub	sp, #40	; 0x28
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e0:	f107 0314 	add.w	r3, r7, #20
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a31      	ldr	r2, [pc, #196]	; (80033bc <HAL_TIM_MspPostInit+0xe4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d139      	bne.n	800336e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032fa:	4b31      	ldr	r3, [pc, #196]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 80032fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032fe:	4a30      	ldr	r2, [pc, #192]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003306:	4b2e      	ldr	r3, [pc, #184]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 8003308:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	613b      	str	r3, [r7, #16]
 8003310:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003312:	4b2b      	ldr	r3, [pc, #172]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 8003314:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003316:	4a2a      	ldr	r2, [pc, #168]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 8003318:	f043 0302 	orr.w	r3, r3, #2
 800331c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800331e:	4b28      	ldr	r3, [pc, #160]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 8003320:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003322:	f003 0302 	and.w	r3, r3, #2
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration    
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3 
    */
    GPIO_InitStruct.Pin = str_1_Pin|str_2_Pin;
 800332a:	23c0      	movs	r3, #192	; 0xc0
 800332c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800332e:	2302      	movs	r3, #2
 8003330:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003332:	2300      	movs	r3, #0
 8003334:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003336:	2300      	movs	r3, #0
 8003338:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800333a:	2302      	movs	r3, #2
 800333c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333e:	f107 0314 	add.w	r3, r7, #20
 8003342:	4619      	mov	r1, r3
 8003344:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003348:	f001 fbf0 	bl	8004b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = str_3_Pin;
 800334c:	2301      	movs	r3, #1
 800334e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003350:	2302      	movs	r3, #2
 8003352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003358:	2300      	movs	r3, #0
 800335a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800335c:	2302      	movs	r3, #2
 800335e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(str_3_GPIO_Port, &GPIO_InitStruct);
 8003360:	f107 0314 	add.w	r3, r7, #20
 8003364:	4619      	mov	r1, r3
 8003366:	4817      	ldr	r0, [pc, #92]	; (80033c4 <HAL_TIM_MspPostInit+0xec>)
 8003368:	f001 fbe0 	bl	8004b2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800336c:	e022      	b.n	80033b4 <HAL_TIM_MspPostInit+0xdc>
  else if(timHandle->Instance==TIM4)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a15      	ldr	r2, [pc, #84]	; (80033c8 <HAL_TIM_MspPostInit+0xf0>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d11d      	bne.n	80033b4 <HAL_TIM_MspPostInit+0xdc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	4b11      	ldr	r3, [pc, #68]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 800337a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800337c:	4a10      	ldr	r2, [pc, #64]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 800337e:	f043 0301 	orr.w	r3, r3, #1
 8003382:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003384:	4b0e      	ldr	r3, [pc, #56]	; (80033c0 <HAL_TIM_MspPostInit+0xe8>)
 8003386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = str_5_Pin|str_4_Pin;
 8003390:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8003394:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003396:	2302      	movs	r3, #2
 8003398:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800339a:	2300      	movs	r3, #0
 800339c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800339e:	2300      	movs	r3, #0
 80033a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 80033a2:	230a      	movs	r3, #10
 80033a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033a6:	f107 0314 	add.w	r3, r7, #20
 80033aa:	4619      	mov	r1, r3
 80033ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80033b0:	f001 fbbc 	bl	8004b2c <HAL_GPIO_Init>
}
 80033b4:	bf00      	nop
 80033b6:	3728      	adds	r7, #40	; 0x28
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	40000400 	.word	0x40000400
 80033c0:	40021000 	.word	0x40021000
 80033c4:	48000400 	.word	0x48000400
 80033c8:	40000800 	.word	0x40000800

080033cc <init_handler>:

ClockVars cv = {0};
ServoCal sc = {0};


void init_handler() {
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
	cv.state = 99;
 80033d0:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <init_handler+0x18>)
 80033d2:	2263      	movs	r2, #99	; 0x63
 80033d4:	70da      	strb	r2, [r3, #3]
	ringbuff_set_evt_fn(&rx_rb, Process_Uart_In);
 80033d6:	4904      	ldr	r1, [pc, #16]	; (80033e8 <init_handler+0x1c>)
 80033d8:	4804      	ldr	r0, [pc, #16]	; (80033ec <init_handler+0x20>)
 80033da:	f7fe fe21 	bl	8002020 <ringbuff_set_evt_fn>
}
 80033de:	bf00      	nop
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	bf00      	nop
 80033e4:	20000090 	.word	0x20000090
 80033e8:	080033f1 	.word	0x080033f1
 80033ec:	20000188 	.word	0x20000188

080033f0 <Process_Uart_In>:


void Process_Uart_In(ringbuff_t *buff, ringbuff_evt_type_t type, size_t len) {
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	460b      	mov	r3, r1
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80033fe:	2120      	movs	r1, #32
 8003400:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003404:	f001 fd2c 	bl	8004e60 <HAL_GPIO_TogglePin>
	if (type == RINGBUFF_EVT_READ) {
 8003408:	7afb      	ldrb	r3, [r7, #11]
 800340a:	2b00      	cmp	r3, #0
 800340c:	f040 80a5 	bne.w	800355a <Process_Uart_In+0x16a>
		if (!(memcmp(&pbuff[len - 4], &eom, 4))) {
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	3b04      	subs	r3, #4
 8003414:	4a53      	ldr	r2, [pc, #332]	; (8003564 <Process_Uart_In+0x174>)
 8003416:	4413      	add	r3, r2
 8003418:	2204      	movs	r2, #4
 800341a:	4953      	ldr	r1, [pc, #332]	; (8003568 <Process_Uart_In+0x178>)
 800341c:	4618      	mov	r0, r3
 800341e:	f007 fd67 	bl	800aef0 <memcmp>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	f040 8094 	bne.w	8003552 <Process_Uart_In+0x162>
			switch(pbuff[0]){
 800342a:	4b4e      	ldr	r3, [pc, #312]	; (8003564 <Process_Uart_In+0x174>)
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	3b41      	subs	r3, #65	; 0x41
 8003430:	2b19      	cmp	r3, #25
 8003432:	f200 8092 	bhi.w	800355a <Process_Uart_In+0x16a>
 8003436:	a201      	add	r2, pc, #4	; (adr r2, 800343c <Process_Uart_In+0x4c>)
 8003438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343c:	080034d5 	.word	0x080034d5
 8003440:	0800355b 	.word	0x0800355b
 8003444:	0800355b 	.word	0x0800355b
 8003448:	0800355b 	.word	0x0800355b
 800344c:	0800355b 	.word	0x0800355b
 8003450:	0800355b 	.word	0x0800355b
 8003454:	0800355b 	.word	0x0800355b
 8003458:	080034a5 	.word	0x080034a5
 800345c:	0800355b 	.word	0x0800355b
 8003460:	0800355b 	.word	0x0800355b
 8003464:	0800355b 	.word	0x0800355b
 8003468:	0800355b 	.word	0x0800355b
 800346c:	080034b5 	.word	0x080034b5
 8003470:	0800355b 	.word	0x0800355b
 8003474:	0800355b 	.word	0x0800355b
 8003478:	0800355b 	.word	0x0800355b
 800347c:	0800355b 	.word	0x0800355b
 8003480:	0800355b 	.word	0x0800355b
 8003484:	080034c5 	.word	0x080034c5
 8003488:	080034f5 	.word	0x080034f5
 800348c:	0800355b 	.word	0x0800355b
 8003490:	0800355b 	.word	0x0800355b
 8003494:	0800355b 	.word	0x0800355b
 8003498:	0800355b 	.word	0x0800355b
 800349c:	0800355b 	.word	0x0800355b
 80034a0:	0800350b 	.word	0x0800350b
				case 'H':
					cv.hms[0] = pbuff[1];
 80034a4:	4b2f      	ldr	r3, [pc, #188]	; (8003564 <Process_Uart_In+0x174>)
 80034a6:	785a      	ldrb	r2, [r3, #1]
 80034a8:	4b30      	ldr	r3, [pc, #192]	; (800356c <Process_Uart_In+0x17c>)
 80034aa:	701a      	strb	r2, [r3, #0]
					cv.state = 1;
 80034ac:	4b2f      	ldr	r3, [pc, #188]	; (800356c <Process_Uart_In+0x17c>)
 80034ae:	2201      	movs	r2, #1
 80034b0:	70da      	strb	r2, [r3, #3]
					break;
 80034b2:	e052      	b.n	800355a <Process_Uart_In+0x16a>
				case 'M':
					cv.hms[1] = pbuff[1];
 80034b4:	4b2b      	ldr	r3, [pc, #172]	; (8003564 <Process_Uart_In+0x174>)
 80034b6:	785a      	ldrb	r2, [r3, #1]
 80034b8:	4b2c      	ldr	r3, [pc, #176]	; (800356c <Process_Uart_In+0x17c>)
 80034ba:	705a      	strb	r2, [r3, #1]
					cv.state = 2;
 80034bc:	4b2b      	ldr	r3, [pc, #172]	; (800356c <Process_Uart_In+0x17c>)
 80034be:	2202      	movs	r2, #2
 80034c0:	70da      	strb	r2, [r3, #3]
					break;
 80034c2:	e04a      	b.n	800355a <Process_Uart_In+0x16a>
				case 'S':
					cv.hms[2] = pbuff[1];
 80034c4:	4b27      	ldr	r3, [pc, #156]	; (8003564 <Process_Uart_In+0x174>)
 80034c6:	785a      	ldrb	r2, [r3, #1]
 80034c8:	4b28      	ldr	r3, [pc, #160]	; (800356c <Process_Uart_In+0x17c>)
 80034ca:	709a      	strb	r2, [r3, #2]
					cv.state = 3;
 80034cc:	4b27      	ldr	r3, [pc, #156]	; (800356c <Process_Uart_In+0x17c>)
 80034ce:	2203      	movs	r2, #3
 80034d0:	70da      	strb	r2, [r3, #3]
					break;
 80034d2:	e042      	b.n	800355a <Process_Uart_In+0x16a>
				case 'A':
					cv.hms[0] = pbuff[1];
 80034d4:	4b23      	ldr	r3, [pc, #140]	; (8003564 <Process_Uart_In+0x174>)
 80034d6:	785a      	ldrb	r2, [r3, #1]
 80034d8:	4b24      	ldr	r3, [pc, #144]	; (800356c <Process_Uart_In+0x17c>)
 80034da:	701a      	strb	r2, [r3, #0]
					cv.hms[1] = pbuff[2];
 80034dc:	4b21      	ldr	r3, [pc, #132]	; (8003564 <Process_Uart_In+0x174>)
 80034de:	789a      	ldrb	r2, [r3, #2]
 80034e0:	4b22      	ldr	r3, [pc, #136]	; (800356c <Process_Uart_In+0x17c>)
 80034e2:	705a      	strb	r2, [r3, #1]
					cv.hms[2] = pbuff[3];
 80034e4:	4b1f      	ldr	r3, [pc, #124]	; (8003564 <Process_Uart_In+0x174>)
 80034e6:	78da      	ldrb	r2, [r3, #3]
 80034e8:	4b20      	ldr	r3, [pc, #128]	; (800356c <Process_Uart_In+0x17c>)
 80034ea:	709a      	strb	r2, [r3, #2]
					cv.state = 4;
 80034ec:	4b1f      	ldr	r3, [pc, #124]	; (800356c <Process_Uart_In+0x17c>)
 80034ee:	2204      	movs	r2, #4
 80034f0:	70da      	strb	r2, [r3, #3]
					break;
 80034f2:	e032      	b.n	800355a <Process_Uart_In+0x16a>
				case 'T':
					clock_state = !clock_state;
 80034f4:	4b1e      	ldr	r3, [pc, #120]	; (8003570 <Process_Uart_In+0x180>)
 80034f6:	781b      	ldrb	r3, [r3, #0]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	bf0c      	ite	eq
 80034fc:	2301      	moveq	r3, #1
 80034fe:	2300      	movne	r3, #0
 8003500:	b2db      	uxtb	r3, r3
 8003502:	461a      	mov	r2, r3
 8003504:	4b1a      	ldr	r3, [pc, #104]	; (8003570 <Process_Uart_In+0x180>)
 8003506:	701a      	strb	r2, [r3, #0]
					break;
 8003508:	e027      	b.n	800355a <Process_Uart_In+0x16a>
				case 'Z':
					if(clock_state == 0){
 800350a:	4b19      	ldr	r3, [pc, #100]	; (8003570 <Process_Uart_In+0x180>)
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d123      	bne.n	800355a <Process_Uart_In+0x16a>
						sc.d_srv[0] = pbuff[1]; //HR_Tens
 8003512:	4b14      	ldr	r3, [pc, #80]	; (8003564 <Process_Uart_In+0x174>)
 8003514:	785a      	ldrb	r2, [r3, #1]
 8003516:	4b17      	ldr	r3, [pc, #92]	; (8003574 <Process_Uart_In+0x184>)
 8003518:	701a      	strb	r2, [r3, #0]
						sc.d_srv[1] = pbuff[2]; //HR_Ones
 800351a:	4b12      	ldr	r3, [pc, #72]	; (8003564 <Process_Uart_In+0x174>)
 800351c:	789a      	ldrb	r2, [r3, #2]
 800351e:	4b15      	ldr	r3, [pc, #84]	; (8003574 <Process_Uart_In+0x184>)
 8003520:	705a      	strb	r2, [r3, #1]
						sc.d_srv[2] = pbuff[3]; //MIN_Tens
 8003522:	4b10      	ldr	r3, [pc, #64]	; (8003564 <Process_Uart_In+0x174>)
 8003524:	78da      	ldrb	r2, [r3, #3]
 8003526:	4b13      	ldr	r3, [pc, #76]	; (8003574 <Process_Uart_In+0x184>)
 8003528:	709a      	strb	r2, [r3, #2]
						sc.d_srv[3] = pbuff[4]; //MIN_Ones
 800352a:	4b0e      	ldr	r3, [pc, #56]	; (8003564 <Process_Uart_In+0x174>)
 800352c:	791a      	ldrb	r2, [r3, #4]
 800352e:	4b11      	ldr	r3, [pc, #68]	; (8003574 <Process_Uart_In+0x184>)
 8003530:	70da      	strb	r2, [r3, #3]
						sc.angle = (pbuff[5]<<8)|(pbuff[6]&0x00FF);
 8003532:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <Process_Uart_In+0x174>)
 8003534:	795b      	ldrb	r3, [r3, #5]
 8003536:	021b      	lsls	r3, r3, #8
 8003538:	b21a      	sxth	r2, r3
 800353a:	4b0a      	ldr	r3, [pc, #40]	; (8003564 <Process_Uart_In+0x174>)
 800353c:	799b      	ldrb	r3, [r3, #6]
 800353e:	b21b      	sxth	r3, r3
 8003540:	4313      	orrs	r3, r2
 8003542:	b21b      	sxth	r3, r3
 8003544:	b29a      	uxth	r2, r3
 8003546:	4b0b      	ldr	r3, [pc, #44]	; (8003574 <Process_Uart_In+0x184>)
 8003548:	809a      	strh	r2, [r3, #4]
						cal_servos(&sc);
 800354a:	480a      	ldr	r0, [pc, #40]	; (8003574 <Process_Uart_In+0x184>)
 800354c:	f000 f866 	bl	800361c <cal_servos>
		}
		else {
			cv.state = 0;
		}
	}
}
 8003550:	e003      	b.n	800355a <Process_Uart_In+0x16a>
			cv.state = 0;
 8003552:	4b06      	ldr	r3, [pc, #24]	; (800356c <Process_Uart_In+0x17c>)
 8003554:	2200      	movs	r2, #0
 8003556:	70da      	strb	r2, [r3, #3]
}
 8003558:	e7ff      	b.n	800355a <Process_Uart_In+0x16a>
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	200000a8 	.word	0x200000a8
 8003568:	0800b9e4 	.word	0x0800b9e4
 800356c:	20000090 	.word	0x20000090
 8003570:	20000338 	.word	0x20000338
 8003574:	20000094 	.word	0x20000094

08003578 <change_time>:

void change_time(sgTime *Time, ClockVars *cv){
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	6039      	str	r1, [r7, #0]
	switch(cv->state){
 8003582:	683b      	ldr	r3, [r7, #0]
 8003584:	78db      	ldrb	r3, [r3, #3]
 8003586:	2b04      	cmp	r3, #4
 8003588:	dc10      	bgt.n	80035ac <change_time+0x34>
 800358a:	2b00      	cmp	r3, #0
 800358c:	dd36      	ble.n	80035fc <change_time+0x84>
 800358e:	3b01      	subs	r3, #1
 8003590:	2b03      	cmp	r3, #3
 8003592:	d833      	bhi.n	80035fc <change_time+0x84>
 8003594:	a201      	add	r2, pc, #4	; (adr r2, 800359c <change_time+0x24>)
 8003596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359a:	bf00      	nop
 800359c:	080035b3 	.word	0x080035b3
 80035a0:	080035c5 	.word	0x080035c5
 80035a4:	080035d7 	.word	0x080035d7
 80035a8:	080035e9 	.word	0x080035e9
 80035ac:	2b63      	cmp	r3, #99	; 0x63
 80035ae:	d030      	beq.n	8003612 <change_time+0x9a>
			set_time_all(Time, cv->hms[0], cv->hms[1], cv->hms[2]);
			break;
		case 99:
			return;
		default:
			break;
 80035b0:	e024      	b.n	80035fc <change_time+0x84>
			set_time(Time, cv->hms[0], cv->state);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	7819      	ldrb	r1, [r3, #0]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	78db      	ldrb	r3, [r3, #3]
 80035ba:	461a      	mov	r2, r3
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7fd fd05 	bl	8000fcc <set_time>
			break;
 80035c2:	e01c      	b.n	80035fe <change_time+0x86>
			set_time(Time, cv->hms[1], cv->state);
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	7859      	ldrb	r1, [r3, #1]
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	78db      	ldrb	r3, [r3, #3]
 80035cc:	461a      	mov	r2, r3
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f7fd fcfc 	bl	8000fcc <set_time>
			break;
 80035d4:	e013      	b.n	80035fe <change_time+0x86>
			set_time(Time, cv->hms[2], cv->state);
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	7899      	ldrb	r1, [r3, #2]
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	78db      	ldrb	r3, [r3, #3]
 80035de:	461a      	mov	r2, r3
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f7fd fcf3 	bl	8000fcc <set_time>
			break;
 80035e6:	e00a      	b.n	80035fe <change_time+0x86>
			set_time_all(Time, cv->hms[0], cv->hms[1], cv->hms[2]);
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	7819      	ldrb	r1, [r3, #0]
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	785a      	ldrb	r2, [r3, #1]
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	789b      	ldrb	r3, [r3, #2]
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f7fd fd3b 	bl	8001070 <set_time_all>
			break;
 80035fa:	e000      	b.n	80035fe <change_time+0x86>
			break;
 80035fc:	bf00      	nop
	}
	cv->state = 99;
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	2263      	movs	r2, #99	; 0x63
 8003602:	70da      	strb	r2, [r3, #3]
	get_time(Time);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f7fd fd63 	bl	80010d0 <get_time>
	serialTime(Time);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7fd fd78 	bl	8001100 <serialTime>
 8003610:	e000      	b.n	8003614 <change_time+0x9c>
			return;
 8003612:	bf00      	nop
}
 8003614:	3708      	adds	r7, #8
 8003616:	46bd      	mov	sp, r7
 8003618:	bd80      	pop	{r7, pc}
 800361a:	bf00      	nop

0800361c <cal_servos>:

void cal_servos(ServoCal *s){
 800361c:	b580      	push	{r7, lr}
 800361e:	b088      	sub	sp, #32
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 4; i++){
 8003624:	2300      	movs	r3, #0
 8003626:	61fb      	str	r3, [r7, #28]
 8003628:	e09c      	b.n	8003764 <cal_servos+0x148>
		uint8_t d = s->d_srv[i];
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	4413      	add	r3, r2
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	72fb      	strb	r3, [r7, #11]
		if(d != 0){
 8003634:	7afb      	ldrb	r3, [r7, #11]
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 8090 	beq.w	800375c <cal_servos+0x140>
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	2b03      	cmp	r3, #3
 8003640:	f200 808d 	bhi.w	800375e <cal_servos+0x142>
 8003644:	a201      	add	r2, pc, #4	; (adr r2, 800364c <cal_servos+0x30>)
 8003646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800364a:	bf00      	nop
 800364c:	0800365d 	.word	0x0800365d
 8003650:	0800369d 	.word	0x0800369d
 8003654:	080036dd 	.word	0x080036dd
 8003658:	0800371d 	.word	0x0800371d
			switch(i){
				case 0:
					for(int j = 0;j<7;j++)D_HrTen.set_array[i] = ((1<<i)&d);
 800365c:	2300      	movs	r3, #0
 800365e:	61bb      	str	r3, [r7, #24]
 8003660:	e012      	b.n	8003688 <cal_servos+0x6c>
 8003662:	2201      	movs	r2, #1
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	b25a      	sxtb	r2, r3
 800366c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003670:	4013      	ands	r3, r2
 8003672:	b25b      	sxtb	r3, r3
 8003674:	b2d9      	uxtb	r1, r3
 8003676:	4a40      	ldr	r2, [pc, #256]	; (8003778 <cal_servos+0x15c>)
 8003678:	69fb      	ldr	r3, [r7, #28]
 800367a:	4413      	add	r3, r2
 800367c:	3344      	adds	r3, #68	; 0x44
 800367e:	460a      	mov	r2, r1
 8003680:	701a      	strb	r2, [r3, #0]
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	3301      	adds	r3, #1
 8003686:	61bb      	str	r3, [r7, #24]
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	2b06      	cmp	r3, #6
 800368c:	dde9      	ble.n	8003662 <cal_servos+0x46>
					set_Digit_servo_angle(&D_HrTen, s->angle);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	889b      	ldrh	r3, [r3, #4]
 8003692:	4619      	mov	r1, r3
 8003694:	4838      	ldr	r0, [pc, #224]	; (8003778 <cal_servos+0x15c>)
 8003696:	f7ff f97b 	bl	8002990 <set_Digit_servo_angle>
					break;
 800369a:	e060      	b.n	800375e <cal_servos+0x142>
				case 1:
					for(int j = 0;j<7;j++)D_HrOne.set_array[i] = ((1<<i)&d);
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]
 80036a0:	e012      	b.n	80036c8 <cal_servos+0xac>
 80036a2:	2201      	movs	r2, #1
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	fa02 f303 	lsl.w	r3, r2, r3
 80036aa:	b25a      	sxtb	r2, r3
 80036ac:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80036b0:	4013      	ands	r3, r2
 80036b2:	b25b      	sxtb	r3, r3
 80036b4:	b2d9      	uxtb	r1, r3
 80036b6:	4a31      	ldr	r2, [pc, #196]	; (800377c <cal_servos+0x160>)
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	4413      	add	r3, r2
 80036bc:	3344      	adds	r3, #68	; 0x44
 80036be:	460a      	mov	r2, r1
 80036c0:	701a      	strb	r2, [r3, #0]
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	3301      	adds	r3, #1
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	2b06      	cmp	r3, #6
 80036cc:	dde9      	ble.n	80036a2 <cal_servos+0x86>
					set_Digit_servo_angle(&D_HrOne, s->angle);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	889b      	ldrh	r3, [r3, #4]
 80036d2:	4619      	mov	r1, r3
 80036d4:	4829      	ldr	r0, [pc, #164]	; (800377c <cal_servos+0x160>)
 80036d6:	f7ff f95b 	bl	8002990 <set_Digit_servo_angle>
					break;
 80036da:	e040      	b.n	800375e <cal_servos+0x142>
				case 2:
					for(int j = 0;j<7;j++)D_MnTen.set_array[i] = ((1<<i)&d);
 80036dc:	2300      	movs	r3, #0
 80036de:	613b      	str	r3, [r7, #16]
 80036e0:	e012      	b.n	8003708 <cal_servos+0xec>
 80036e2:	2201      	movs	r2, #1
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	b25a      	sxtb	r2, r3
 80036ec:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80036f0:	4013      	ands	r3, r2
 80036f2:	b25b      	sxtb	r3, r3
 80036f4:	b2d9      	uxtb	r1, r3
 80036f6:	4a22      	ldr	r2, [pc, #136]	; (8003780 <cal_servos+0x164>)
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	4413      	add	r3, r2
 80036fc:	3344      	adds	r3, #68	; 0x44
 80036fe:	460a      	mov	r2, r1
 8003700:	701a      	strb	r2, [r3, #0]
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	3301      	adds	r3, #1
 8003706:	613b      	str	r3, [r7, #16]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	2b06      	cmp	r3, #6
 800370c:	dde9      	ble.n	80036e2 <cal_servos+0xc6>
					set_Digit_servo_angle(&D_MnTen, s->angle);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	889b      	ldrh	r3, [r3, #4]
 8003712:	4619      	mov	r1, r3
 8003714:	481a      	ldr	r0, [pc, #104]	; (8003780 <cal_servos+0x164>)
 8003716:	f7ff f93b 	bl	8002990 <set_Digit_servo_angle>
					break;
 800371a:	e020      	b.n	800375e <cal_servos+0x142>
				case 3:
					for(int j = 0;j<7;j++)D_MnOne.set_array[i] = ((1<<i)&d);
 800371c:	2300      	movs	r3, #0
 800371e:	60fb      	str	r3, [r7, #12]
 8003720:	e012      	b.n	8003748 <cal_servos+0x12c>
 8003722:	2201      	movs	r2, #1
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	fa02 f303 	lsl.w	r3, r2, r3
 800372a:	b25a      	sxtb	r2, r3
 800372c:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003730:	4013      	ands	r3, r2
 8003732:	b25b      	sxtb	r3, r3
 8003734:	b2d9      	uxtb	r1, r3
 8003736:	4a13      	ldr	r2, [pc, #76]	; (8003784 <cal_servos+0x168>)
 8003738:	69fb      	ldr	r3, [r7, #28]
 800373a:	4413      	add	r3, r2
 800373c:	3344      	adds	r3, #68	; 0x44
 800373e:	460a      	mov	r2, r1
 8003740:	701a      	strb	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	3301      	adds	r3, #1
 8003746:	60fb      	str	r3, [r7, #12]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2b06      	cmp	r3, #6
 800374c:	dde9      	ble.n	8003722 <cal_servos+0x106>
					set_Digit_servo_angle(&D_MnOne, s->angle);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	889b      	ldrh	r3, [r3, #4]
 8003752:	4619      	mov	r1, r3
 8003754:	480b      	ldr	r0, [pc, #44]	; (8003784 <cal_servos+0x168>)
 8003756:	f7ff f91b 	bl	8002990 <set_Digit_servo_angle>
					break;
 800375a:	e000      	b.n	800375e <cal_servos+0x142>
			}
		}
 800375c:	bf00      	nop
	for(int i = 0; i < 4; i++){
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	3301      	adds	r3, #1
 8003762:	61fb      	str	r3, [r7, #28]
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	2b03      	cmp	r3, #3
 8003768:	f77f af5f 	ble.w	800362a <cal_servos+0xe>
	}
}
 800376c:	bf00      	nop
 800376e:	bf00      	nop
 8003770:	3720      	adds	r7, #32
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	20000290 	.word	0x20000290
 800377c:	200002e4 	.word	0x200002e4
 8003780:	2000023c 	.word	0x2000023c
 8003784:	2000033c 	.word	0x2000033c

08003788 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_uart4_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 800378c:	4b1f      	ldr	r3, [pc, #124]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 800378e:	4a20      	ldr	r2, [pc, #128]	; (8003810 <MX_LPUART1_UART_Init+0x88>)
 8003790:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8003792:	4b1e      	ldr	r3, [pc, #120]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 8003794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003798:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800379a:	4b1c      	ldr	r3, [pc, #112]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 800379c:	2200      	movs	r2, #0
 800379e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80037a0:	4b1a      	ldr	r3, [pc, #104]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80037a6:	4b19      	ldr	r3, [pc, #100]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037a8:	2200      	movs	r2, #0
 80037aa:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80037ac:	4b17      	ldr	r3, [pc, #92]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037ae:	220c      	movs	r2, #12
 80037b0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037b2:	4b16      	ldr	r3, [pc, #88]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037b4:	2200      	movs	r2, #0
 80037b6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80037b8:	4b14      	ldr	r3, [pc, #80]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80037be:	4b13      	ldr	r3, [pc, #76]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037c0:	2200      	movs	r2, #0
 80037c2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80037c4:	4811      	ldr	r0, [pc, #68]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037c6:	f005 faa1 	bl	8008d0c <HAL_UART_Init>
 80037ca:	4603      	mov	r3, r0
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d001      	beq.n	80037d4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80037d0:	f7fe f9be 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037d4:	2100      	movs	r1, #0
 80037d6:	480d      	ldr	r0, [pc, #52]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037d8:	f007 fa7b 	bl	800acd2 <HAL_UARTEx_SetTxFifoThreshold>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <MX_LPUART1_UART_Init+0x5e>
  {
    Error_Handler();
 80037e2:	f7fe f9b5 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80037e6:	2100      	movs	r1, #0
 80037e8:	4808      	ldr	r0, [pc, #32]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037ea:	f007 fab0 	bl	800ad4e <HAL_UARTEx_SetRxFifoThreshold>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d001      	beq.n	80037f8 <MX_LPUART1_UART_Init+0x70>
  {
    Error_Handler();
 80037f4:	f7fe f9ac 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80037f8:	4804      	ldr	r0, [pc, #16]	; (800380c <MX_LPUART1_UART_Init+0x84>)
 80037fa:	f007 fa31 	bl	800ac60 <HAL_UARTEx_DisableFifoMode>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d001      	beq.n	8003808 <MX_LPUART1_UART_Init+0x80>
  {
    Error_Handler();
 8003804:	f7fe f9a4 	bl	8001b50 <Error_Handler>
  }

}
 8003808:	bf00      	nop
 800380a:	bd80      	pop	{r7, pc}
 800380c:	20000728 	.word	0x20000728
 8003810:	40008000 	.word	0x40008000

08003814 <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8003818:	4b22      	ldr	r3, [pc, #136]	; (80038a4 <MX_UART4_Init+0x90>)
 800381a:	4a23      	ldr	r2, [pc, #140]	; (80038a8 <MX_UART4_Init+0x94>)
 800381c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800381e:	4b21      	ldr	r3, [pc, #132]	; (80038a4 <MX_UART4_Init+0x90>)
 8003820:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003824:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8003826:	4b1f      	ldr	r3, [pc, #124]	; (80038a4 <MX_UART4_Init+0x90>)
 8003828:	2200      	movs	r2, #0
 800382a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800382c:	4b1d      	ldr	r3, [pc, #116]	; (80038a4 <MX_UART4_Init+0x90>)
 800382e:	2200      	movs	r2, #0
 8003830:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8003832:	4b1c      	ldr	r3, [pc, #112]	; (80038a4 <MX_UART4_Init+0x90>)
 8003834:	2200      	movs	r2, #0
 8003836:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003838:	4b1a      	ldr	r3, [pc, #104]	; (80038a4 <MX_UART4_Init+0x90>)
 800383a:	220c      	movs	r2, #12
 800383c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800383e:	4b19      	ldr	r3, [pc, #100]	; (80038a4 <MX_UART4_Init+0x90>)
 8003840:	2200      	movs	r2, #0
 8003842:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8003844:	4b17      	ldr	r3, [pc, #92]	; (80038a4 <MX_UART4_Init+0x90>)
 8003846:	2200      	movs	r2, #0
 8003848:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800384a:	4b16      	ldr	r3, [pc, #88]	; (80038a4 <MX_UART4_Init+0x90>)
 800384c:	2200      	movs	r2, #0
 800384e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003850:	4b14      	ldr	r3, [pc, #80]	; (80038a4 <MX_UART4_Init+0x90>)
 8003852:	2200      	movs	r2, #0
 8003854:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003856:	4b13      	ldr	r3, [pc, #76]	; (80038a4 <MX_UART4_Init+0x90>)
 8003858:	2200      	movs	r2, #0
 800385a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800385c:	4811      	ldr	r0, [pc, #68]	; (80038a4 <MX_UART4_Init+0x90>)
 800385e:	f005 fa55 	bl	8008d0c <HAL_UART_Init>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d001      	beq.n	800386c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8003868:	f7fe f972 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800386c:	2100      	movs	r1, #0
 800386e:	480d      	ldr	r0, [pc, #52]	; (80038a4 <MX_UART4_Init+0x90>)
 8003870:	f007 fa2f 	bl	800acd2 <HAL_UARTEx_SetTxFifoThreshold>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d001      	beq.n	800387e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800387a:	f7fe f969 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800387e:	2100      	movs	r1, #0
 8003880:	4808      	ldr	r0, [pc, #32]	; (80038a4 <MX_UART4_Init+0x90>)
 8003882:	f007 fa64 	bl	800ad4e <HAL_UARTEx_SetRxFifoThreshold>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800388c:	f7fe f960 	bl	8001b50 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8003890:	4804      	ldr	r0, [pc, #16]	; (80038a4 <MX_UART4_Init+0x90>)
 8003892:	f007 f9e5 	bl	800ac60 <HAL_UARTEx_DisableFifoMode>
 8003896:	4603      	mov	r3, r0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d001      	beq.n	80038a0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800389c:	f7fe f958 	bl	8001b50 <Error_Handler>
  }

}
 80038a0:	bf00      	nop
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000874 	.word	0x20000874
 80038a8:	40004c00 	.word	0x40004c00

080038ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b08c      	sub	sp, #48	; 0x30
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038b4:	f107 031c 	add.w	r3, r7, #28
 80038b8:	2200      	movs	r2, #0
 80038ba:	601a      	str	r2, [r3, #0]
 80038bc:	605a      	str	r2, [r3, #4]
 80038be:	609a      	str	r2, [r3, #8]
 80038c0:	60da      	str	r2, [r3, #12]
 80038c2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a8a      	ldr	r2, [pc, #552]	; (8003af4 <HAL_UART_MspInit+0x248>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	f040 8084 	bne.w	80039d8 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80038d0:	4b89      	ldr	r3, [pc, #548]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80038d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d4:	4a88      	ldr	r2, [pc, #544]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80038d6:	f043 0301 	orr.w	r3, r3, #1
 80038da:	65d3      	str	r3, [r2, #92]	; 0x5c
 80038dc:	4b86      	ldr	r3, [pc, #536]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80038de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	61bb      	str	r3, [r7, #24]
 80038e6:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038e8:	4b83      	ldr	r3, [pc, #524]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80038ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038ec:	4a82      	ldr	r2, [pc, #520]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80038ee:	f043 0301 	orr.w	r3, r3, #1
 80038f2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80038f4:	4b80      	ldr	r3, [pc, #512]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80038f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	697b      	ldr	r3, [r7, #20]
    /**LPUART1 GPIO Configuration    
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX 
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8003900:	230c      	movs	r3, #12
 8003902:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003904:	2302      	movs	r3, #2
 8003906:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003908:	2300      	movs	r3, #0
 800390a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800390c:	2300      	movs	r3, #0
 800390e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8003910:	230c      	movs	r3, #12
 8003912:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003914:	f107 031c 	add.w	r3, r7, #28
 8003918:	4619      	mov	r1, r3
 800391a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800391e:	f001 f905 	bl	8004b2c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel7;
 8003922:	4b76      	ldr	r3, [pc, #472]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003924:	4a76      	ldr	r2, [pc, #472]	; (8003b00 <HAL_UART_MspInit+0x254>)
 8003926:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8003928:	4b74      	ldr	r3, [pc, #464]	; (8003afc <HAL_UART_MspInit+0x250>)
 800392a:	2222      	movs	r2, #34	; 0x22
 800392c:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800392e:	4b73      	ldr	r3, [pc, #460]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003930:	2200      	movs	r2, #0
 8003932:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003934:	4b71      	ldr	r3, [pc, #452]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003936:	2200      	movs	r2, #0
 8003938:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800393a:	4b70      	ldr	r3, [pc, #448]	; (8003afc <HAL_UART_MspInit+0x250>)
 800393c:	2280      	movs	r2, #128	; 0x80
 800393e:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003940:	4b6e      	ldr	r3, [pc, #440]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003942:	2200      	movs	r2, #0
 8003944:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003946:	4b6d      	ldr	r3, [pc, #436]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003948:	2200      	movs	r2, #0
 800394a:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 800394c:	4b6b      	ldr	r3, [pc, #428]	; (8003afc <HAL_UART_MspInit+0x250>)
 800394e:	2220      	movs	r2, #32
 8003950:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003952:	4b6a      	ldr	r3, [pc, #424]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003954:	2200      	movs	r2, #0
 8003956:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8003958:	4868      	ldr	r0, [pc, #416]	; (8003afc <HAL_UART_MspInit+0x250>)
 800395a:	f000 fe0d 	bl	8004578 <HAL_DMA_Init>
 800395e:	4603      	mov	r3, r0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8003964:	f7fe f8f4 	bl	8001b50 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a64      	ldr	r2, [pc, #400]	; (8003afc <HAL_UART_MspInit+0x250>)
 800396c:	679a      	str	r2, [r3, #120]	; 0x78
 800396e:	4a63      	ldr	r2, [pc, #396]	; (8003afc <HAL_UART_MspInit+0x250>)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel8;
 8003974:	4b63      	ldr	r3, [pc, #396]	; (8003b04 <HAL_UART_MspInit+0x258>)
 8003976:	4a64      	ldr	r2, [pc, #400]	; (8003b08 <HAL_UART_MspInit+0x25c>)
 8003978:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800397a:	4b62      	ldr	r3, [pc, #392]	; (8003b04 <HAL_UART_MspInit+0x258>)
 800397c:	2223      	movs	r2, #35	; 0x23
 800397e:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003980:	4b60      	ldr	r3, [pc, #384]	; (8003b04 <HAL_UART_MspInit+0x258>)
 8003982:	2210      	movs	r2, #16
 8003984:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003986:	4b5f      	ldr	r3, [pc, #380]	; (8003b04 <HAL_UART_MspInit+0x258>)
 8003988:	2200      	movs	r2, #0
 800398a:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800398c:	4b5d      	ldr	r3, [pc, #372]	; (8003b04 <HAL_UART_MspInit+0x258>)
 800398e:	2280      	movs	r2, #128	; 0x80
 8003990:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003992:	4b5c      	ldr	r3, [pc, #368]	; (8003b04 <HAL_UART_MspInit+0x258>)
 8003994:	2200      	movs	r2, #0
 8003996:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003998:	4b5a      	ldr	r3, [pc, #360]	; (8003b04 <HAL_UART_MspInit+0x258>)
 800399a:	2200      	movs	r2, #0
 800399c:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_CIRCULAR;
 800399e:	4b59      	ldr	r3, [pc, #356]	; (8003b04 <HAL_UART_MspInit+0x258>)
 80039a0:	2220      	movs	r2, #32
 80039a2:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039a4:	4b57      	ldr	r3, [pc, #348]	; (8003b04 <HAL_UART_MspInit+0x258>)
 80039a6:	2200      	movs	r2, #0
 80039a8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 80039aa:	4856      	ldr	r0, [pc, #344]	; (8003b04 <HAL_UART_MspInit+0x258>)
 80039ac:	f000 fde4 	bl	8004578 <HAL_DMA_Init>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d001      	beq.n	80039ba <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 80039b6:	f7fe f8cb 	bl	8001b50 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a51      	ldr	r2, [pc, #324]	; (8003b04 <HAL_UART_MspInit+0x258>)
 80039be:	675a      	str	r2, [r3, #116]	; 0x74
 80039c0:	4a50      	ldr	r2, [pc, #320]	; (8003b04 <HAL_UART_MspInit+0x258>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80039c6:	2200      	movs	r2, #0
 80039c8:	2100      	movs	r1, #0
 80039ca:	205b      	movs	r0, #91	; 0x5b
 80039cc:	f000 fd9f 	bl	800450e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80039d0:	205b      	movs	r0, #91	; 0x5b
 80039d2:	f000 fdb6 	bl	8004542 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80039d6:	e088      	b.n	8003aea <HAL_UART_MspInit+0x23e>
  else if(uartHandle->Instance==UART4)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a4b      	ldr	r2, [pc, #300]	; (8003b0c <HAL_UART_MspInit+0x260>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	f040 8083 	bne.w	8003aea <HAL_UART_MspInit+0x23e>
    __HAL_RCC_UART4_CLK_ENABLE();
 80039e4:	4b44      	ldr	r3, [pc, #272]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80039e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e8:	4a43      	ldr	r2, [pc, #268]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80039ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80039ee:	6593      	str	r3, [r2, #88]	; 0x58
 80039f0:	4b41      	ldr	r3, [pc, #260]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80039f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039f8:	613b      	str	r3, [r7, #16]
 80039fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80039fc:	4b3e      	ldr	r3, [pc, #248]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 80039fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a00:	4a3d      	ldr	r2, [pc, #244]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 8003a02:	f043 0304 	orr.w	r3, r3, #4
 8003a06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003a08:	4b3b      	ldr	r3, [pc, #236]	; (8003af8 <HAL_UART_MspInit+0x24c>)
 8003a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a0c:	f003 0304 	and.w	r3, r3, #4
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a14:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a22:	2300      	movs	r3, #0
 8003a24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8003a26:	2305      	movs	r3, #5
 8003a28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a2a:	f107 031c 	add.w	r3, r7, #28
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4837      	ldr	r0, [pc, #220]	; (8003b10 <HAL_UART_MspInit+0x264>)
 8003a32:	f001 f87b 	bl	8004b2c <HAL_GPIO_Init>
    hdma_uart4_rx.Instance = DMA1_Channel6;
 8003a36:	4b37      	ldr	r3, [pc, #220]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a38:	4a37      	ldr	r2, [pc, #220]	; (8003b18 <HAL_UART_MspInit+0x26c>)
 8003a3a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8003a3c:	4b35      	ldr	r3, [pc, #212]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a3e:	221e      	movs	r2, #30
 8003a40:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003a42:	4b34      	ldr	r3, [pc, #208]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a44:	2200      	movs	r2, #0
 8003a46:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a48:	4b32      	ldr	r3, [pc, #200]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003a4e:	4b31      	ldr	r3, [pc, #196]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a50:	2280      	movs	r2, #128	; 0x80
 8003a52:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003a54:	4b2f      	ldr	r3, [pc, #188]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003a5a:	4b2e      	ldr	r3, [pc, #184]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8003a60:	4b2c      	ldr	r3, [pc, #176]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a62:	2220      	movs	r2, #32
 8003a64:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003a66:	4b2b      	ldr	r3, [pc, #172]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003a6c:	4829      	ldr	r0, [pc, #164]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a6e:	f000 fd83 	bl	8004578 <HAL_DMA_Init>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d001      	beq.n	8003a7c <HAL_UART_MspInit+0x1d0>
      Error_Handler();
 8003a78:	f7fe f86a 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	4a25      	ldr	r2, [pc, #148]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a80:	679a      	str	r2, [r3, #120]	; 0x78
 8003a82:	4a24      	ldr	r2, [pc, #144]	; (8003b14 <HAL_UART_MspInit+0x268>)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_uart4_tx.Instance = DMA2_Channel1;
 8003a88:	4b24      	ldr	r3, [pc, #144]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003a8a:	4a25      	ldr	r2, [pc, #148]	; (8003b20 <HAL_UART_MspInit+0x274>)
 8003a8c:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 8003a8e:	4b23      	ldr	r3, [pc, #140]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003a90:	221f      	movs	r2, #31
 8003a92:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a94:	4b21      	ldr	r3, [pc, #132]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003a96:	2210      	movs	r2, #16
 8003a98:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a9a:	4b20      	ldr	r3, [pc, #128]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003aa0:	4b1e      	ldr	r3, [pc, #120]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003aa2:	2280      	movs	r2, #128	; 0x80
 8003aa4:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aa6:	4b1d      	ldr	r3, [pc, #116]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003aac:	4b1b      	ldr	r3, [pc, #108]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003aae:	2200      	movs	r2, #0
 8003ab0:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 8003ab2:	4b1a      	ldr	r3, [pc, #104]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003ab8:	4b18      	ldr	r3, [pc, #96]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003abe:	4817      	ldr	r0, [pc, #92]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003ac0:	f000 fd5a 	bl	8004578 <HAL_DMA_Init>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d001      	beq.n	8003ace <HAL_UART_MspInit+0x222>
      Error_Handler();
 8003aca:	f7fe f841 	bl	8001b50 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a12      	ldr	r2, [pc, #72]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003ad2:	675a      	str	r2, [r3, #116]	; 0x74
 8003ad4:	4a11      	ldr	r2, [pc, #68]	; (8003b1c <HAL_UART_MspInit+0x270>)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003ada:	2200      	movs	r2, #0
 8003adc:	2100      	movs	r1, #0
 8003ade:	2034      	movs	r0, #52	; 0x34
 8003ae0:	f000 fd15 	bl	800450e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003ae4:	2034      	movs	r0, #52	; 0x34
 8003ae6:	f000 fd2c 	bl	8004542 <HAL_NVIC_EnableIRQ>
}
 8003aea:	bf00      	nop
 8003aec:	3730      	adds	r7, #48	; 0x30
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40008000 	.word	0x40008000
 8003af8:	40021000 	.word	0x40021000
 8003afc:	20000814 	.word	0x20000814
 8003b00:	40020080 	.word	0x40020080
 8003b04:	200007b4 	.word	0x200007b4
 8003b08:	40020094 	.word	0x40020094
 8003b0c:	40004c00 	.word	0x40004c00
 8003b10:	48000800 	.word	0x48000800
 8003b14:	200006c8 	.word	0x200006c8
 8003b18:	4002006c 	.word	0x4002006c
 8003b1c:	20000900 	.word	0x20000900
 8003b20:	40020408 	.word	0x40020408

08003b24 <delay_us>:
 *      Author: Jonathan
 */


#include "utilities.h"
void delay_us(uint16_t us) {
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // set the counter value a 0
 8003b2e:	4b09      	ldr	r3, [pc, #36]	; (8003b54 <delay_us+0x30>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2200      	movs	r2, #0
 8003b34:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < us); // wait for the counter to reach the us input in the parameter
 8003b36:	bf00      	nop
 8003b38:	4b06      	ldr	r3, [pc, #24]	; (8003b54 <delay_us+0x30>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d3f9      	bcc.n	8003b38 <delay_us+0x14>
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	200005d0 	.word	0x200005d0

08003b58 <LS_init>:
#include "ws2812b.h"

LightStrip *GLS; //Hacky way to be able to manipulate a lightstrip during DMA transfer

//Initialize LightStrip
void LS_init(LightStrip *L, uint8_t c, DMA_HandleTypeDef *dma, TIM_HandleTypeDef *tim, uint32_t tchan){
 8003b58:	b480      	push	{r7}
 8003b5a:	b087      	sub	sp, #28
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	60f8      	str	r0, [r7, #12]
 8003b60:	607a      	str	r2, [r7, #4]
 8003b62:	603b      	str	r3, [r7, #0]
 8003b64:	460b      	mov	r3, r1
 8003b66:	72fb      	strb	r3, [r7, #11]
	L->count = c;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	7afa      	ldrb	r2, [r7, #11]
 8003b6c:	701a      	strb	r2, [r3, #0]
	L->wb_pos = 0;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	L->htim = tim;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	L->hdma_tim_chan = dma;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	L->timer_channel = tchan;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6a3a      	ldr	r2, [r7, #32]
 8003b8a:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	for(int i = 0; i< NUM_BYTES;i++){
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	e008      	b.n	8003ba6 <LS_init+0x4e>
		L->color_buffer[i]=0;
 8003b94:	68fa      	ldr	r2, [r7, #12]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	4413      	add	r3, r2
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i< NUM_BYTES;i++){
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	617b      	str	r3, [r7, #20]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	2b6b      	cmp	r3, #107	; 0x6b
 8003baa:	ddf3      	ble.n	8003b94 <LS_init+0x3c>
	}
	for(int i = 0; i< WRB_LEN;i++){
 8003bac:	2300      	movs	r3, #0
 8003bae:	613b      	str	r3, [r7, #16]
 8003bb0:	e008      	b.n	8003bc4 <LS_init+0x6c>
		L->write_buffer[i]=0;
 8003bb2:	68fa      	ldr	r2, [r7, #12]
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	336d      	adds	r3, #109	; 0x6d
 8003bba:	2200      	movs	r2, #0
 8003bbc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i< WRB_LEN;i++){
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	613b      	str	r3, [r7, #16]
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	2b2f      	cmp	r3, #47	; 0x2f
 8003bc8:	ddf3      	ble.n	8003bb2 <LS_init+0x5a>
	}
}
 8003bca:	bf00      	nop
 8003bcc:	bf00      	nop
 8003bce:	371c      	adds	r7, #28
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr

08003bd8 <set_RGB>:

//Set RGB value to specific LED
void set_RGB(LightStrip *L, uint8_t index, uint8_t r, uint8_t g, uint8_t b){
 8003bd8:	b480      	push	{r7}
 8003bda:	b083      	sub	sp, #12
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	4608      	mov	r0, r1
 8003be2:	4611      	mov	r1, r2
 8003be4:	461a      	mov	r2, r3
 8003be6:	4603      	mov	r3, r0
 8003be8:	70fb      	strb	r3, [r7, #3]
 8003bea:	460b      	mov	r3, r1
 8003bec:	70bb      	strb	r3, [r7, #2]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	707b      	strb	r3, [r7, #1]
	L->color_buffer[BPP*index    ] = g;
 8003bf2:	78fa      	ldrb	r2, [r7, #3]
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	4413      	add	r3, r2
 8003bfa:	687a      	ldr	r2, [r7, #4]
 8003bfc:	4413      	add	r3, r2
 8003bfe:	787a      	ldrb	r2, [r7, #1]
 8003c00:	705a      	strb	r2, [r3, #1]
	L->color_buffer[BPP*index + 1] = r;
 8003c02:	78fa      	ldrb	r2, [r7, #3]
 8003c04:	4613      	mov	r3, r2
 8003c06:	005b      	lsls	r3, r3, #1
 8003c08:	4413      	add	r3, r2
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	4413      	add	r3, r2
 8003c10:	78ba      	ldrb	r2, [r7, #2]
 8003c12:	705a      	strb	r2, [r3, #1]
	L->color_buffer[BPP*index + 2] = b;
 8003c14:	78fa      	ldrb	r2, [r7, #3]
 8003c16:	4613      	mov	r3, r2
 8003c18:	005b      	lsls	r3, r3, #1
 8003c1a:	4413      	add	r3, r2
 8003c1c:	3302      	adds	r3, #2
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	4413      	add	r3, r2
 8003c22:	7c3a      	ldrb	r2, [r7, #16]
 8003c24:	705a      	strb	r2, [r3, #1]
}
 8003c26:	bf00      	nop
 8003c28:	370c      	adds	r7, #12
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
	...

08003c34 <write_RGB>:
		set_RGB(L, i, r, g, b);
	}
}

//Render RGB data on the LightStrip
void write_RGB(LightStrip *L){
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
	if(L->wb_pos != 0 || L->hdma_tim_chan->State != HAL_DMA_STATE_READY){
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d107      	bne.n	8003c56 <write_RGB+0x22>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003c4c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d01d      	beq.n	8003c92 <write_RGB+0x5e>
		// Ongoing Transfer, abort
		for(uint8_t i = 0; i < WRB_LEN; ++i){
 8003c56:	2300      	movs	r3, #0
 8003c58:	73fb      	strb	r3, [r7, #15]
 8003c5a:	e008      	b.n	8003c6e <write_RGB+0x3a>
			L->write_buffer[i] = 0;
 8003c5c:	7bfb      	ldrb	r3, [r7, #15]
 8003c5e:	687a      	ldr	r2, [r7, #4]
 8003c60:	4413      	add	r3, r2
 8003c62:	2200      	movs	r2, #0
 8003c64:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		for(uint8_t i = 0; i < WRB_LEN; ++i){
 8003c68:	7bfb      	ldrb	r3, [r7, #15]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	73fb      	strb	r3, [r7, #15]
 8003c6e:	7bfb      	ldrb	r3, [r7, #15]
 8003c70:	2b2f      	cmp	r3, #47	; 0x2f
 8003c72:	d9f3      	bls.n	8003c5c <write_RGB+0x28>
		}
		L->wb_pos = 0;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		HAL_TIM_PWM_Stop_DMA(L->htim, L->timer_channel);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003c88:	4619      	mov	r1, r3
 8003c8a:	4610      	mov	r0, r2
 8003c8c:	f003 fdc8 	bl	8007820 <HAL_TIM_PWM_Stop_DMA>
		return;
 8003c90:	e092      	b.n	8003db8 <write_RGB+0x184>
	}
	for(uint_fast8_t i = 0; i < 8; ++i){
 8003c92:	2300      	movs	r3, #0
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	e079      	b.n	8003d8c <write_RGB+0x158>
	    L->write_buffer[i     ] = DUTY_0 << (((L->color_buffer[0] << i) & 0x80) > 0);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	785b      	ldrb	r3, [r3, #1]
 8003c9c:	461a      	mov	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	dd01      	ble.n	8003cb0 <write_RGB+0x7c>
 8003cac:	2186      	movs	r1, #134	; 0x86
 8003cae:	e000      	b.n	8003cb2 <write_RGB+0x7e>
 8003cb0:	2143      	movs	r1, #67	; 0x43
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	336d      	adds	r3, #109	; 0x6d
 8003cba:	460a      	mov	r2, r1
 8003cbc:	701a      	strb	r2, [r3, #0]
	    L->write_buffer[i +  8] = DUTY_0 << (((L->color_buffer[1] << i) & 0x80) > 0);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	789b      	ldrb	r3, [r3, #2]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	68bb      	ldr	r3, [r7, #8]
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	dd01      	ble.n	8003cd6 <write_RGB+0xa2>
 8003cd2:	2186      	movs	r1, #134	; 0x86
 8003cd4:	e000      	b.n	8003cd8 <write_RGB+0xa4>
 8003cd6:	2143      	movs	r1, #67	; 0x43
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	3308      	adds	r3, #8
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	4413      	add	r3, r2
 8003ce0:	460a      	mov	r2, r1
 8003ce2:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	    L->write_buffer[i + 16] = DUTY_0 << (((L->color_buffer[2] << i) & 0x80) > 0);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	78db      	ldrb	r3, [r3, #3]
 8003cea:	461a      	mov	r2, r3
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	dd01      	ble.n	8003cfe <write_RGB+0xca>
 8003cfa:	2186      	movs	r1, #134	; 0x86
 8003cfc:	e000      	b.n	8003d00 <write_RGB+0xcc>
 8003cfe:	2143      	movs	r1, #67	; 0x43
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	3310      	adds	r3, #16
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	4413      	add	r3, r2
 8003d08:	460a      	mov	r2, r1
 8003d0a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	    L->write_buffer[i + 24] = DUTY_0 << (((L->color_buffer[3] << i) & 0x80) > 0);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	791b      	ldrb	r3, [r3, #4]
 8003d12:	461a      	mov	r2, r3
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	dd01      	ble.n	8003d26 <write_RGB+0xf2>
 8003d22:	2186      	movs	r1, #134	; 0x86
 8003d24:	e000      	b.n	8003d28 <write_RGB+0xf4>
 8003d26:	2143      	movs	r1, #67	; 0x43
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	3318      	adds	r3, #24
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	4413      	add	r3, r2
 8003d30:	460a      	mov	r2, r1
 8003d32:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	    L->write_buffer[i + 32] = DUTY_0 << (((L->color_buffer[4] << i) & 0x80) > 0);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	795b      	ldrb	r3, [r3, #5]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	dd01      	ble.n	8003d4e <write_RGB+0x11a>
 8003d4a:	2186      	movs	r1, #134	; 0x86
 8003d4c:	e000      	b.n	8003d50 <write_RGB+0x11c>
 8003d4e:	2143      	movs	r1, #67	; 0x43
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	3320      	adds	r3, #32
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	4413      	add	r3, r2
 8003d58:	460a      	mov	r2, r1
 8003d5a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	    L->write_buffer[i + 40] = DUTY_0 << (((L->color_buffer[5] << i) & 0x80) > 0);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	799b      	ldrb	r3, [r3, #6]
 8003d62:	461a      	mov	r2, r3
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	dd01      	ble.n	8003d76 <write_RGB+0x142>
 8003d72:	2186      	movs	r1, #134	; 0x86
 8003d74:	e000      	b.n	8003d78 <write_RGB+0x144>
 8003d76:	2143      	movs	r1, #67	; 0x43
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	3328      	adds	r3, #40	; 0x28
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	4413      	add	r3, r2
 8003d80:	460a      	mov	r2, r1
 8003d82:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	for(uint_fast8_t i = 0; i < 8; ++i){
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	3301      	adds	r3, #1
 8003d8a:	60bb      	str	r3, [r7, #8]
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b07      	cmp	r3, #7
 8003d90:	d982      	bls.n	8003c98 <write_RGB+0x64>
	}
	HAL_TIM_PWM_Start_DMA(L->htim, L->timer_channel, (uint32_t *)L->write_buffer, WRB_LEN);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f8d3 00a8 	ldr.w	r0, [r3, #168]	; 0xa8
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f8d3 10ac 	ldr.w	r1, [r3, #172]	; 0xac
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f103 026d 	add.w	r2, r3, #109	; 0x6d
 8003da4:	2330      	movs	r3, #48	; 0x30
 8003da6:	f003 fb4f 	bl	8007448 <HAL_TIM_PWM_Start_DMA>
	L->wb_pos = 2;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2202      	movs	r2, #2
 8003dae:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	GLS = L;
 8003db2:	4a03      	ldr	r2, [pc, #12]	; (8003dc0 <write_RGB+0x18c>)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6013      	str	r3, [r2, #0]
}
 8003db8:	3710      	adds	r7, #16
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	bf00      	nop
 8003dc0:	20000960 	.word	0x20000960

08003dc4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

//Half-transfer of DMA buffer callback
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 8003dc4:	b480      	push	{r7}
 8003dc6:	b085      	sub	sp, #20
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(write_buff_p) to LED(write_buff_p + 1)
  if(GLS->wb_pos < LED_COUNT) {
 8003dcc:	4b4a      	ldr	r3, [pc, #296]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003dd4:	2b23      	cmp	r3, #35	; 0x23
 8003dd6:	d86b      	bhi.n	8003eb0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xec>
    // Fill the even buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8003dd8:	2300      	movs	r3, #0
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	e05d      	b.n	8003e9a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd6>
      GLS->write_buffer[i     ] = DUTY_0 << (((GLS->color_buffer[3 * GLS->wb_pos    ] << i) & 0x80) > 0);
 8003dde:	4b46      	ldr	r3, [pc, #280]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003de0:	6819      	ldr	r1, [r3, #0]
 8003de2:	4b45      	ldr	r3, [pc, #276]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003dea:	4613      	mov	r3, r2
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	4413      	add	r3, r2
 8003df0:	440b      	add	r3, r1
 8003df2:	785b      	ldrb	r3, [r3, #1]
 8003df4:	461a      	mov	r2, r3
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	dd01      	ble.n	8003e08 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x44>
 8003e04:	2186      	movs	r1, #134	; 0x86
 8003e06:	e000      	b.n	8003e0a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x46>
 8003e08:	2143      	movs	r1, #67	; 0x43
 8003e0a:	4b3b      	ldr	r3, [pc, #236]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	4413      	add	r3, r2
 8003e12:	336d      	adds	r3, #109	; 0x6d
 8003e14:	460a      	mov	r2, r1
 8003e16:	701a      	strb	r2, [r3, #0]
      GLS->write_buffer[i +  8] = DUTY_0 << (((GLS->color_buffer[3 * GLS->wb_pos + 1] << i) & 0x80) > 0);
 8003e18:	4b37      	ldr	r3, [pc, #220]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e1a:	6819      	ldr	r1, [r3, #0]
 8003e1c:	4b36      	ldr	r3, [pc, #216]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003e24:	4613      	mov	r3, r2
 8003e26:	005b      	lsls	r3, r3, #1
 8003e28:	4413      	add	r3, r2
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	440b      	add	r3, r1
 8003e2e:	785b      	ldrb	r3, [r3, #1]
 8003e30:	461a      	mov	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	dd01      	ble.n	8003e44 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x80>
 8003e40:	2186      	movs	r1, #134	; 0x86
 8003e42:	e000      	b.n	8003e46 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x82>
 8003e44:	2143      	movs	r1, #67	; 0x43
 8003e46:	4b2c      	ldr	r3, [pc, #176]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	3308      	adds	r3, #8
 8003e4e:	4413      	add	r3, r2
 8003e50:	460a      	mov	r2, r1
 8003e52:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
      GLS->write_buffer[i + 16] = DUTY_0 << (((GLS->color_buffer[3 * GLS->wb_pos + 2] << i) & 0x80) > 0);
 8003e56:	4b28      	ldr	r3, [pc, #160]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e58:	6819      	ldr	r1, [r3, #0]
 8003e5a:	4b27      	ldr	r3, [pc, #156]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003e62:	4613      	mov	r3, r2
 8003e64:	005b      	lsls	r3, r3, #1
 8003e66:	4413      	add	r3, r2
 8003e68:	3302      	adds	r3, #2
 8003e6a:	440b      	add	r3, r1
 8003e6c:	785b      	ldrb	r3, [r3, #1]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	dd01      	ble.n	8003e82 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xbe>
 8003e7e:	2186      	movs	r1, #134	; 0x86
 8003e80:	e000      	b.n	8003e84 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc0>
 8003e82:	2143      	movs	r1, #67	; 0x43
 8003e84:	4b1c      	ldr	r3, [pc, #112]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	3310      	adds	r3, #16
 8003e8c:	4413      	add	r3, r2
 8003e8e:	460a      	mov	r2, r1
 8003e90:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	3301      	adds	r3, #1
 8003e98:	60fb      	str	r3, [r7, #12]
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2b07      	cmp	r3, #7
 8003e9e:	d99e      	bls.n	8003dde <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x1a>
    }
    GLS->wb_pos++;
 8003ea0:	4b15      	ldr	r3, [pc, #84]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003ea8:	3201      	adds	r2, #1
 8003eaa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  } else if (GLS->wb_pos < LED_COUNT + 2) {
    // First half reset zero fill
    for(uint8_t i = 0; i < WRB_LEN / 2; ++i) GLS->write_buffer[i] = 0;
    GLS->wb_pos++;
  }
}
 8003eae:	e01c      	b.n	8003eea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x126>
  } else if (GLS->wb_pos < LED_COUNT + 2) {
 8003eb0:	4b11      	ldr	r3, [pc, #68]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003eb8:	2b25      	cmp	r3, #37	; 0x25
 8003eba:	d816      	bhi.n	8003eea <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x126>
    for(uint8_t i = 0; i < WRB_LEN / 2; ++i) GLS->write_buffer[i] = 0;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	72fb      	strb	r3, [r7, #11]
 8003ec0:	e009      	b.n	8003ed6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x112>
 8003ec2:	4b0d      	ldr	r3, [pc, #52]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	7afb      	ldrb	r3, [r7, #11]
 8003ec8:	4413      	add	r3, r2
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 8003ed0:	7afb      	ldrb	r3, [r7, #11]
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	72fb      	strb	r3, [r7, #11]
 8003ed6:	7afb      	ldrb	r3, [r7, #11]
 8003ed8:	2b17      	cmp	r3, #23
 8003eda:	d9f2      	bls.n	8003ec2 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xfe>
    GLS->wb_pos++;
 8003edc:	4b06      	ldr	r3, [pc, #24]	; (8003ef8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x134>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003ee4:	3201      	adds	r2, #1
 8003ee6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
 8003eea:	bf00      	nop
 8003eec:	3714      	adds	r7, #20
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef4:	4770      	bx	lr
 8003ef6:	bf00      	nop
 8003ef8:	20000960 	.word	0x20000960

08003efc <HAL_TIM_PWM_PulseFinishedCallback>:

//Complete transfer of DMA buffer callback
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
  // DMA buffer set from LED(write_buff_p) to LED(write_buff_p + 1)
  if(GLS->wb_pos < LED_COUNT) {
 8003f04:	4b52      	ldr	r3, [pc, #328]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003f0c:	2b23      	cmp	r3, #35	; 0x23
 8003f0e:	d86c      	bhi.n	8003fea <HAL_TIM_PWM_PulseFinishedCallback+0xee>
    // Fill the odd buffer
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8003f10:	2300      	movs	r3, #0
 8003f12:	60fb      	str	r3, [r7, #12]
 8003f14:	e05e      	b.n	8003fd4 <HAL_TIM_PWM_PulseFinishedCallback+0xd8>
      GLS->write_buffer[i + 24] = DUTY_0 << (((GLS->color_buffer[3 * GLS->wb_pos    ] << i) & 0x80) > 0);
 8003f16:	4b4e      	ldr	r3, [pc, #312]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f18:	6819      	ldr	r1, [r3, #0]
 8003f1a:	4b4d      	ldr	r3, [pc, #308]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003f22:	4613      	mov	r3, r2
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	4413      	add	r3, r2
 8003f28:	440b      	add	r3, r1
 8003f2a:	785b      	ldrb	r3, [r3, #1]
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	fa02 f303 	lsl.w	r3, r2, r3
 8003f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	dd01      	ble.n	8003f40 <HAL_TIM_PWM_PulseFinishedCallback+0x44>
 8003f3c:	2186      	movs	r1, #134	; 0x86
 8003f3e:	e000      	b.n	8003f42 <HAL_TIM_PWM_PulseFinishedCallback+0x46>
 8003f40:	2143      	movs	r1, #67	; 0x43
 8003f42:	4b43      	ldr	r3, [pc, #268]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	3318      	adds	r3, #24
 8003f4a:	4413      	add	r3, r2
 8003f4c:	460a      	mov	r2, r1
 8003f4e:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
      GLS->write_buffer[i + 32] = DUTY_0 << (((GLS->color_buffer[3 * GLS->wb_pos + 1] << i) & 0x80) > 0);
 8003f52:	4b3f      	ldr	r3, [pc, #252]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f54:	6819      	ldr	r1, [r3, #0]
 8003f56:	4b3e      	ldr	r3, [pc, #248]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003f5e:	4613      	mov	r3, r2
 8003f60:	005b      	lsls	r3, r3, #1
 8003f62:	4413      	add	r3, r2
 8003f64:	3301      	adds	r3, #1
 8003f66:	440b      	add	r3, r1
 8003f68:	785b      	ldrb	r3, [r3, #1]
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	dd01      	ble.n	8003f7e <HAL_TIM_PWM_PulseFinishedCallback+0x82>
 8003f7a:	2186      	movs	r1, #134	; 0x86
 8003f7c:	e000      	b.n	8003f80 <HAL_TIM_PWM_PulseFinishedCallback+0x84>
 8003f7e:	2143      	movs	r1, #67	; 0x43
 8003f80:	4b33      	ldr	r3, [pc, #204]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	3320      	adds	r3, #32
 8003f88:	4413      	add	r3, r2
 8003f8a:	460a      	mov	r2, r1
 8003f8c:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
      GLS->write_buffer[i + 40] = DUTY_0 << (((GLS->color_buffer[3 * GLS->wb_pos + 2] << i) & 0x80) > 0);
 8003f90:	4b2f      	ldr	r3, [pc, #188]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f92:	6819      	ldr	r1, [r3, #0]
 8003f94:	4b2e      	ldr	r3, [pc, #184]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003f9c:	4613      	mov	r3, r2
 8003f9e:	005b      	lsls	r3, r3, #1
 8003fa0:	4413      	add	r3, r2
 8003fa2:	3302      	adds	r3, #2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	785b      	ldrb	r3, [r3, #1]
 8003fa8:	461a      	mov	r2, r3
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	dd01      	ble.n	8003fbc <HAL_TIM_PWM_PulseFinishedCallback+0xc0>
 8003fb8:	2186      	movs	r1, #134	; 0x86
 8003fba:	e000      	b.n	8003fbe <HAL_TIM_PWM_PulseFinishedCallback+0xc2>
 8003fbc:	2143      	movs	r1, #67	; 0x43
 8003fbe:	4b24      	ldr	r3, [pc, #144]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003fc0:	681a      	ldr	r2, [r3, #0]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	3328      	adds	r3, #40	; 0x28
 8003fc6:	4413      	add	r3, r2
 8003fc8:	460a      	mov	r2, r1
 8003fca:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
    for(uint_fast8_t i = 0; i < 8; ++i) {
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	60fb      	str	r3, [r7, #12]
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2b07      	cmp	r3, #7
 8003fd8:	d99d      	bls.n	8003f16 <HAL_TIM_PWM_PulseFinishedCallback+0x1a>
    }
    GLS->wb_pos++;
 8003fda:	4b1d      	ldr	r3, [pc, #116]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003fe2:	3201      	adds	r2, #1
 8003fe4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    ++GLS->wb_pos;
  } else {
	GLS->wb_pos = 0;
    HAL_TIM_PWM_Stop_DMA(GLS->htim, GLS->timer_channel);
  }
}
 8003fe8:	e02e      	b.n	8004048 <HAL_TIM_PWM_PulseFinishedCallback+0x14c>
  } else if (GLS->wb_pos < LED_COUNT + 2) {
 8003fea:	4b19      	ldr	r3, [pc, #100]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003ff2:	2b25      	cmp	r3, #37	; 0x25
 8003ff4:	d817      	bhi.n	8004026 <HAL_TIM_PWM_PulseFinishedCallback+0x12a>
    for(uint8_t i = WRB_LEN / 2; i < WRB_LEN; ++i) GLS->write_buffer[i] = 0;
 8003ff6:	2318      	movs	r3, #24
 8003ff8:	72fb      	strb	r3, [r7, #11]
 8003ffa:	e009      	b.n	8004010 <HAL_TIM_PWM_PulseFinishedCallback+0x114>
 8003ffc:	4b14      	ldr	r3, [pc, #80]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8003ffe:	681a      	ldr	r2, [r3, #0]
 8004000:	7afb      	ldrb	r3, [r7, #11]
 8004002:	4413      	add	r3, r2
 8004004:	2200      	movs	r2, #0
 8004006:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 800400a:	7afb      	ldrb	r3, [r7, #11]
 800400c:	3301      	adds	r3, #1
 800400e:	72fb      	strb	r3, [r7, #11]
 8004010:	7afb      	ldrb	r3, [r7, #11]
 8004012:	2b2f      	cmp	r3, #47	; 0x2f
 8004014:	d9f2      	bls.n	8003ffc <HAL_TIM_PWM_PulseFinishedCallback+0x100>
    ++GLS->wb_pos;
 8004016:	4b0e      	ldr	r3, [pc, #56]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800401e:	3201      	adds	r2, #1
 8004020:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
 8004024:	e010      	b.n	8004048 <HAL_TIM_PWM_PulseFinishedCallback+0x14c>
	GLS->wb_pos = 0;
 8004026:	4b0a      	ldr	r3, [pc, #40]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	2200      	movs	r2, #0
 800402c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    HAL_TIM_PWM_Stop_DMA(GLS->htim, GLS->timer_channel);
 8004030:	4b07      	ldr	r3, [pc, #28]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 8004038:	4b05      	ldr	r3, [pc, #20]	; (8004050 <HAL_TIM_PWM_PulseFinishedCallback+0x154>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004040:	4619      	mov	r1, r3
 8004042:	4610      	mov	r0, r2
 8004044:	f003 fbec 	bl	8007820 <HAL_TIM_PWM_Stop_DMA>
}
 8004048:	bf00      	nop
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}
 8004050:	20000960 	.word	0x20000960

08004054 <hsl_to_rgb>:

// Fast hsl2rgb algorithm: https://stackoverflow.com/questions/13105185/fast-algorithm-for-rgb-hsl-conversion
uint32_t hsl_to_rgb(uint8_t h, uint8_t s, uint8_t l) {
 8004054:	b480      	push	{r7}
 8004056:	b087      	sub	sp, #28
 8004058:	af00      	add	r7, sp, #0
 800405a:	4603      	mov	r3, r0
 800405c:	71fb      	strb	r3, [r7, #7]
 800405e:	460b      	mov	r3, r1
 8004060:	71bb      	strb	r3, [r7, #6]
 8004062:	4613      	mov	r3, r2
 8004064:	717b      	strb	r3, [r7, #5]
	if(l == 0) return 0;
 8004066:	797b      	ldrb	r3, [r7, #5]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <hsl_to_rgb+0x1c>
 800406c:	2300      	movs	r3, #0
 800406e:	e0b1      	b.n	80041d4 <hsl_to_rgb+0x180>

	volatile uint8_t  r, g, b, lo, c, x, m;
	volatile uint16_t h1, l1, H;
	l1 = l + 1;
 8004070:	797b      	ldrb	r3, [r7, #5]
 8004072:	b29b      	uxth	r3, r3
 8004074:	3301      	adds	r3, #1
 8004076:	b29b      	uxth	r3, r3
 8004078:	81bb      	strh	r3, [r7, #12]
	if (l < 128)    c = ((l1 << 1) * s) >> 8;
 800407a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800407e:	2b00      	cmp	r3, #0
 8004080:	db09      	blt.n	8004096 <hsl_to_rgb+0x42>
 8004082:	89bb      	ldrh	r3, [r7, #12]
 8004084:	b29b      	uxth	r3, r3
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	79ba      	ldrb	r2, [r7, #6]
 800408a:	fb02 f303 	mul.w	r3, r2, r3
 800408e:	121b      	asrs	r3, r3, #8
 8004090:	b2db      	uxtb	r3, r3
 8004092:	74fb      	strb	r3, [r7, #19]
 8004094:	e00a      	b.n	80040ac <hsl_to_rgb+0x58>
	else            c = (512 - (l1 << 1)) * s >> 8;
 8004096:	89bb      	ldrh	r3, [r7, #12]
 8004098:	b29b      	uxth	r3, r3
 800409a:	005b      	lsls	r3, r3, #1
 800409c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80040a0:	79ba      	ldrb	r2, [r7, #6]
 80040a2:	fb02 f303 	mul.w	r3, r2, r3
 80040a6:	121b      	asrs	r3, r3, #8
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	74fb      	strb	r3, [r7, #19]

	H = h * 6;              // 0 to 1535 (actually 1530)
 80040ac:	79fb      	ldrb	r3, [r7, #7]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	461a      	mov	r2, r3
 80040b2:	0052      	lsls	r2, r2, #1
 80040b4:	4413      	add	r3, r2
 80040b6:	005b      	lsls	r3, r3, #1
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	817b      	strh	r3, [r7, #10]
	lo = H & 255;           // Low byte  = primary/secondary color mix
 80040bc:	897b      	ldrh	r3, [r7, #10]
 80040be:	b29b      	uxth	r3, r3
 80040c0:	b2db      	uxtb	r3, r3
 80040c2:	753b      	strb	r3, [r7, #20]
	h1 = lo + 1;
 80040c4:	7d3b      	ldrb	r3, [r7, #20]
 80040c6:	b2db      	uxtb	r3, r3
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	3301      	adds	r3, #1
 80040cc:	b29b      	uxth	r3, r3
 80040ce:	81fb      	strh	r3, [r7, #14]

	if ((H & 256) == 0)   x = h1 * c >> 8;          // even sextant, like red to yellow
 80040d0:	897b      	ldrh	r3, [r7, #10]
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d109      	bne.n	80040f0 <hsl_to_rgb+0x9c>
 80040dc:	89fb      	ldrh	r3, [r7, #14]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	7cfa      	ldrb	r2, [r7, #19]
 80040e2:	b2d2      	uxtb	r2, r2
 80040e4:	fb02 f303 	mul.w	r3, r2, r3
 80040e8:	121b      	asrs	r3, r3, #8
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	74bb      	strb	r3, [r7, #18]
 80040ee:	e00a      	b.n	8004106 <hsl_to_rgb+0xb2>
	else                  x = (256 - h1) * c >> 8;  // odd sextant, like yellow to green
 80040f0:	89fb      	ldrh	r3, [r7, #14]
 80040f2:	b29b      	uxth	r3, r3
 80040f4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80040f8:	7cfa      	ldrb	r2, [r7, #19]
 80040fa:	b2d2      	uxtb	r2, r2
 80040fc:	fb02 f303 	mul.w	r3, r2, r3
 8004100:	121b      	asrs	r3, r3, #8
 8004102:	b2db      	uxtb	r3, r3
 8004104:	74bb      	strb	r3, [r7, #18]

	m = l - (c >> 1);
 8004106:	7cfb      	ldrb	r3, [r7, #19]
 8004108:	b2db      	uxtb	r3, r3
 800410a:	085b      	lsrs	r3, r3, #1
 800410c:	b2db      	uxtb	r3, r3
 800410e:	797a      	ldrb	r2, [r7, #5]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	b2db      	uxtb	r3, r3
 8004114:	747b      	strb	r3, [r7, #17]
	switch(H >> 8) {       // High byte = sextant of colorwheel
 8004116:	897b      	ldrh	r3, [r7, #10]
 8004118:	b29b      	uxth	r3, r3
 800411a:	0a1b      	lsrs	r3, r3, #8
 800411c:	b29b      	uxth	r3, r3
 800411e:	2b04      	cmp	r3, #4
 8004120:	d839      	bhi.n	8004196 <hsl_to_rgb+0x142>
 8004122:	a201      	add	r2, pc, #4	; (adr r2, 8004128 <hsl_to_rgb+0xd4>)
 8004124:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004128:	0800413d 	.word	0x0800413d
 800412c:	0800414f 	.word	0x0800414f
 8004130:	08004161 	.word	0x08004161
 8004134:	08004173 	.word	0x08004173
 8004138:	08004185 	.word	0x08004185
	 case 0 : r = c; g = x; b = 0; break; // R to Y
 800413c:	7cfb      	ldrb	r3, [r7, #19]
 800413e:	b2db      	uxtb	r3, r3
 8004140:	75fb      	strb	r3, [r7, #23]
 8004142:	7cbb      	ldrb	r3, [r7, #18]
 8004144:	b2db      	uxtb	r3, r3
 8004146:	75bb      	strb	r3, [r7, #22]
 8004148:	2300      	movs	r3, #0
 800414a:	757b      	strb	r3, [r7, #21]
 800414c:	e02c      	b.n	80041a8 <hsl_to_rgb+0x154>
	 case 1 : r = x; g = c; b = 0; break; // Y to G
 800414e:	7cbb      	ldrb	r3, [r7, #18]
 8004150:	b2db      	uxtb	r3, r3
 8004152:	75fb      	strb	r3, [r7, #23]
 8004154:	7cfb      	ldrb	r3, [r7, #19]
 8004156:	b2db      	uxtb	r3, r3
 8004158:	75bb      	strb	r3, [r7, #22]
 800415a:	2300      	movs	r3, #0
 800415c:	757b      	strb	r3, [r7, #21]
 800415e:	e023      	b.n	80041a8 <hsl_to_rgb+0x154>
	 case 2 : r = 0; g = c; b = x; break; // G to C
 8004160:	2300      	movs	r3, #0
 8004162:	75fb      	strb	r3, [r7, #23]
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	b2db      	uxtb	r3, r3
 8004168:	75bb      	strb	r3, [r7, #22]
 800416a:	7cbb      	ldrb	r3, [r7, #18]
 800416c:	b2db      	uxtb	r3, r3
 800416e:	757b      	strb	r3, [r7, #21]
 8004170:	e01a      	b.n	80041a8 <hsl_to_rgb+0x154>
	 case 3 : r = 0; g = x; b = c; break; // C to B
 8004172:	2300      	movs	r3, #0
 8004174:	75fb      	strb	r3, [r7, #23]
 8004176:	7cbb      	ldrb	r3, [r7, #18]
 8004178:	b2db      	uxtb	r3, r3
 800417a:	75bb      	strb	r3, [r7, #22]
 800417c:	7cfb      	ldrb	r3, [r7, #19]
 800417e:	b2db      	uxtb	r3, r3
 8004180:	757b      	strb	r3, [r7, #21]
 8004182:	e011      	b.n	80041a8 <hsl_to_rgb+0x154>
	 case 4 : r = x; g = 0; b = c; break; // B to M
 8004184:	7cbb      	ldrb	r3, [r7, #18]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	75fb      	strb	r3, [r7, #23]
 800418a:	2300      	movs	r3, #0
 800418c:	75bb      	strb	r3, [r7, #22]
 800418e:	7cfb      	ldrb	r3, [r7, #19]
 8004190:	b2db      	uxtb	r3, r3
 8004192:	757b      	strb	r3, [r7, #21]
 8004194:	e008      	b.n	80041a8 <hsl_to_rgb+0x154>
	 default: r = c; g = 0; b = x; break; // M to R
 8004196:	7cfb      	ldrb	r3, [r7, #19]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	75fb      	strb	r3, [r7, #23]
 800419c:	2300      	movs	r3, #0
 800419e:	75bb      	strb	r3, [r7, #22]
 80041a0:	7cbb      	ldrb	r3, [r7, #18]
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	757b      	strb	r3, [r7, #21]
 80041a6:	bf00      	nop
	}

	return (((uint32_t)r + m) << 16) | (((uint32_t)g + m) << 8) | ((uint32_t)b + m);
 80041a8:	7dfb      	ldrb	r3, [r7, #23]
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	461a      	mov	r2, r3
 80041ae:	7c7b      	ldrb	r3, [r7, #17]
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	4413      	add	r3, r2
 80041b4:	041a      	lsls	r2, r3, #16
 80041b6:	7dbb      	ldrb	r3, [r7, #22]
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	4619      	mov	r1, r3
 80041bc:	7c7b      	ldrb	r3, [r7, #17]
 80041be:	b2db      	uxtb	r3, r3
 80041c0:	440b      	add	r3, r1
 80041c2:	021b      	lsls	r3, r3, #8
 80041c4:	431a      	orrs	r2, r3
 80041c6:	7d7b      	ldrb	r3, [r7, #21]
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	4619      	mov	r1, r3
 80041cc:	7c7b      	ldrb	r3, [r7, #17]
 80041ce:	b2db      	uxtb	r3, r3
 80041d0:	440b      	add	r3, r1
 80041d2:	4313      	orrs	r3, r2
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	371c      	adds	r7, #28
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr

080041e0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80041e0:	480d      	ldr	r0, [pc, #52]	; (8004218 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80041e2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80041e4:	480d      	ldr	r0, [pc, #52]	; (800421c <LoopForever+0x6>)
  ldr r1, =_edata
 80041e6:	490e      	ldr	r1, [pc, #56]	; (8004220 <LoopForever+0xa>)
  ldr r2, =_sidata
 80041e8:	4a0e      	ldr	r2, [pc, #56]	; (8004224 <LoopForever+0xe>)
  movs r3, #0
 80041ea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80041ec:	e002      	b.n	80041f4 <LoopCopyDataInit>

080041ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80041ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80041f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80041f2:	3304      	adds	r3, #4

080041f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041f8:	d3f9      	bcc.n	80041ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041fa:	4a0b      	ldr	r2, [pc, #44]	; (8004228 <LoopForever+0x12>)
  ldr r4, =_ebss
 80041fc:	4c0b      	ldr	r4, [pc, #44]	; (800422c <LoopForever+0x16>)
  movs r3, #0
 80041fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004200:	e001      	b.n	8004206 <LoopFillZerobss>

08004202 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004202:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004204:	3204      	adds	r2, #4

08004206 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004206:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004208:	d3fb      	bcc.n	8004202 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800420a:	f7fe fd0b 	bl	8002c24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800420e:	f006 fe4b 	bl	800aea8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004212:	f7fd fab9 	bl	8001788 <main>

08004216 <LoopForever>:

LoopForever:
    b LoopForever
 8004216:	e7fe      	b.n	8004216 <LoopForever>
  ldr   r0, =_estack
 8004218:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800421c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004220:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8004224:	0800ba2c 	.word	0x0800ba2c
  ldr r2, =_sbss
 8004228:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800422c:	20000978 	.word	0x20000978

08004230 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004230:	e7fe      	b.n	8004230 <ADC1_2_IRQHandler>

08004232 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004232:	b580      	push	{r7, lr}
 8004234:	b082      	sub	sp, #8
 8004236:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004238:	2300      	movs	r3, #0
 800423a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800423c:	2003      	movs	r0, #3
 800423e:	f000 f95b 	bl	80044f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004242:	2000      	movs	r0, #0
 8004244:	f000 f80e 	bl	8004264 <HAL_InitTick>
 8004248:	4603      	mov	r3, r0
 800424a:	2b00      	cmp	r3, #0
 800424c:	d002      	beq.n	8004254 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800424e:	2301      	movs	r3, #1
 8004250:	71fb      	strb	r3, [r7, #7]
 8004252:	e001      	b.n	8004258 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004254:	f7fe fbd6 	bl	8002a04 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004258:	79fb      	ldrb	r3, [r7, #7]

}
 800425a:	4618      	mov	r0, r3
 800425c:	3708      	adds	r7, #8
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}
	...

08004264 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b084      	sub	sp, #16
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800426c:	2300      	movs	r3, #0
 800426e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004270:	4b16      	ldr	r3, [pc, #88]	; (80042cc <HAL_InitTick+0x68>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d022      	beq.n	80042be <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004278:	4b15      	ldr	r3, [pc, #84]	; (80042d0 <HAL_InitTick+0x6c>)
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	4b13      	ldr	r3, [pc, #76]	; (80042cc <HAL_InitTick+0x68>)
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004284:	fbb1 f3f3 	udiv	r3, r1, r3
 8004288:	fbb2 f3f3 	udiv	r3, r2, r3
 800428c:	4618      	mov	r0, r3
 800428e:	f000 f966 	bl	800455e <HAL_SYSTICK_Config>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d10f      	bne.n	80042b8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b0f      	cmp	r3, #15
 800429c:	d809      	bhi.n	80042b2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800429e:	2200      	movs	r2, #0
 80042a0:	6879      	ldr	r1, [r7, #4]
 80042a2:	f04f 30ff 	mov.w	r0, #4294967295
 80042a6:	f000 f932 	bl	800450e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80042aa:	4a0a      	ldr	r2, [pc, #40]	; (80042d4 <HAL_InitTick+0x70>)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	e007      	b.n	80042c2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
 80042b6:	e004      	b.n	80042c2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	73fb      	strb	r3, [r7, #15]
 80042bc:	e001      	b.n	80042c2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bd80      	pop	{r7, pc}
 80042cc:	20000008 	.word	0x20000008
 80042d0:	20000000 	.word	0x20000000
 80042d4:	20000004 	.word	0x20000004

080042d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80042dc:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <HAL_IncTick+0x1c>)
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <HAL_IncTick+0x20>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4413      	add	r3, r2
 80042e6:	4a03      	ldr	r2, [pc, #12]	; (80042f4 <HAL_IncTick+0x1c>)
 80042e8:	6013      	str	r3, [r2, #0]
}
 80042ea:	bf00      	nop
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	20000964 	.word	0x20000964
 80042f8:	20000008 	.word	0x20000008

080042fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
  return uwTick;
 8004300:	4b03      	ldr	r3, [pc, #12]	; (8004310 <HAL_GetTick+0x14>)
 8004302:	681b      	ldr	r3, [r3, #0]
}
 8004304:	4618      	mov	r0, r3
 8004306:	46bd      	mov	sp, r7
 8004308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430c:	4770      	bx	lr
 800430e:	bf00      	nop
 8004310:	20000964 	.word	0x20000964

08004314 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800431c:	f7ff ffee 	bl	80042fc <HAL_GetTick>
 8004320:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432c:	d004      	beq.n	8004338 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800432e:	4b09      	ldr	r3, [pc, #36]	; (8004354 <HAL_Delay+0x40>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4413      	add	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004338:	bf00      	nop
 800433a:	f7ff ffdf 	bl	80042fc <HAL_GetTick>
 800433e:	4602      	mov	r2, r0
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	429a      	cmp	r2, r3
 8004348:	d8f7      	bhi.n	800433a <HAL_Delay+0x26>
  {
  }
}
 800434a:	bf00      	nop
 800434c:	bf00      	nop
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	20000008 	.word	0x20000008

08004358 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f003 0307 	and.w	r3, r3, #7
 8004366:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004368:	4b0c      	ldr	r3, [pc, #48]	; (800439c <__NVIC_SetPriorityGrouping+0x44>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800436e:	68ba      	ldr	r2, [r7, #8]
 8004370:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004374:	4013      	ands	r3, r2
 8004376:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004380:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004388:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800438a:	4a04      	ldr	r2, [pc, #16]	; (800439c <__NVIC_SetPriorityGrouping+0x44>)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	60d3      	str	r3, [r2, #12]
}
 8004390:	bf00      	nop
 8004392:	3714      	adds	r7, #20
 8004394:	46bd      	mov	sp, r7
 8004396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439a:	4770      	bx	lr
 800439c:	e000ed00 	.word	0xe000ed00

080043a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80043a0:	b480      	push	{r7}
 80043a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80043a4:	4b04      	ldr	r3, [pc, #16]	; (80043b8 <__NVIC_GetPriorityGrouping+0x18>)
 80043a6:	68db      	ldr	r3, [r3, #12]
 80043a8:	0a1b      	lsrs	r3, r3, #8
 80043aa:	f003 0307 	and.w	r3, r3, #7
}
 80043ae:	4618      	mov	r0, r3
 80043b0:	46bd      	mov	sp, r7
 80043b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b6:	4770      	bx	lr
 80043b8:	e000ed00 	.word	0xe000ed00

080043bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043bc:	b480      	push	{r7}
 80043be:	b083      	sub	sp, #12
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	4603      	mov	r3, r0
 80043c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	db0b      	blt.n	80043e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80043ce:	79fb      	ldrb	r3, [r7, #7]
 80043d0:	f003 021f 	and.w	r2, r3, #31
 80043d4:	4907      	ldr	r1, [pc, #28]	; (80043f4 <__NVIC_EnableIRQ+0x38>)
 80043d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	2001      	movs	r0, #1
 80043de:	fa00 f202 	lsl.w	r2, r0, r2
 80043e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80043e6:	bf00      	nop
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	e000e100 	.word	0xe000e100

080043f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	4603      	mov	r3, r0
 8004400:	6039      	str	r1, [r7, #0]
 8004402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004408:	2b00      	cmp	r3, #0
 800440a:	db0a      	blt.n	8004422 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	b2da      	uxtb	r2, r3
 8004410:	490c      	ldr	r1, [pc, #48]	; (8004444 <__NVIC_SetPriority+0x4c>)
 8004412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004416:	0112      	lsls	r2, r2, #4
 8004418:	b2d2      	uxtb	r2, r2
 800441a:	440b      	add	r3, r1
 800441c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004420:	e00a      	b.n	8004438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	b2da      	uxtb	r2, r3
 8004426:	4908      	ldr	r1, [pc, #32]	; (8004448 <__NVIC_SetPriority+0x50>)
 8004428:	79fb      	ldrb	r3, [r7, #7]
 800442a:	f003 030f 	and.w	r3, r3, #15
 800442e:	3b04      	subs	r3, #4
 8004430:	0112      	lsls	r2, r2, #4
 8004432:	b2d2      	uxtb	r2, r2
 8004434:	440b      	add	r3, r1
 8004436:	761a      	strb	r2, [r3, #24]
}
 8004438:	bf00      	nop
 800443a:	370c      	adds	r7, #12
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	e000e100 	.word	0xe000e100
 8004448:	e000ed00 	.word	0xe000ed00

0800444c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800444c:	b480      	push	{r7}
 800444e:	b089      	sub	sp, #36	; 0x24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	f003 0307 	and.w	r3, r3, #7
 800445e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	f1c3 0307 	rsb	r3, r3, #7
 8004466:	2b04      	cmp	r3, #4
 8004468:	bf28      	it	cs
 800446a:	2304      	movcs	r3, #4
 800446c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800446e:	69fb      	ldr	r3, [r7, #28]
 8004470:	3304      	adds	r3, #4
 8004472:	2b06      	cmp	r3, #6
 8004474:	d902      	bls.n	800447c <NVIC_EncodePriority+0x30>
 8004476:	69fb      	ldr	r3, [r7, #28]
 8004478:	3b03      	subs	r3, #3
 800447a:	e000      	b.n	800447e <NVIC_EncodePriority+0x32>
 800447c:	2300      	movs	r3, #0
 800447e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004480:	f04f 32ff 	mov.w	r2, #4294967295
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	fa02 f303 	lsl.w	r3, r2, r3
 800448a:	43da      	mvns	r2, r3
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	401a      	ands	r2, r3
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004494:	f04f 31ff 	mov.w	r1, #4294967295
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	fa01 f303 	lsl.w	r3, r1, r3
 800449e:	43d9      	mvns	r1, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044a4:	4313      	orrs	r3, r2
         );
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3724      	adds	r7, #36	; 0x24
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
	...

080044b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b082      	sub	sp, #8
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	3b01      	subs	r3, #1
 80044c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80044c4:	d301      	bcc.n	80044ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80044c6:	2301      	movs	r3, #1
 80044c8:	e00f      	b.n	80044ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80044ca:	4a0a      	ldr	r2, [pc, #40]	; (80044f4 <SysTick_Config+0x40>)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3b01      	subs	r3, #1
 80044d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80044d2:	210f      	movs	r1, #15
 80044d4:	f04f 30ff 	mov.w	r0, #4294967295
 80044d8:	f7ff ff8e 	bl	80043f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80044dc:	4b05      	ldr	r3, [pc, #20]	; (80044f4 <SysTick_Config+0x40>)
 80044de:	2200      	movs	r2, #0
 80044e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044e2:	4b04      	ldr	r3, [pc, #16]	; (80044f4 <SysTick_Config+0x40>)
 80044e4:	2207      	movs	r2, #7
 80044e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044e8:	2300      	movs	r3, #0
}
 80044ea:	4618      	mov	r0, r3
 80044ec:	3708      	adds	r7, #8
 80044ee:	46bd      	mov	sp, r7
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	e000e010 	.word	0xe000e010

080044f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004500:	6878      	ldr	r0, [r7, #4]
 8004502:	f7ff ff29 	bl	8004358 <__NVIC_SetPriorityGrouping>
}
 8004506:	bf00      	nop
 8004508:	3708      	adds	r7, #8
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}

0800450e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800450e:	b580      	push	{r7, lr}
 8004510:	b086      	sub	sp, #24
 8004512:	af00      	add	r7, sp, #0
 8004514:	4603      	mov	r3, r0
 8004516:	60b9      	str	r1, [r7, #8]
 8004518:	607a      	str	r2, [r7, #4]
 800451a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800451c:	f7ff ff40 	bl	80043a0 <__NVIC_GetPriorityGrouping>
 8004520:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	68b9      	ldr	r1, [r7, #8]
 8004526:	6978      	ldr	r0, [r7, #20]
 8004528:	f7ff ff90 	bl	800444c <NVIC_EncodePriority>
 800452c:	4602      	mov	r2, r0
 800452e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004532:	4611      	mov	r1, r2
 8004534:	4618      	mov	r0, r3
 8004536:	f7ff ff5f 	bl	80043f8 <__NVIC_SetPriority>
}
 800453a:	bf00      	nop
 800453c:	3718      	adds	r7, #24
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}

08004542 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004542:	b580      	push	{r7, lr}
 8004544:	b082      	sub	sp, #8
 8004546:	af00      	add	r7, sp, #0
 8004548:	4603      	mov	r3, r0
 800454a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800454c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff ff33 	bl	80043bc <__NVIC_EnableIRQ>
}
 8004556:	bf00      	nop
 8004558:	3708      	adds	r7, #8
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800455e:	b580      	push	{r7, lr}
 8004560:	b082      	sub	sp, #8
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f7ff ffa4 	bl	80044b4 <SysTick_Config>
 800456c:	4603      	mov	r3, r0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e08d      	b.n	80046a6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	4b47      	ldr	r3, [pc, #284]	; (80046b0 <HAL_DMA_Init+0x138>)
 8004592:	429a      	cmp	r2, r3
 8004594:	d80f      	bhi.n	80045b6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	461a      	mov	r2, r3
 800459c:	4b45      	ldr	r3, [pc, #276]	; (80046b4 <HAL_DMA_Init+0x13c>)
 800459e:	4413      	add	r3, r2
 80045a0:	4a45      	ldr	r2, [pc, #276]	; (80046b8 <HAL_DMA_Init+0x140>)
 80045a2:	fba2 2303 	umull	r2, r3, r2, r3
 80045a6:	091b      	lsrs	r3, r3, #4
 80045a8:	009a      	lsls	r2, r3, #2
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a42      	ldr	r2, [pc, #264]	; (80046bc <HAL_DMA_Init+0x144>)
 80045b2:	641a      	str	r2, [r3, #64]	; 0x40
 80045b4:	e00e      	b.n	80045d4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	461a      	mov	r2, r3
 80045bc:	4b40      	ldr	r3, [pc, #256]	; (80046c0 <HAL_DMA_Init+0x148>)
 80045be:	4413      	add	r3, r2
 80045c0:	4a3d      	ldr	r2, [pc, #244]	; (80046b8 <HAL_DMA_Init+0x140>)
 80045c2:	fba2 2303 	umull	r2, r3, r2, r3
 80045c6:	091b      	lsrs	r3, r3, #4
 80045c8:	009a      	lsls	r2, r3, #2
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a3c      	ldr	r2, [pc, #240]	; (80046c4 <HAL_DMA_Init+0x14c>)
 80045d2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2202      	movs	r2, #2
 80045d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80045ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045ee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80045f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	691b      	ldr	r3, [r3, #16]
 80045fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004604:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004610:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	4313      	orrs	r3, r2
 800461c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f000 fa1e 	bl	8004a68 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004634:	d102      	bne.n	800463c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2200      	movs	r2, #0
 800463a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	685a      	ldr	r2, [r3, #4]
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004644:	b2d2      	uxtb	r2, r2
 8004646:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004650:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d010      	beq.n	800467c <HAL_DMA_Init+0x104>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b04      	cmp	r3, #4
 8004660:	d80c      	bhi.n	800467c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fa3e 	bl	8004ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004678:	605a      	str	r2, [r3, #4]
 800467a:	e008      	b.n	800468e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2200      	movs	r2, #0
 800468c:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2201      	movs	r2, #1
 8004698:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3710      	adds	r7, #16
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	40020407 	.word	0x40020407
 80046b4:	bffdfff8 	.word	0xbffdfff8
 80046b8:	cccccccd 	.word	0xcccccccd
 80046bc:	40020000 	.word	0x40020000
 80046c0:	bffdfbf8 	.word	0xbffdfbf8
 80046c4:	40020400 	.word	0x40020400

080046c8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b086      	sub	sp, #24
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
 80046d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80046d6:	2300      	movs	r3, #0
 80046d8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <HAL_DMA_Start_IT+0x20>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e066      	b.n	80047b6 <HAL_DMA_Start_IT+0xee>
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d155      	bne.n	80047a8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2202      	movs	r2, #2
 8004700:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0201 	bic.w	r2, r2, #1
 8004718:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	687a      	ldr	r2, [r7, #4]
 800471e:	68b9      	ldr	r1, [r7, #8]
 8004720:	68f8      	ldr	r0, [r7, #12]
 8004722:	f000 f962 	bl	80049ea <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	2b00      	cmp	r3, #0
 800472c:	d008      	beq.n	8004740 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	681a      	ldr	r2, [r3, #0]
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f042 020e 	orr.w	r2, r2, #14
 800473c:	601a      	str	r2, [r3, #0]
 800473e:	e00f      	b.n	8004760 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0204 	bic.w	r2, r2, #4
 800474e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f042 020a 	orr.w	r2, r2, #10
 800475e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800476a:	2b00      	cmp	r3, #0
 800476c:	d007      	beq.n	800477e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004778:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800477c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004782:	2b00      	cmp	r3, #0
 8004784:	d007      	beq.n	8004796 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004790:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004794:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681a      	ldr	r2, [r3, #0]
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f042 0201 	orr.w	r2, r2, #1
 80047a4:	601a      	str	r2, [r3, #0]
 80047a6:	e005      	b.n	80047b4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80047b0:	2302      	movs	r3, #2
 80047b2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80047b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	3718      	adds	r7, #24
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}

080047be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80047be:	b580      	push	{r7, lr}
 80047c0:	b084      	sub	sp, #16
 80047c2:	af00      	add	r7, sp, #0
 80047c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047c6:	2300      	movs	r3, #0
 80047c8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	2b02      	cmp	r3, #2
 80047d4:	d00d      	beq.n	80047f2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2204      	movs	r2, #4
 80047da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	73fb      	strb	r3, [r7, #15]
 80047f0:	e047      	b.n	8004882 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 020e 	bic.w	r2, r2, #14
 8004800:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 0201 	bic.w	r2, r2, #1
 8004810:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800481c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004820:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004826:	f003 021f 	and.w	r2, r3, #31
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482e:	2101      	movs	r1, #1
 8004830:	fa01 f202 	lsl.w	r2, r1, r2
 8004834:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800483e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004844:	2b00      	cmp	r3, #0
 8004846:	d00c      	beq.n	8004862 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004852:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004856:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004860:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2201      	movs	r2, #1
 8004866:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004876:	2b00      	cmp	r3, #0
 8004878:	d003      	beq.n	8004882 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	4798      	blx	r3
    }
  }
  return status;
 8004882:	7bfb      	ldrb	r3, [r7, #15]
}
 8004884:	4618      	mov	r0, r3
 8004886:	3710      	adds	r7, #16
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b084      	sub	sp, #16
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048a8:	f003 031f 	and.w	r3, r3, #31
 80048ac:	2204      	movs	r2, #4
 80048ae:	409a      	lsls	r2, r3
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	4013      	ands	r3, r2
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d026      	beq.n	8004906 <HAL_DMA_IRQHandler+0x7a>
 80048b8:	68bb      	ldr	r3, [r7, #8]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d021      	beq.n	8004906 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f003 0320 	and.w	r3, r3, #32
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d107      	bne.n	80048e0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f022 0204 	bic.w	r2, r2, #4
 80048de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e4:	f003 021f 	and.w	r2, r3, #31
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ec:	2104      	movs	r1, #4
 80048ee:	fa01 f202 	lsl.w	r2, r1, r2
 80048f2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d071      	beq.n	80049e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8004904:	e06c      	b.n	80049e0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800490a:	f003 031f 	and.w	r3, r3, #31
 800490e:	2202      	movs	r2, #2
 8004910:	409a      	lsls	r2, r3
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	4013      	ands	r3, r2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d02e      	beq.n	8004978 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f003 0302 	and.w	r3, r3, #2
 8004920:	2b00      	cmp	r3, #0
 8004922:	d029      	beq.n	8004978 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0320 	and.w	r3, r3, #32
 800492e:	2b00      	cmp	r3, #0
 8004930:	d10b      	bne.n	800494a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f022 020a 	bic.w	r2, r2, #10
 8004940:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2201      	movs	r2, #1
 8004946:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800494e:	f003 021f 	and.w	r2, r3, #31
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	2102      	movs	r1, #2
 8004958:	fa01 f202 	lsl.w	r2, r1, r2
 800495c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800496a:	2b00      	cmp	r3, #0
 800496c:	d038      	beq.n	80049e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004972:	6878      	ldr	r0, [r7, #4]
 8004974:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8004976:	e033      	b.n	80049e0 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800497c:	f003 031f 	and.w	r3, r3, #31
 8004980:	2208      	movs	r2, #8
 8004982:	409a      	lsls	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4013      	ands	r3, r2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d02a      	beq.n	80049e2 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f003 0308 	and.w	r3, r3, #8
 8004992:	2b00      	cmp	r3, #0
 8004994:	d025      	beq.n	80049e2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f022 020e 	bic.w	r2, r2, #14
 80049a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049aa:	f003 021f 	and.w	r2, r3, #31
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b2:	2101      	movs	r1, #1
 80049b4:	fa01 f202 	lsl.w	r2, r1, r2
 80049b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2201      	movs	r2, #1
 80049be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2201      	movs	r2, #1
 80049c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d004      	beq.n	80049e2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80049e0:	bf00      	nop
 80049e2:	bf00      	nop
}
 80049e4:	3710      	adds	r7, #16
 80049e6:	46bd      	mov	sp, r7
 80049e8:	bd80      	pop	{r7, pc}

080049ea <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80049ea:	b480      	push	{r7}
 80049ec:	b085      	sub	sp, #20
 80049ee:	af00      	add	r7, sp, #0
 80049f0:	60f8      	str	r0, [r7, #12]
 80049f2:	60b9      	str	r1, [r7, #8]
 80049f4:	607a      	str	r2, [r7, #4]
 80049f6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004a00:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d004      	beq.n	8004a14 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004a12:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a18:	f003 021f 	and.w	r2, r3, #31
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	2101      	movs	r1, #1
 8004a22:	fa01 f202 	lsl.w	r2, r1, r2
 8004a26:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	683a      	ldr	r2, [r7, #0]
 8004a2e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	2b10      	cmp	r3, #16
 8004a36:	d108      	bne.n	8004a4a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68ba      	ldr	r2, [r7, #8]
 8004a46:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004a48:	e007      	b.n	8004a5a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68ba      	ldr	r2, [r7, #8]
 8004a50:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	687a      	ldr	r2, [r7, #4]
 8004a58:	60da      	str	r2, [r3, #12]
}
 8004a5a:	bf00      	nop
 8004a5c:	3714      	adds	r7, #20
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
	...

08004a68 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b087      	sub	sp, #28
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	4b16      	ldr	r3, [pc, #88]	; (8004ad0 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d802      	bhi.n	8004a82 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004a7c:	4b15      	ldr	r3, [pc, #84]	; (8004ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004a7e:	617b      	str	r3, [r7, #20]
 8004a80:	e001      	b.n	8004a86 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8004a82:	4b15      	ldr	r3, [pc, #84]	; (8004ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004a84:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	b2db      	uxtb	r3, r3
 8004a90:	3b08      	subs	r3, #8
 8004a92:	4a12      	ldr	r2, [pc, #72]	; (8004adc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004a94:	fba2 2303 	umull	r2, r3, r2, r3
 8004a98:	091b      	lsrs	r3, r3, #4
 8004a9a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa0:	089b      	lsrs	r3, r3, #2
 8004aa2:	009a      	lsls	r2, r3, #2
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a0b      	ldr	r2, [pc, #44]	; (8004ae0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004ab2:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f003 031f 	and.w	r3, r3, #31
 8004aba:	2201      	movs	r2, #1
 8004abc:	409a      	lsls	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004ac2:	bf00      	nop
 8004ac4:	371c      	adds	r7, #28
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr
 8004ace:	bf00      	nop
 8004ad0:	40020407 	.word	0x40020407
 8004ad4:	40020800 	.word	0x40020800
 8004ad8:	40020820 	.word	0x40020820
 8004adc:	cccccccd 	.word	0xcccccccd
 8004ae0:	40020880 	.word	0x40020880

08004ae4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4b0b      	ldr	r3, [pc, #44]	; (8004b24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004af8:	4413      	add	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	461a      	mov	r2, r3
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	4a08      	ldr	r2, [pc, #32]	; (8004b28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004b06:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	f003 031f 	and.w	r3, r3, #31
 8004b10:	2201      	movs	r2, #1
 8004b12:	409a      	lsls	r2, r3
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004b18:	bf00      	nop
 8004b1a:	3714      	adds	r7, #20
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr
 8004b24:	1000823f 	.word	0x1000823f
 8004b28:	40020940 	.word	0x40020940

08004b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004b3a:	e15a      	b.n	8004df2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	2101      	movs	r1, #1
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	fa01 f303 	lsl.w	r3, r1, r3
 8004b48:	4013      	ands	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	f000 814c 	beq.w	8004dec <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b54:	683b      	ldr	r3, [r7, #0]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d00b      	beq.n	8004b74 <HAL_GPIO_Init+0x48>
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d007      	beq.n	8004b74 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004b68:	2b11      	cmp	r3, #17
 8004b6a:	d003      	beq.n	8004b74 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	2b12      	cmp	r3, #18
 8004b72:	d130      	bne.n	8004bd6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	005b      	lsls	r3, r3, #1
 8004b7e:	2203      	movs	r2, #3
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	43db      	mvns	r3, r3
 8004b86:	693a      	ldr	r2, [r7, #16]
 8004b88:	4013      	ands	r3, r2
 8004b8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	68da      	ldr	r2, [r3, #12]
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	005b      	lsls	r3, r3, #1
 8004b94:	fa02 f303 	lsl.w	r3, r2, r3
 8004b98:	693a      	ldr	r2, [r7, #16]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	693a      	ldr	r2, [r7, #16]
 8004ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004baa:	2201      	movs	r2, #1
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb2:	43db      	mvns	r3, r3
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	091b      	lsrs	r3, r3, #4
 8004bc0:	f003 0201 	and.w	r2, r3, #1
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bca:	693a      	ldr	r2, [r7, #16]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	693a      	ldr	r2, [r7, #16]
 8004bd4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	68db      	ldr	r3, [r3, #12]
 8004bda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	005b      	lsls	r3, r3, #1
 8004be0:	2203      	movs	r2, #3
 8004be2:	fa02 f303 	lsl.w	r3, r2, r3
 8004be6:	43db      	mvns	r3, r3
 8004be8:	693a      	ldr	r2, [r7, #16]
 8004bea:	4013      	ands	r3, r2
 8004bec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	689a      	ldr	r2, [r3, #8]
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	005b      	lsls	r3, r3, #1
 8004bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	693a      	ldr	r2, [r7, #16]
 8004c04:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	2b02      	cmp	r3, #2
 8004c0c:	d003      	beq.n	8004c16 <HAL_GPIO_Init+0xea>
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2b12      	cmp	r3, #18
 8004c14:	d123      	bne.n	8004c5e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	08da      	lsrs	r2, r3, #3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	3208      	adds	r2, #8
 8004c1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c22:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f003 0307 	and.w	r3, r3, #7
 8004c2a:	009b      	lsls	r3, r3, #2
 8004c2c:	220f      	movs	r2, #15
 8004c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c32:	43db      	mvns	r3, r3
 8004c34:	693a      	ldr	r2, [r7, #16]
 8004c36:	4013      	ands	r3, r2
 8004c38:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	691a      	ldr	r2, [r3, #16]
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f003 0307 	and.w	r3, r3, #7
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	08da      	lsrs	r2, r3, #3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	3208      	adds	r2, #8
 8004c58:	6939      	ldr	r1, [r7, #16]
 8004c5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	005b      	lsls	r3, r3, #1
 8004c68:	2203      	movs	r2, #3
 8004c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6e:	43db      	mvns	r3, r3
 8004c70:	693a      	ldr	r2, [r7, #16]
 8004c72:	4013      	ands	r3, r2
 8004c74:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	f003 0203 	and.w	r2, r3, #3
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	005b      	lsls	r3, r3, #1
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	693a      	ldr	r2, [r7, #16]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	693a      	ldr	r2, [r7, #16]
 8004c90:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f000 80a6 	beq.w	8004dec <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ca0:	4b5b      	ldr	r3, [pc, #364]	; (8004e10 <HAL_GPIO_Init+0x2e4>)
 8004ca2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ca4:	4a5a      	ldr	r2, [pc, #360]	; (8004e10 <HAL_GPIO_Init+0x2e4>)
 8004ca6:	f043 0301 	orr.w	r3, r3, #1
 8004caa:	6613      	str	r3, [r2, #96]	; 0x60
 8004cac:	4b58      	ldr	r3, [pc, #352]	; (8004e10 <HAL_GPIO_Init+0x2e4>)
 8004cae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cb0:	f003 0301 	and.w	r3, r3, #1
 8004cb4:	60bb      	str	r3, [r7, #8]
 8004cb6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cb8:	4a56      	ldr	r2, [pc, #344]	; (8004e14 <HAL_GPIO_Init+0x2e8>)
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	089b      	lsrs	r3, r3, #2
 8004cbe:	3302      	adds	r3, #2
 8004cc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	f003 0303 	and.w	r3, r3, #3
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	220f      	movs	r2, #15
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	43db      	mvns	r3, r3
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004ce2:	d01f      	beq.n	8004d24 <HAL_GPIO_Init+0x1f8>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a4c      	ldr	r2, [pc, #304]	; (8004e18 <HAL_GPIO_Init+0x2ec>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d019      	beq.n	8004d20 <HAL_GPIO_Init+0x1f4>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a4b      	ldr	r2, [pc, #300]	; (8004e1c <HAL_GPIO_Init+0x2f0>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d013      	beq.n	8004d1c <HAL_GPIO_Init+0x1f0>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a4a      	ldr	r2, [pc, #296]	; (8004e20 <HAL_GPIO_Init+0x2f4>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d00d      	beq.n	8004d18 <HAL_GPIO_Init+0x1ec>
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	4a49      	ldr	r2, [pc, #292]	; (8004e24 <HAL_GPIO_Init+0x2f8>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d007      	beq.n	8004d14 <HAL_GPIO_Init+0x1e8>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a48      	ldr	r2, [pc, #288]	; (8004e28 <HAL_GPIO_Init+0x2fc>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d101      	bne.n	8004d10 <HAL_GPIO_Init+0x1e4>
 8004d0c:	2305      	movs	r3, #5
 8004d0e:	e00a      	b.n	8004d26 <HAL_GPIO_Init+0x1fa>
 8004d10:	2306      	movs	r3, #6
 8004d12:	e008      	b.n	8004d26 <HAL_GPIO_Init+0x1fa>
 8004d14:	2304      	movs	r3, #4
 8004d16:	e006      	b.n	8004d26 <HAL_GPIO_Init+0x1fa>
 8004d18:	2303      	movs	r3, #3
 8004d1a:	e004      	b.n	8004d26 <HAL_GPIO_Init+0x1fa>
 8004d1c:	2302      	movs	r3, #2
 8004d1e:	e002      	b.n	8004d26 <HAL_GPIO_Init+0x1fa>
 8004d20:	2301      	movs	r3, #1
 8004d22:	e000      	b.n	8004d26 <HAL_GPIO_Init+0x1fa>
 8004d24:	2300      	movs	r3, #0
 8004d26:	697a      	ldr	r2, [r7, #20]
 8004d28:	f002 0203 	and.w	r2, r2, #3
 8004d2c:	0092      	lsls	r2, r2, #2
 8004d2e:	4093      	lsls	r3, r2
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d36:	4937      	ldr	r1, [pc, #220]	; (8004e14 <HAL_GPIO_Init+0x2e8>)
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	3302      	adds	r3, #2
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004d44:	4b39      	ldr	r3, [pc, #228]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	43db      	mvns	r3, r3
 8004d4e:	693a      	ldr	r2, [r7, #16]
 8004d50:	4013      	ands	r3, r2
 8004d52:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d003      	beq.n	8004d68 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d68:	4a30      	ldr	r2, [pc, #192]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004d6e:	4b2f      	ldr	r3, [pc, #188]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004d70:	685b      	ldr	r3, [r3, #4]
 8004d72:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	43db      	mvns	r3, r3
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004d8a:	693a      	ldr	r2, [r7, #16]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d92:	4a26      	ldr	r2, [pc, #152]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004d98:	4b24      	ldr	r3, [pc, #144]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004d9a:	689b      	ldr	r3, [r3, #8]
 8004d9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	43db      	mvns	r3, r3
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4013      	ands	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d003      	beq.n	8004dbc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004dbc:	4a1b      	ldr	r2, [pc, #108]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004dbe:	693b      	ldr	r3, [r7, #16]
 8004dc0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004dc2:	4b1a      	ldr	r3, [pc, #104]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004dc4:	68db      	ldr	r3, [r3, #12]
 8004dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	43db      	mvns	r3, r3
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4013      	ands	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004de6:	4a11      	ldr	r2, [pc, #68]	; (8004e2c <HAL_GPIO_Init+0x300>)
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	3301      	adds	r3, #1
 8004df0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f47f ae9d 	bne.w	8004b3c <HAL_GPIO_Init+0x10>
  }
}
 8004e02:	bf00      	nop
 8004e04:	bf00      	nop
 8004e06:	371c      	adds	r7, #28
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	40021000 	.word	0x40021000
 8004e14:	40010000 	.word	0x40010000
 8004e18:	48000400 	.word	0x48000400
 8004e1c:	48000800 	.word	0x48000800
 8004e20:	48000c00 	.word	0x48000c00
 8004e24:	48001000 	.word	0x48001000
 8004e28:	48001400 	.word	0x48001400
 8004e2c:	40010400 	.word	0x40010400

08004e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b083      	sub	sp, #12
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
 8004e38:	460b      	mov	r3, r1
 8004e3a:	807b      	strh	r3, [r7, #2]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004e40:	787b      	ldrb	r3, [r7, #1]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e46:	887a      	ldrh	r2, [r7, #2]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004e4c:	e002      	b.n	8004e54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e4e:	887a      	ldrh	r2, [r7, #2]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	460b      	mov	r3, r1
 8004e6a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	695a      	ldr	r2, [r3, #20]
 8004e70:	887b      	ldrh	r3, [r7, #2]
 8004e72:	4013      	ands	r3, r2
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d003      	beq.n	8004e80 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004e78:	887a      	ldrh	r2, [r7, #2]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8004e7e:	e002      	b.n	8004e86 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004e80:	887a      	ldrh	r2, [r7, #2]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	619a      	str	r2, [r3, #24]
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004e9e:	4b08      	ldr	r3, [pc, #32]	; (8004ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004ea0:	695a      	ldr	r2, [r3, #20]
 8004ea2:	88fb      	ldrh	r3, [r7, #6]
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d006      	beq.n	8004eb8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004eaa:	4a05      	ldr	r2, [pc, #20]	; (8004ec0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004eac:	88fb      	ldrh	r3, [r7, #6]
 8004eae:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004eb0:	88fb      	ldrh	r3, [r7, #6]
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 f806 	bl	8004ec4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004eb8:	bf00      	nop
 8004eba:	3708      	adds	r7, #8
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	40010400 	.word	0x40010400

08004ec4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	4603      	mov	r3, r0
 8004ecc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004ece:	bf00      	nop
 8004ed0:	370c      	adds	r7, #12
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004eda:	b580      	push	{r7, lr}
 8004edc:	b082      	sub	sp, #8
 8004ede:	af00      	add	r7, sp, #0
 8004ee0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d101      	bne.n	8004eec <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004ee8:	2301      	movs	r3, #1
 8004eea:	e081      	b.n	8004ff0 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d106      	bne.n	8004f06 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2200      	movs	r2, #0
 8004efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f7fc fb8f 	bl	8001624 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2224      	movs	r2, #36	; 0x24
 8004f0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f022 0201 	bic.w	r2, r2, #1
 8004f1c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004f2a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	689a      	ldr	r2, [r3, #8]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f3a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d107      	bne.n	8004f54 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	689a      	ldr	r2, [r3, #8]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f50:	609a      	str	r2, [r3, #8]
 8004f52:	e006      	b.n	8004f62 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	689a      	ldr	r2, [r3, #8]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004f60:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d104      	bne.n	8004f74 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004f72:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	687a      	ldr	r2, [r7, #4]
 8004f7c:	6812      	ldr	r2, [r2, #0]
 8004f7e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f86:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	68da      	ldr	r2, [r3, #12]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f96:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	691a      	ldr	r2, [r3, #16]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	ea42 0103 	orr.w	r1, r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	699b      	ldr	r3, [r3, #24]
 8004fa8:	021a      	lsls	r2, r3, #8
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	69d9      	ldr	r1, [r3, #28]
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6a1a      	ldr	r2, [r3, #32]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f042 0201 	orr.w	r2, r2, #1
 8004fd0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2200      	movs	r2, #0
 8004fea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004fee:	2300      	movs	r3, #0
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}

08004ff8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	607a      	str	r2, [r7, #4]
 8005002:	461a      	mov	r2, r3
 8005004:	460b      	mov	r3, r1
 8005006:	817b      	strh	r3, [r7, #10]
 8005008:	4613      	mov	r3, r2
 800500a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005012:	b2db      	uxtb	r3, r3
 8005014:	2b20      	cmp	r3, #32
 8005016:	f040 80da 	bne.w	80051ce <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005020:	2b01      	cmp	r3, #1
 8005022:	d101      	bne.n	8005028 <HAL_I2C_Master_Transmit+0x30>
 8005024:	2302      	movs	r3, #2
 8005026:	e0d3      	b.n	80051d0 <HAL_I2C_Master_Transmit+0x1d8>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005030:	f7ff f964 	bl	80042fc <HAL_GetTick>
 8005034:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	9300      	str	r3, [sp, #0]
 800503a:	2319      	movs	r3, #25
 800503c:	2201      	movs	r2, #1
 800503e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 fbc6 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d001      	beq.n	8005052 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e0be      	b.n	80051d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2221      	movs	r2, #33	; 0x21
 8005056:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2210      	movs	r2, #16
 800505e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	2200      	movs	r2, #0
 8005066:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	893a      	ldrh	r2, [r7, #8]
 8005072:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800507e:	b29b      	uxth	r3, r3
 8005080:	2bff      	cmp	r3, #255	; 0xff
 8005082:	d90e      	bls.n	80050a2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	22ff      	movs	r2, #255	; 0xff
 8005088:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800508e:	b2da      	uxtb	r2, r3
 8005090:	8979      	ldrh	r1, [r7, #10]
 8005092:	4b51      	ldr	r3, [pc, #324]	; (80051d8 <HAL_I2C_Master_Transmit+0x1e0>)
 8005094:	9300      	str	r3, [sp, #0]
 8005096:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 fcbc 	bl	8005a18 <I2C_TransferConfig>
 80050a0:	e06c      	b.n	800517c <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a6:	b29a      	uxth	r2, r3
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	8979      	ldrh	r1, [r7, #10]
 80050b4:	4b48      	ldr	r3, [pc, #288]	; (80051d8 <HAL_I2C_Master_Transmit+0x1e0>)
 80050b6:	9300      	str	r3, [sp, #0]
 80050b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80050bc:	68f8      	ldr	r0, [r7, #12]
 80050be:	f000 fcab 	bl	8005a18 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80050c2:	e05b      	b.n	800517c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	6a39      	ldr	r1, [r7, #32]
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f000 fbc3 	bl	8005854 <I2C_WaitOnTXISFlagUntilTimeout>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e07b      	b.n	80051d0 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050dc:	781a      	ldrb	r2, [r3, #0]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	1c5a      	adds	r2, r3, #1
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	3b01      	subs	r3, #1
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005100:	3b01      	subs	r3, #1
 8005102:	b29a      	uxth	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800510c:	b29b      	uxth	r3, r3
 800510e:	2b00      	cmp	r3, #0
 8005110:	d034      	beq.n	800517c <HAL_I2C_Master_Transmit+0x184>
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005116:	2b00      	cmp	r3, #0
 8005118:	d130      	bne.n	800517c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800511a:	697b      	ldr	r3, [r7, #20]
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	6a3b      	ldr	r3, [r7, #32]
 8005120:	2200      	movs	r2, #0
 8005122:	2180      	movs	r1, #128	; 0x80
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f000 fb55 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	e04d      	b.n	80051d0 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005138:	b29b      	uxth	r3, r3
 800513a:	2bff      	cmp	r3, #255	; 0xff
 800513c:	d90e      	bls.n	800515c <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	22ff      	movs	r2, #255	; 0xff
 8005142:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005148:	b2da      	uxtb	r2, r3
 800514a:	8979      	ldrh	r1, [r7, #10]
 800514c:	2300      	movs	r3, #0
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	f000 fc5f 	bl	8005a18 <I2C_TransferConfig>
 800515a:	e00f      	b.n	800517c <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005160:	b29a      	uxth	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516a:	b2da      	uxtb	r2, r3
 800516c:	8979      	ldrh	r1, [r7, #10]
 800516e:	2300      	movs	r3, #0
 8005170:	9300      	str	r3, [sp, #0]
 8005172:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 fc4e 	bl	8005a18 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005180:	b29b      	uxth	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d19e      	bne.n	80050c4 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	6a39      	ldr	r1, [r7, #32]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 fba2 	bl	80058d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d001      	beq.n	800519a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8005196:	2301      	movs	r3, #1
 8005198:	e01a      	b.n	80051d0 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	2220      	movs	r2, #32
 80051a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	6859      	ldr	r1, [r3, #4]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <HAL_I2C_Master_Transmit+0x1e4>)
 80051ae:	400b      	ands	r3, r1
 80051b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2220      	movs	r2, #32
 80051b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	2200      	movs	r2, #0
 80051c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80051ca:	2300      	movs	r3, #0
 80051cc:	e000      	b.n	80051d0 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80051ce:	2302      	movs	r3, #2
  }
}
 80051d0:	4618      	mov	r0, r3
 80051d2:	3718      	adds	r7, #24
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	80002000 	.word	0x80002000
 80051dc:	fe00e800 	.word	0xfe00e800

080051e0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b088      	sub	sp, #32
 80051e4:	af02      	add	r7, sp, #8
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	4608      	mov	r0, r1
 80051ea:	4611      	mov	r1, r2
 80051ec:	461a      	mov	r2, r3
 80051ee:	4603      	mov	r3, r0
 80051f0:	817b      	strh	r3, [r7, #10]
 80051f2:	460b      	mov	r3, r1
 80051f4:	813b      	strh	r3, [r7, #8]
 80051f6:	4613      	mov	r3, r2
 80051f8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005200:	b2db      	uxtb	r3, r3
 8005202:	2b20      	cmp	r3, #32
 8005204:	f040 80f9 	bne.w	80053fa <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005208:	6a3b      	ldr	r3, [r7, #32]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d002      	beq.n	8005214 <HAL_I2C_Mem_Write+0x34>
 800520e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005210:	2b00      	cmp	r3, #0
 8005212:	d105      	bne.n	8005220 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f44f 7200 	mov.w	r2, #512	; 0x200
 800521a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800521c:	2301      	movs	r3, #1
 800521e:	e0ed      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <HAL_I2C_Mem_Write+0x4e>
 800522a:	2302      	movs	r3, #2
 800522c:	e0e6      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005236:	f7ff f861 	bl	80042fc <HAL_GetTick>
 800523a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	9300      	str	r3, [sp, #0]
 8005240:	2319      	movs	r3, #25
 8005242:	2201      	movs	r2, #1
 8005244:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 fac3 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d001      	beq.n	8005258 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e0d1      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2221      	movs	r2, #33	; 0x21
 800525c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2240      	movs	r2, #64	; 0x40
 8005264:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2200      	movs	r2, #0
 800526c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6a3a      	ldr	r2, [r7, #32]
 8005272:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005278:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005280:	88f8      	ldrh	r0, [r7, #6]
 8005282:	893a      	ldrh	r2, [r7, #8]
 8005284:	8979      	ldrh	r1, [r7, #10]
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	9301      	str	r3, [sp, #4]
 800528a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800528c:	9300      	str	r3, [sp, #0]
 800528e:	4603      	mov	r3, r0
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f000 f9d3 	bl	800563c <I2C_RequestMemoryWrite>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d005      	beq.n	80052a8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2200      	movs	r2, #0
 80052a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	e0a9      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2bff      	cmp	r3, #255	; 0xff
 80052b0:	d90e      	bls.n	80052d0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	22ff      	movs	r2, #255	; 0xff
 80052b6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052bc:	b2da      	uxtb	r2, r3
 80052be:	8979      	ldrh	r1, [r7, #10]
 80052c0:	2300      	movs	r3, #0
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80052c8:	68f8      	ldr	r0, [r7, #12]
 80052ca:	f000 fba5 	bl	8005a18 <I2C_TransferConfig>
 80052ce:	e00f      	b.n	80052f0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d4:	b29a      	uxth	r2, r3
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052de:	b2da      	uxtb	r2, r3
 80052e0:	8979      	ldrh	r1, [r7, #10]
 80052e2:	2300      	movs	r3, #0
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fb94 	bl	8005a18 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80052f0:	697a      	ldr	r2, [r7, #20]
 80052f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 faad 	bl	8005854 <I2C_WaitOnTXISFlagUntilTimeout>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d001      	beq.n	8005304 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e07b      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	781a      	ldrb	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005314:	1c5a      	adds	r2, r3, #1
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800532c:	3b01      	subs	r3, #1
 800532e:	b29a      	uxth	r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005338:	b29b      	uxth	r3, r3
 800533a:	2b00      	cmp	r3, #0
 800533c:	d034      	beq.n	80053a8 <HAL_I2C_Mem_Write+0x1c8>
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005342:	2b00      	cmp	r3, #0
 8005344:	d130      	bne.n	80053a8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	9300      	str	r3, [sp, #0]
 800534a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800534c:	2200      	movs	r2, #0
 800534e:	2180      	movs	r1, #128	; 0x80
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 fa3f 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d001      	beq.n	8005360 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800535c:	2301      	movs	r3, #1
 800535e:	e04d      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005364:	b29b      	uxth	r3, r3
 8005366:	2bff      	cmp	r3, #255	; 0xff
 8005368:	d90e      	bls.n	8005388 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	22ff      	movs	r2, #255	; 0xff
 800536e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005374:	b2da      	uxtb	r2, r3
 8005376:	8979      	ldrh	r1, [r7, #10]
 8005378:	2300      	movs	r3, #0
 800537a:	9300      	str	r3, [sp, #0]
 800537c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005380:	68f8      	ldr	r0, [r7, #12]
 8005382:	f000 fb49 	bl	8005a18 <I2C_TransferConfig>
 8005386:	e00f      	b.n	80053a8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005396:	b2da      	uxtb	r2, r3
 8005398:	8979      	ldrh	r1, [r7, #10]
 800539a:	2300      	movs	r3, #0
 800539c:	9300      	str	r3, [sp, #0]
 800539e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053a2:	68f8      	ldr	r0, [r7, #12]
 80053a4:	f000 fb38 	bl	8005a18 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d19e      	bne.n	80052f0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053b2:	697a      	ldr	r2, [r7, #20]
 80053b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 fa8c 	bl	80058d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80053bc:	4603      	mov	r3, r0
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d001      	beq.n	80053c6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e01a      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2220      	movs	r2, #32
 80053cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6859      	ldr	r1, [r3, #4]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681a      	ldr	r2, [r3, #0]
 80053d8:	4b0a      	ldr	r3, [pc, #40]	; (8005404 <HAL_I2C_Mem_Write+0x224>)
 80053da:	400b      	ands	r3, r1
 80053dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2200      	movs	r2, #0
 80053ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80053f6:	2300      	movs	r3, #0
 80053f8:	e000      	b.n	80053fc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80053fa:	2302      	movs	r3, #2
  }
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3718      	adds	r7, #24
 8005400:	46bd      	mov	sp, r7
 8005402:	bd80      	pop	{r7, pc}
 8005404:	fe00e800 	.word	0xfe00e800

08005408 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b088      	sub	sp, #32
 800540c:	af02      	add	r7, sp, #8
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	4608      	mov	r0, r1
 8005412:	4611      	mov	r1, r2
 8005414:	461a      	mov	r2, r3
 8005416:	4603      	mov	r3, r0
 8005418:	817b      	strh	r3, [r7, #10]
 800541a:	460b      	mov	r3, r1
 800541c:	813b      	strh	r3, [r7, #8]
 800541e:	4613      	mov	r3, r2
 8005420:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005428:	b2db      	uxtb	r3, r3
 800542a:	2b20      	cmp	r3, #32
 800542c:	f040 80fd 	bne.w	800562a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005430:	6a3b      	ldr	r3, [r7, #32]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d002      	beq.n	800543c <HAL_I2C_Mem_Read+0x34>
 8005436:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005438:	2b00      	cmp	r3, #0
 800543a:	d105      	bne.n	8005448 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005442:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005444:	2301      	movs	r3, #1
 8005446:	e0f1      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <HAL_I2C_Mem_Read+0x4e>
 8005452:	2302      	movs	r3, #2
 8005454:	e0ea      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800545e:	f7fe ff4d 	bl	80042fc <HAL_GetTick>
 8005462:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	9300      	str	r3, [sp, #0]
 8005468:	2319      	movs	r3, #25
 800546a:	2201      	movs	r2, #1
 800546c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005470:	68f8      	ldr	r0, [r7, #12]
 8005472:	f000 f9af 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d001      	beq.n	8005480 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e0d5      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2222      	movs	r2, #34	; 0x22
 8005484:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2240      	movs	r2, #64	; 0x40
 800548c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2200      	movs	r2, #0
 8005494:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6a3a      	ldr	r2, [r7, #32]
 800549a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80054a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80054a8:	88f8      	ldrh	r0, [r7, #6]
 80054aa:	893a      	ldrh	r2, [r7, #8]
 80054ac:	8979      	ldrh	r1, [r7, #10]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	9301      	str	r3, [sp, #4]
 80054b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	4603      	mov	r3, r0
 80054b8:	68f8      	ldr	r0, [r7, #12]
 80054ba:	f000 f913 	bl	80056e4 <I2C_RequestMemoryRead>
 80054be:	4603      	mov	r3, r0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d005      	beq.n	80054d0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2200      	movs	r2, #0
 80054c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80054cc:	2301      	movs	r3, #1
 80054ce:	e0ad      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	2bff      	cmp	r3, #255	; 0xff
 80054d8:	d90e      	bls.n	80054f8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	22ff      	movs	r2, #255	; 0xff
 80054de:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054e4:	b2da      	uxtb	r2, r3
 80054e6:	8979      	ldrh	r1, [r7, #10]
 80054e8:	4b52      	ldr	r3, [pc, #328]	; (8005634 <HAL_I2C_Mem_Read+0x22c>)
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f000 fa91 	bl	8005a18 <I2C_TransferConfig>
 80054f6:	e00f      	b.n	8005518 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fc:	b29a      	uxth	r2, r3
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005506:	b2da      	uxtb	r2, r3
 8005508:	8979      	ldrh	r1, [r7, #10]
 800550a:	4b4a      	ldr	r3, [pc, #296]	; (8005634 <HAL_I2C_Mem_Read+0x22c>)
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005512:	68f8      	ldr	r0, [r7, #12]
 8005514:	f000 fa80 	bl	8005a18 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005518:	697b      	ldr	r3, [r7, #20]
 800551a:	9300      	str	r3, [sp, #0]
 800551c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551e:	2200      	movs	r2, #0
 8005520:	2104      	movs	r1, #4
 8005522:	68f8      	ldr	r0, [r7, #12]
 8005524:	f000 f956 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e07c      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800554e:	3b01      	subs	r3, #1
 8005550:	b29a      	uxth	r2, r3
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800555a:	b29b      	uxth	r3, r3
 800555c:	3b01      	subs	r3, #1
 800555e:	b29a      	uxth	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005568:	b29b      	uxth	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d034      	beq.n	80055d8 <HAL_I2C_Mem_Read+0x1d0>
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005572:	2b00      	cmp	r3, #0
 8005574:	d130      	bne.n	80055d8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557c:	2200      	movs	r2, #0
 800557e:	2180      	movs	r1, #128	; 0x80
 8005580:	68f8      	ldr	r0, [r7, #12]
 8005582:	f000 f927 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e04d      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005594:	b29b      	uxth	r3, r3
 8005596:	2bff      	cmp	r3, #255	; 0xff
 8005598:	d90e      	bls.n	80055b8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	22ff      	movs	r2, #255	; 0xff
 800559e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055a4:	b2da      	uxtb	r2, r3
 80055a6:	8979      	ldrh	r1, [r7, #10]
 80055a8:	2300      	movs	r3, #0
 80055aa:	9300      	str	r3, [sp, #0]
 80055ac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055b0:	68f8      	ldr	r0, [r7, #12]
 80055b2:	f000 fa31 	bl	8005a18 <I2C_TransferConfig>
 80055b6:	e00f      	b.n	80055d8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055bc:	b29a      	uxth	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055c6:	b2da      	uxtb	r2, r3
 80055c8:	8979      	ldrh	r1, [r7, #10]
 80055ca:	2300      	movs	r3, #0
 80055cc:	9300      	str	r3, [sp, #0]
 80055ce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055d2:	68f8      	ldr	r0, [r7, #12]
 80055d4:	f000 fa20 	bl	8005a18 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055dc:	b29b      	uxth	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d19a      	bne.n	8005518 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80055e2:	697a      	ldr	r2, [r7, #20]
 80055e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f000 f974 	bl	80058d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e01a      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	2220      	movs	r2, #32
 80055fc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6859      	ldr	r1, [r3, #4]
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	4b0b      	ldr	r3, [pc, #44]	; (8005638 <HAL_I2C_Mem_Read+0x230>)
 800560a:	400b      	ands	r3, r1
 800560c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2220      	movs	r2, #32
 8005612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005626:	2300      	movs	r3, #0
 8005628:	e000      	b.n	800562c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800562a:	2302      	movs	r3, #2
  }
}
 800562c:	4618      	mov	r0, r3
 800562e:	3718      	adds	r7, #24
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	80002400 	.word	0x80002400
 8005638:	fe00e800 	.word	0xfe00e800

0800563c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b086      	sub	sp, #24
 8005640:	af02      	add	r7, sp, #8
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	4608      	mov	r0, r1
 8005646:	4611      	mov	r1, r2
 8005648:	461a      	mov	r2, r3
 800564a:	4603      	mov	r3, r0
 800564c:	817b      	strh	r3, [r7, #10]
 800564e:	460b      	mov	r3, r1
 8005650:	813b      	strh	r3, [r7, #8]
 8005652:	4613      	mov	r3, r2
 8005654:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005656:	88fb      	ldrh	r3, [r7, #6]
 8005658:	b2da      	uxtb	r2, r3
 800565a:	8979      	ldrh	r1, [r7, #10]
 800565c:	4b20      	ldr	r3, [pc, #128]	; (80056e0 <I2C_RequestMemoryWrite+0xa4>)
 800565e:	9300      	str	r3, [sp, #0]
 8005660:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f000 f9d7 	bl	8005a18 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800566a:	69fa      	ldr	r2, [r7, #28]
 800566c:	69b9      	ldr	r1, [r7, #24]
 800566e:	68f8      	ldr	r0, [r7, #12]
 8005670:	f000 f8f0 	bl	8005854 <I2C_WaitOnTXISFlagUntilTimeout>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e02c      	b.n	80056d8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800567e:	88fb      	ldrh	r3, [r7, #6]
 8005680:	2b01      	cmp	r3, #1
 8005682:	d105      	bne.n	8005690 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005684:	893b      	ldrh	r3, [r7, #8]
 8005686:	b2da      	uxtb	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	629a      	str	r2, [r3, #40]	; 0x28
 800568e:	e015      	b.n	80056bc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005690:	893b      	ldrh	r3, [r7, #8]
 8005692:	0a1b      	lsrs	r3, r3, #8
 8005694:	b29b      	uxth	r3, r3
 8005696:	b2da      	uxtb	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800569e:	69fa      	ldr	r2, [r7, #28]
 80056a0:	69b9      	ldr	r1, [r7, #24]
 80056a2:	68f8      	ldr	r0, [r7, #12]
 80056a4:	f000 f8d6 	bl	8005854 <I2C_WaitOnTXISFlagUntilTimeout>
 80056a8:	4603      	mov	r3, r0
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d001      	beq.n	80056b2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e012      	b.n	80056d8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80056b2:	893b      	ldrh	r3, [r7, #8]
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80056bc:	69fb      	ldr	r3, [r7, #28]
 80056be:	9300      	str	r3, [sp, #0]
 80056c0:	69bb      	ldr	r3, [r7, #24]
 80056c2:	2200      	movs	r2, #0
 80056c4:	2180      	movs	r1, #128	; 0x80
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 f884 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e000      	b.n	80056d8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	80002000 	.word	0x80002000

080056e4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af02      	add	r7, sp, #8
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	4608      	mov	r0, r1
 80056ee:	4611      	mov	r1, r2
 80056f0:	461a      	mov	r2, r3
 80056f2:	4603      	mov	r3, r0
 80056f4:	817b      	strh	r3, [r7, #10]
 80056f6:	460b      	mov	r3, r1
 80056f8:	813b      	strh	r3, [r7, #8]
 80056fa:	4613      	mov	r3, r2
 80056fc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80056fe:	88fb      	ldrh	r3, [r7, #6]
 8005700:	b2da      	uxtb	r2, r3
 8005702:	8979      	ldrh	r1, [r7, #10]
 8005704:	4b20      	ldr	r3, [pc, #128]	; (8005788 <I2C_RequestMemoryRead+0xa4>)
 8005706:	9300      	str	r3, [sp, #0]
 8005708:	2300      	movs	r3, #0
 800570a:	68f8      	ldr	r0, [r7, #12]
 800570c:	f000 f984 	bl	8005a18 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005710:	69fa      	ldr	r2, [r7, #28]
 8005712:	69b9      	ldr	r1, [r7, #24]
 8005714:	68f8      	ldr	r0, [r7, #12]
 8005716:	f000 f89d 	bl	8005854 <I2C_WaitOnTXISFlagUntilTimeout>
 800571a:	4603      	mov	r3, r0
 800571c:	2b00      	cmp	r3, #0
 800571e:	d001      	beq.n	8005724 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005720:	2301      	movs	r3, #1
 8005722:	e02c      	b.n	800577e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005724:	88fb      	ldrh	r3, [r7, #6]
 8005726:	2b01      	cmp	r3, #1
 8005728:	d105      	bne.n	8005736 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800572a:	893b      	ldrh	r3, [r7, #8]
 800572c:	b2da      	uxtb	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	629a      	str	r2, [r3, #40]	; 0x28
 8005734:	e015      	b.n	8005762 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005736:	893b      	ldrh	r3, [r7, #8]
 8005738:	0a1b      	lsrs	r3, r3, #8
 800573a:	b29b      	uxth	r3, r3
 800573c:	b2da      	uxtb	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005744:	69fa      	ldr	r2, [r7, #28]
 8005746:	69b9      	ldr	r1, [r7, #24]
 8005748:	68f8      	ldr	r0, [r7, #12]
 800574a:	f000 f883 	bl	8005854 <I2C_WaitOnTXISFlagUntilTimeout>
 800574e:	4603      	mov	r3, r0
 8005750:	2b00      	cmp	r3, #0
 8005752:	d001      	beq.n	8005758 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e012      	b.n	800577e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005758:	893b      	ldrh	r3, [r7, #8]
 800575a:	b2da      	uxtb	r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005762:	69fb      	ldr	r3, [r7, #28]
 8005764:	9300      	str	r3, [sp, #0]
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	2200      	movs	r2, #0
 800576a:	2140      	movs	r1, #64	; 0x40
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f831 	bl	80057d4 <I2C_WaitOnFlagUntilTimeout>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d001      	beq.n	800577c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e000      	b.n	800577e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3710      	adds	r7, #16
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	80002000 	.word	0x80002000

0800578c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800578c:	b480      	push	{r7}
 800578e:	b083      	sub	sp, #12
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	699b      	ldr	r3, [r3, #24]
 800579a:	f003 0302 	and.w	r3, r3, #2
 800579e:	2b02      	cmp	r3, #2
 80057a0:	d103      	bne.n	80057aa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2200      	movs	r2, #0
 80057a8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	f003 0301 	and.w	r3, r3, #1
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d007      	beq.n	80057c8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	699a      	ldr	r2, [r3, #24]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f042 0201 	orr.w	r2, r2, #1
 80057c6:	619a      	str	r2, [r3, #24]
  }
}
 80057c8:	bf00      	nop
 80057ca:	370c      	adds	r7, #12
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057e4:	e022      	b.n	800582c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057ec:	d01e      	beq.n	800582c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80057ee:	f7fe fd85 	bl	80042fc <HAL_GetTick>
 80057f2:	4602      	mov	r2, r0
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	1ad3      	subs	r3, r2, r3
 80057f8:	683a      	ldr	r2, [r7, #0]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d302      	bcc.n	8005804 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d113      	bne.n	800582c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005808:	f043 0220 	orr.w	r2, r3, #32
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2220      	movs	r2, #32
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2200      	movs	r2, #0
 8005824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	e00f      	b.n	800584c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	699a      	ldr	r2, [r3, #24]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	4013      	ands	r3, r2
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	429a      	cmp	r2, r3
 800583a:	bf0c      	ite	eq
 800583c:	2301      	moveq	r3, #1
 800583e:	2300      	movne	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	461a      	mov	r2, r3
 8005844:	79fb      	ldrb	r3, [r7, #7]
 8005846:	429a      	cmp	r2, r3
 8005848:	d0cd      	beq.n	80057e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800584a:	2300      	movs	r3, #0
}
 800584c:	4618      	mov	r0, r3
 800584e:	3710      	adds	r7, #16
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}

08005854 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	b084      	sub	sp, #16
 8005858:	af00      	add	r7, sp, #0
 800585a:	60f8      	str	r0, [r7, #12]
 800585c:	60b9      	str	r1, [r7, #8]
 800585e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005860:	e02c      	b.n	80058bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	68b9      	ldr	r1, [r7, #8]
 8005866:	68f8      	ldr	r0, [r7, #12]
 8005868:	f000 f870 	bl	800594c <I2C_IsAcknowledgeFailed>
 800586c:	4603      	mov	r3, r0
 800586e:	2b00      	cmp	r3, #0
 8005870:	d001      	beq.n	8005876 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	e02a      	b.n	80058cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800587c:	d01e      	beq.n	80058bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800587e:	f7fe fd3d 	bl	80042fc <HAL_GetTick>
 8005882:	4602      	mov	r2, r0
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	1ad3      	subs	r3, r2, r3
 8005888:	68ba      	ldr	r2, [r7, #8]
 800588a:	429a      	cmp	r2, r3
 800588c:	d302      	bcc.n	8005894 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d113      	bne.n	80058bc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005898:	f043 0220 	orr.w	r2, r3, #32
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2220      	movs	r2, #32
 80058a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2200      	movs	r2, #0
 80058ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e007      	b.n	80058cc <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	f003 0302 	and.w	r3, r3, #2
 80058c6:	2b02      	cmp	r3, #2
 80058c8:	d1cb      	bne.n	8005862 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3710      	adds	r7, #16
 80058d0:	46bd      	mov	sp, r7
 80058d2:	bd80      	pop	{r7, pc}

080058d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
 80058da:	60f8      	str	r0, [r7, #12]
 80058dc:	60b9      	str	r1, [r7, #8]
 80058de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80058e0:	e028      	b.n	8005934 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	68b9      	ldr	r1, [r7, #8]
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f000 f830 	bl	800594c <I2C_IsAcknowledgeFailed>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d001      	beq.n	80058f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e026      	b.n	8005944 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f6:	f7fe fd01 	bl	80042fc <HAL_GetTick>
 80058fa:	4602      	mov	r2, r0
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	1ad3      	subs	r3, r2, r3
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	429a      	cmp	r2, r3
 8005904:	d302      	bcc.n	800590c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d113      	bne.n	8005934 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005910:	f043 0220 	orr.w	r2, r3, #32
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	2220      	movs	r2, #32
 800591c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2200      	movs	r2, #0
 8005924:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2200      	movs	r2, #0
 800592c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005930:	2301      	movs	r3, #1
 8005932:	e007      	b.n	8005944 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	f003 0320 	and.w	r3, r3, #32
 800593e:	2b20      	cmp	r3, #32
 8005940:	d1cf      	bne.n	80058e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005942:	2300      	movs	r3, #0
}
 8005944:	4618      	mov	r0, r3
 8005946:	3710      	adds	r7, #16
 8005948:	46bd      	mov	sp, r7
 800594a:	bd80      	pop	{r7, pc}

0800594c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b084      	sub	sp, #16
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	699b      	ldr	r3, [r3, #24]
 800595e:	f003 0310 	and.w	r3, r3, #16
 8005962:	2b10      	cmp	r3, #16
 8005964:	d151      	bne.n	8005a0a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005966:	e022      	b.n	80059ae <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596e:	d01e      	beq.n	80059ae <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005970:	f7fe fcc4 	bl	80042fc <HAL_GetTick>
 8005974:	4602      	mov	r2, r0
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	68ba      	ldr	r2, [r7, #8]
 800597c:	429a      	cmp	r2, r3
 800597e:	d302      	bcc.n	8005986 <I2C_IsAcknowledgeFailed+0x3a>
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d113      	bne.n	80059ae <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800598a:	f043 0220 	orr.w	r2, r3, #32
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2220      	movs	r2, #32
 8005996:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2200      	movs	r2, #0
 800599e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
 80059ac:	e02e      	b.n	8005a0c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	699b      	ldr	r3, [r3, #24]
 80059b4:	f003 0320 	and.w	r3, r3, #32
 80059b8:	2b20      	cmp	r3, #32
 80059ba:	d1d5      	bne.n	8005968 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	2210      	movs	r2, #16
 80059c2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2220      	movs	r2, #32
 80059ca:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80059cc:	68f8      	ldr	r0, [r7, #12]
 80059ce:	f7ff fedd 	bl	800578c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	6859      	ldr	r1, [r3, #4]
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	4b0d      	ldr	r3, [pc, #52]	; (8005a14 <I2C_IsAcknowledgeFailed+0xc8>)
 80059de:	400b      	ands	r3, r1
 80059e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e6:	f043 0204 	orr.w	r2, r3, #4
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e000      	b.n	8005a0c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3710      	adds	r7, #16
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}
 8005a14:	fe00e800 	.word	0xfe00e800

08005a18 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b085      	sub	sp, #20
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	607b      	str	r3, [r7, #4]
 8005a22:	460b      	mov	r3, r1
 8005a24:	817b      	strh	r3, [r7, #10]
 8005a26:	4613      	mov	r3, r2
 8005a28:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	0d5b      	lsrs	r3, r3, #21
 8005a34:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005a38:	4b0d      	ldr	r3, [pc, #52]	; (8005a70 <I2C_TransferConfig+0x58>)
 8005a3a:	430b      	orrs	r3, r1
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	ea02 0103 	and.w	r1, r2, r3
 8005a42:	897b      	ldrh	r3, [r7, #10]
 8005a44:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005a48:	7a7b      	ldrb	r3, [r7, #9]
 8005a4a:	041b      	lsls	r3, r3, #16
 8005a4c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005a50:	431a      	orrs	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	431a      	orrs	r2, r3
 8005a56:	69bb      	ldr	r3, [r7, #24]
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	430a      	orrs	r2, r1
 8005a60:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005a62:	bf00      	nop
 8005a64:	3714      	adds	r7, #20
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	03ff63ff 	.word	0x03ff63ff

08005a74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
 8005a7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	2b20      	cmp	r3, #32
 8005a88:	d138      	bne.n	8005afc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d101      	bne.n	8005a98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005a94:	2302      	movs	r3, #2
 8005a96:	e032      	b.n	8005afe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2201      	movs	r2, #1
 8005a9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2224      	movs	r2, #36	; 0x24
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0201 	bic.w	r2, r2, #1
 8005ab6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005ac6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6819      	ldr	r1, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	683a      	ldr	r2, [r7, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f042 0201 	orr.w	r2, r2, #1
 8005ae6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2220      	movs	r2, #32
 8005aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005af8:	2300      	movs	r3, #0
 8005afa:	e000      	b.n	8005afe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005afc:	2302      	movs	r3, #2
  }
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	370c      	adds	r7, #12
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr

08005b0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b0a:	b480      	push	{r7}
 8005b0c:	b085      	sub	sp, #20
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
 8005b12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b1a:	b2db      	uxtb	r3, r3
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d139      	bne.n	8005b94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b26:	2b01      	cmp	r3, #1
 8005b28:	d101      	bne.n	8005b2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e033      	b.n	8005b96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	2201      	movs	r2, #1
 8005b32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	2224      	movs	r2, #36	; 0x24
 8005b3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f022 0201 	bic.w	r2, r2, #1
 8005b4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005b5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	021b      	lsls	r3, r3, #8
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	4313      	orrs	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	68fa      	ldr	r2, [r7, #12]
 8005b6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f042 0201 	orr.w	r2, r2, #1
 8005b7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2220      	movs	r2, #32
 8005b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	e000      	b.n	8005b96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005b94:	2302      	movs	r3, #2
  }
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3714      	adds	r7, #20
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba0:	4770      	bx	lr
	...

08005ba4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ba8:	4b05      	ldr	r3, [pc, #20]	; (8005bc0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a04      	ldr	r2, [pc, #16]	; (8005bc0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb2:	6013      	str	r3, [r2, #0]
}
 8005bb4:	bf00      	nop
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bbc:	4770      	bx	lr
 8005bbe:	bf00      	nop
 8005bc0:	40007000 	.word	0x40007000

08005bc4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005bc4:	b480      	push	{r7}
 8005bc6:	b085      	sub	sp, #20
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d141      	bne.n	8005c56 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005bd2:	4b4b      	ldr	r3, [pc, #300]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005bda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005bde:	d131      	bne.n	8005c44 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005be0:	4b47      	ldr	r3, [pc, #284]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005be6:	4a46      	ldr	r2, [pc, #280]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005be8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005bec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005bf0:	4b43      	ldr	r3, [pc, #268]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005bf8:	4a41      	ldr	r2, [pc, #260]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005bfa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005bfe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005c00:	4b40      	ldr	r3, [pc, #256]	; (8005d04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2232      	movs	r2, #50	; 0x32
 8005c06:	fb02 f303 	mul.w	r3, r2, r3
 8005c0a:	4a3f      	ldr	r2, [pc, #252]	; (8005d08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c10:	0c9b      	lsrs	r3, r3, #18
 8005c12:	3301      	adds	r3, #1
 8005c14:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c16:	e002      	b.n	8005c1e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3b01      	subs	r3, #1
 8005c1c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005c1e:	4b38      	ldr	r3, [pc, #224]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c20:	695b      	ldr	r3, [r3, #20]
 8005c22:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c2a:	d102      	bne.n	8005c32 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d1f2      	bne.n	8005c18 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005c32:	4b33      	ldr	r3, [pc, #204]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c3e:	d158      	bne.n	8005cf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005c40:	2303      	movs	r3, #3
 8005c42:	e057      	b.n	8005cf4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c44:	4b2e      	ldr	r3, [pc, #184]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c4a:	4a2d      	ldr	r2, [pc, #180]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c50:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005c54:	e04d      	b.n	8005cf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c5c:	d141      	bne.n	8005ce2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005c5e:	4b28      	ldr	r3, [pc, #160]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005c66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c6a:	d131      	bne.n	8005cd0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005c6c:	4b24      	ldr	r3, [pc, #144]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c72:	4a23      	ldr	r2, [pc, #140]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c78:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005c7c:	4b20      	ldr	r3, [pc, #128]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005c84:	4a1e      	ldr	r2, [pc, #120]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c8a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005c8c:	4b1d      	ldr	r3, [pc, #116]	; (8005d04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2232      	movs	r2, #50	; 0x32
 8005c92:	fb02 f303 	mul.w	r3, r2, r3
 8005c96:	4a1c      	ldr	r2, [pc, #112]	; (8005d08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005c98:	fba2 2303 	umull	r2, r3, r2, r3
 8005c9c:	0c9b      	lsrs	r3, r3, #18
 8005c9e:	3301      	adds	r3, #1
 8005ca0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ca2:	e002      	b.n	8005caa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005caa:	4b15      	ldr	r3, [pc, #84]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb6:	d102      	bne.n	8005cbe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1f2      	bne.n	8005ca4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005cbe:	4b10      	ldr	r3, [pc, #64]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cc0:	695b      	ldr	r3, [r3, #20]
 8005cc2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cca:	d112      	bne.n	8005cf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e011      	b.n	8005cf4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005cd0:	4b0b      	ldr	r3, [pc, #44]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cd6:	4a0a      	ldr	r2, [pc, #40]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cd8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cdc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005ce0:	e007      	b.n	8005cf2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ce2:	4b07      	ldr	r3, [pc, #28]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005cea:	4a05      	ldr	r2, [pc, #20]	; (8005d00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005cec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005cf0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005cf2:	2300      	movs	r3, #0
}
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	3714      	adds	r7, #20
 8005cf8:	46bd      	mov	sp, r7
 8005cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfe:	4770      	bx	lr
 8005d00:	40007000 	.word	0x40007000
 8005d04:	20000000 	.word	0x20000000
 8005d08:	431bde83 	.word	0x431bde83

08005d0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b088      	sub	sp, #32
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d101      	bne.n	8005d1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e308      	b.n	8006330 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d075      	beq.n	8005e16 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d2a:	4ba3      	ldr	r3, [pc, #652]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
 8005d32:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d34:	4ba0      	ldr	r3, [pc, #640]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	f003 0303 	and.w	r3, r3, #3
 8005d3c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	2b0c      	cmp	r3, #12
 8005d42:	d102      	bne.n	8005d4a <HAL_RCC_OscConfig+0x3e>
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	2b03      	cmp	r3, #3
 8005d48:	d002      	beq.n	8005d50 <HAL_RCC_OscConfig+0x44>
 8005d4a:	69bb      	ldr	r3, [r7, #24]
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d10b      	bne.n	8005d68 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d50:	4b99      	ldr	r3, [pc, #612]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d05b      	beq.n	8005e14 <HAL_RCC_OscConfig+0x108>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d157      	bne.n	8005e14 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
 8005d66:	e2e3      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d70:	d106      	bne.n	8005d80 <HAL_RCC_OscConfig+0x74>
 8005d72:	4b91      	ldr	r3, [pc, #580]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a90      	ldr	r2, [pc, #576]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d7c:	6013      	str	r3, [r2, #0]
 8005d7e:	e01d      	b.n	8005dbc <HAL_RCC_OscConfig+0xb0>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d88:	d10c      	bne.n	8005da4 <HAL_RCC_OscConfig+0x98>
 8005d8a:	4b8b      	ldr	r3, [pc, #556]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a8a      	ldr	r2, [pc, #552]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d94:	6013      	str	r3, [r2, #0]
 8005d96:	4b88      	ldr	r3, [pc, #544]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4a87      	ldr	r2, [pc, #540]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005d9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005da0:	6013      	str	r3, [r2, #0]
 8005da2:	e00b      	b.n	8005dbc <HAL_RCC_OscConfig+0xb0>
 8005da4:	4b84      	ldr	r3, [pc, #528]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a83      	ldr	r2, [pc, #524]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005daa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005dae:	6013      	str	r3, [r2, #0]
 8005db0:	4b81      	ldr	r3, [pc, #516]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a80      	ldr	r2, [pc, #512]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005db6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005dba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d013      	beq.n	8005dec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc4:	f7fe fa9a 	bl	80042fc <HAL_GetTick>
 8005dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dca:	e008      	b.n	8005dde <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dcc:	f7fe fa96 	bl	80042fc <HAL_GetTick>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	1ad3      	subs	r3, r2, r3
 8005dd6:	2b64      	cmp	r3, #100	; 0x64
 8005dd8:	d901      	bls.n	8005dde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e2a8      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dde:	4b76      	ldr	r3, [pc, #472]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d0f0      	beq.n	8005dcc <HAL_RCC_OscConfig+0xc0>
 8005dea:	e014      	b.n	8005e16 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dec:	f7fe fa86 	bl	80042fc <HAL_GetTick>
 8005df0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005df2:	e008      	b.n	8005e06 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005df4:	f7fe fa82 	bl	80042fc <HAL_GetTick>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	2b64      	cmp	r3, #100	; 0x64
 8005e00:	d901      	bls.n	8005e06 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005e02:	2303      	movs	r3, #3
 8005e04:	e294      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005e06:	4b6c      	ldr	r3, [pc, #432]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d1f0      	bne.n	8005df4 <HAL_RCC_OscConfig+0xe8>
 8005e12:	e000      	b.n	8005e16 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0302 	and.w	r3, r3, #2
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d075      	beq.n	8005f0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e22:	4b65      	ldr	r3, [pc, #404]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f003 030c 	and.w	r3, r3, #12
 8005e2a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e2c:	4b62      	ldr	r3, [pc, #392]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e2e:	68db      	ldr	r3, [r3, #12]
 8005e30:	f003 0303 	and.w	r3, r3, #3
 8005e34:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005e36:	69bb      	ldr	r3, [r7, #24]
 8005e38:	2b0c      	cmp	r3, #12
 8005e3a:	d102      	bne.n	8005e42 <HAL_RCC_OscConfig+0x136>
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	2b02      	cmp	r3, #2
 8005e40:	d002      	beq.n	8005e48 <HAL_RCC_OscConfig+0x13c>
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	2b04      	cmp	r3, #4
 8005e46:	d11f      	bne.n	8005e88 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e48:	4b5b      	ldr	r3, [pc, #364]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d005      	beq.n	8005e60 <HAL_RCC_OscConfig+0x154>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d101      	bne.n	8005e60 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e267      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e60:	4b55      	ldr	r3, [pc, #340]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e62:	685b      	ldr	r3, [r3, #4]
 8005e64:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	061b      	lsls	r3, r3, #24
 8005e6e:	4952      	ldr	r1, [pc, #328]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005e74:	4b51      	ldr	r3, [pc, #324]	; (8005fbc <HAL_RCC_OscConfig+0x2b0>)
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7fe f9f3 	bl	8004264 <HAL_InitTick>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d043      	beq.n	8005f0c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e253      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d023      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e90:	4b49      	ldr	r3, [pc, #292]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a48      	ldr	r2, [pc, #288]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005e96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e9c:	f7fe fa2e 	bl	80042fc <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ea4:	f7fe fa2a 	bl	80042fc <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e23c      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005eb6:	4b40      	ldr	r3, [pc, #256]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d0f0      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec2:	4b3d      	ldr	r3, [pc, #244]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	061b      	lsls	r3, r3, #24
 8005ed0:	4939      	ldr	r1, [pc, #228]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	604b      	str	r3, [r1, #4]
 8005ed6:	e01a      	b.n	8005f0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ed8:	4b37      	ldr	r3, [pc, #220]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a36      	ldr	r2, [pc, #216]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005ede:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ee2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee4:	f7fe fa0a 	bl	80042fc <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eec:	f7fe fa06 	bl	80042fc <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e218      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005efe:	4b2e      	ldr	r3, [pc, #184]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f0      	bne.n	8005eec <HAL_RCC_OscConfig+0x1e0>
 8005f0a:	e000      	b.n	8005f0e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005f0c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0308 	and.w	r3, r3, #8
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d03c      	beq.n	8005f94 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	695b      	ldr	r3, [r3, #20]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d01c      	beq.n	8005f5c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f22:	4b25      	ldr	r3, [pc, #148]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f28:	4a23      	ldr	r2, [pc, #140]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f2a:	f043 0301 	orr.w	r3, r3, #1
 8005f2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f32:	f7fe f9e3 	bl	80042fc <HAL_GetTick>
 8005f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f38:	e008      	b.n	8005f4c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f3a:	f7fe f9df 	bl	80042fc <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d901      	bls.n	8005f4c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e1f1      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f4c:	4b1a      	ldr	r3, [pc, #104]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d0ef      	beq.n	8005f3a <HAL_RCC_OscConfig+0x22e>
 8005f5a:	e01b      	b.n	8005f94 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f5c:	4b16      	ldr	r3, [pc, #88]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f62:	4a15      	ldr	r2, [pc, #84]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f64:	f023 0301 	bic.w	r3, r3, #1
 8005f68:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f6c:	f7fe f9c6 	bl	80042fc <HAL_GetTick>
 8005f70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f72:	e008      	b.n	8005f86 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f74:	f7fe f9c2 	bl	80042fc <HAL_GetTick>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	1ad3      	subs	r3, r2, r3
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d901      	bls.n	8005f86 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005f82:	2303      	movs	r3, #3
 8005f84:	e1d4      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f86:	4b0c      	ldr	r3, [pc, #48]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f8c:	f003 0302 	and.w	r3, r3, #2
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1ef      	bne.n	8005f74 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0304 	and.w	r3, r3, #4
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 80ab 	beq.w	80060f8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005fa6:	4b04      	ldr	r3, [pc, #16]	; (8005fb8 <HAL_RCC_OscConfig+0x2ac>)
 8005fa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005faa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d106      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x2b4>
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	e005      	b.n	8005fc2 <HAL_RCC_OscConfig+0x2b6>
 8005fb6:	bf00      	nop
 8005fb8:	40021000 	.word	0x40021000
 8005fbc:	20000004 	.word	0x20000004
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d00d      	beq.n	8005fe2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fc6:	4baf      	ldr	r3, [pc, #700]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8005fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fca:	4aae      	ldr	r2, [pc, #696]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8005fcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fd0:	6593      	str	r3, [r2, #88]	; 0x58
 8005fd2:	4bac      	ldr	r3, [pc, #688]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8005fd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fd6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fe2:	4ba9      	ldr	r3, [pc, #676]	; (8006288 <HAL_RCC_OscConfig+0x57c>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d118      	bne.n	8006020 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fee:	4ba6      	ldr	r3, [pc, #664]	; (8006288 <HAL_RCC_OscConfig+0x57c>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4aa5      	ldr	r2, [pc, #660]	; (8006288 <HAL_RCC_OscConfig+0x57c>)
 8005ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ff8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ffa:	f7fe f97f 	bl	80042fc <HAL_GetTick>
 8005ffe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006000:	e008      	b.n	8006014 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006002:	f7fe f97b 	bl	80042fc <HAL_GetTick>
 8006006:	4602      	mov	r2, r0
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	1ad3      	subs	r3, r2, r3
 800600c:	2b02      	cmp	r3, #2
 800600e:	d901      	bls.n	8006014 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006010:	2303      	movs	r3, #3
 8006012:	e18d      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006014:	4b9c      	ldr	r3, [pc, #624]	; (8006288 <HAL_RCC_OscConfig+0x57c>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800601c:	2b00      	cmp	r3, #0
 800601e:	d0f0      	beq.n	8006002 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d108      	bne.n	800603a <HAL_RCC_OscConfig+0x32e>
 8006028:	4b96      	ldr	r3, [pc, #600]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800602a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800602e:	4a95      	ldr	r2, [pc, #596]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006030:	f043 0301 	orr.w	r3, r3, #1
 8006034:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006038:	e024      	b.n	8006084 <HAL_RCC_OscConfig+0x378>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b05      	cmp	r3, #5
 8006040:	d110      	bne.n	8006064 <HAL_RCC_OscConfig+0x358>
 8006042:	4b90      	ldr	r3, [pc, #576]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006048:	4a8e      	ldr	r2, [pc, #568]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800604a:	f043 0304 	orr.w	r3, r3, #4
 800604e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006052:	4b8c      	ldr	r3, [pc, #560]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006054:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006058:	4a8a      	ldr	r2, [pc, #552]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800605a:	f043 0301 	orr.w	r3, r3, #1
 800605e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006062:	e00f      	b.n	8006084 <HAL_RCC_OscConfig+0x378>
 8006064:	4b87      	ldr	r3, [pc, #540]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606a:	4a86      	ldr	r2, [pc, #536]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800606c:	f023 0301 	bic.w	r3, r3, #1
 8006070:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006074:	4b83      	ldr	r3, [pc, #524]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800607a:	4a82      	ldr	r2, [pc, #520]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800607c:	f023 0304 	bic.w	r3, r3, #4
 8006080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d016      	beq.n	80060ba <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800608c:	f7fe f936 	bl	80042fc <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006092:	e00a      	b.n	80060aa <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006094:	f7fe f932 	bl	80042fc <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	f241 3288 	movw	r2, #5000	; 0x1388
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d901      	bls.n	80060aa <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80060a6:	2303      	movs	r3, #3
 80060a8:	e142      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80060aa:	4b76      	ldr	r3, [pc, #472]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80060ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0ed      	beq.n	8006094 <HAL_RCC_OscConfig+0x388>
 80060b8:	e015      	b.n	80060e6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060ba:	f7fe f91f 	bl	80042fc <HAL_GetTick>
 80060be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060c0:	e00a      	b.n	80060d8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060c2:	f7fe f91b 	bl	80042fc <HAL_GetTick>
 80060c6:	4602      	mov	r2, r0
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	1ad3      	subs	r3, r2, r3
 80060cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d901      	bls.n	80060d8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80060d4:	2303      	movs	r3, #3
 80060d6:	e12b      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80060d8:	4b6a      	ldr	r3, [pc, #424]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80060da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1ed      	bne.n	80060c2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060e6:	7ffb      	ldrb	r3, [r7, #31]
 80060e8:	2b01      	cmp	r3, #1
 80060ea:	d105      	bne.n	80060f8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060ec:	4b65      	ldr	r3, [pc, #404]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80060ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060f0:	4a64      	ldr	r2, [pc, #400]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80060f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060f6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	2b00      	cmp	r3, #0
 8006102:	d03c      	beq.n	800617e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d01c      	beq.n	8006146 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800610c:	4b5d      	ldr	r3, [pc, #372]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800610e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006112:	4a5c      	ldr	r2, [pc, #368]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006114:	f043 0301 	orr.w	r3, r3, #1
 8006118:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800611c:	f7fe f8ee 	bl	80042fc <HAL_GetTick>
 8006120:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006122:	e008      	b.n	8006136 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006124:	f7fe f8ea 	bl	80042fc <HAL_GetTick>
 8006128:	4602      	mov	r2, r0
 800612a:	693b      	ldr	r3, [r7, #16]
 800612c:	1ad3      	subs	r3, r2, r3
 800612e:	2b02      	cmp	r3, #2
 8006130:	d901      	bls.n	8006136 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006132:	2303      	movs	r3, #3
 8006134:	e0fc      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006136:	4b53      	ldr	r3, [pc, #332]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006138:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800613c:	f003 0302 	and.w	r3, r3, #2
 8006140:	2b00      	cmp	r3, #0
 8006142:	d0ef      	beq.n	8006124 <HAL_RCC_OscConfig+0x418>
 8006144:	e01b      	b.n	800617e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006146:	4b4f      	ldr	r3, [pc, #316]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006148:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800614c:	4a4d      	ldr	r2, [pc, #308]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800614e:	f023 0301 	bic.w	r3, r3, #1
 8006152:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006156:	f7fe f8d1 	bl	80042fc <HAL_GetTick>
 800615a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800615c:	e008      	b.n	8006170 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800615e:	f7fe f8cd 	bl	80042fc <HAL_GetTick>
 8006162:	4602      	mov	r2, r0
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	1ad3      	subs	r3, r2, r3
 8006168:	2b02      	cmp	r3, #2
 800616a:	d901      	bls.n	8006170 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800616c:	2303      	movs	r3, #3
 800616e:	e0df      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006170:	4b44      	ldr	r3, [pc, #272]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006172:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006176:	f003 0302 	and.w	r3, r3, #2
 800617a:	2b00      	cmp	r3, #0
 800617c:	d1ef      	bne.n	800615e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	69db      	ldr	r3, [r3, #28]
 8006182:	2b00      	cmp	r3, #0
 8006184:	f000 80d3 	beq.w	800632e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006188:	4b3e      	ldr	r3, [pc, #248]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f003 030c 	and.w	r3, r3, #12
 8006190:	2b0c      	cmp	r3, #12
 8006192:	f000 808d 	beq.w	80062b0 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	69db      	ldr	r3, [r3, #28]
 800619a:	2b02      	cmp	r3, #2
 800619c:	d15a      	bne.n	8006254 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800619e:	4b39      	ldr	r3, [pc, #228]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4a38      	ldr	r2, [pc, #224]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80061a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061aa:	f7fe f8a7 	bl	80042fc <HAL_GetTick>
 80061ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061b0:	e008      	b.n	80061c4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061b2:	f7fe f8a3 	bl	80042fc <HAL_GetTick>
 80061b6:	4602      	mov	r2, r0
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	2b02      	cmp	r3, #2
 80061be:	d901      	bls.n	80061c4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e0b5      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061c4:	4b2f      	ldr	r3, [pc, #188]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d1f0      	bne.n	80061b2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061d0:	4b2c      	ldr	r3, [pc, #176]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	4b2d      	ldr	r3, [pc, #180]	; (800628c <HAL_RCC_OscConfig+0x580>)
 80061d6:	4013      	ands	r3, r2
 80061d8:	687a      	ldr	r2, [r7, #4]
 80061da:	6a11      	ldr	r1, [r2, #32]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80061e0:	3a01      	subs	r2, #1
 80061e2:	0112      	lsls	r2, r2, #4
 80061e4:	4311      	orrs	r1, r2
 80061e6:	687a      	ldr	r2, [r7, #4]
 80061e8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80061ea:	0212      	lsls	r2, r2, #8
 80061ec:	4311      	orrs	r1, r2
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80061f2:	0852      	lsrs	r2, r2, #1
 80061f4:	3a01      	subs	r2, #1
 80061f6:	0552      	lsls	r2, r2, #21
 80061f8:	4311      	orrs	r1, r2
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80061fe:	0852      	lsrs	r2, r2, #1
 8006200:	3a01      	subs	r2, #1
 8006202:	0652      	lsls	r2, r2, #25
 8006204:	4311      	orrs	r1, r2
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800620a:	06d2      	lsls	r2, r2, #27
 800620c:	430a      	orrs	r2, r1
 800620e:	491d      	ldr	r1, [pc, #116]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006210:	4313      	orrs	r3, r2
 8006212:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006214:	4b1b      	ldr	r3, [pc, #108]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a1a      	ldr	r2, [pc, #104]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800621a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800621e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006220:	4b18      	ldr	r3, [pc, #96]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006222:	68db      	ldr	r3, [r3, #12]
 8006224:	4a17      	ldr	r2, [pc, #92]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800622a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800622c:	f7fe f866 	bl	80042fc <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006234:	f7fe f862 	bl	80042fc <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e074      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006246:	4b0f      	ldr	r3, [pc, #60]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d0f0      	beq.n	8006234 <HAL_RCC_OscConfig+0x528>
 8006252:	e06c      	b.n	800632e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006254:	4b0b      	ldr	r3, [pc, #44]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a0a      	ldr	r2, [pc, #40]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800625a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800625e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006260:	4b08      	ldr	r3, [pc, #32]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006262:	68db      	ldr	r3, [r3, #12]
 8006264:	4a07      	ldr	r2, [pc, #28]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006266:	f023 0303 	bic.w	r3, r3, #3
 800626a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800626c:	4b05      	ldr	r3, [pc, #20]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 800626e:	68db      	ldr	r3, [r3, #12]
 8006270:	4a04      	ldr	r2, [pc, #16]	; (8006284 <HAL_RCC_OscConfig+0x578>)
 8006272:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006276:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800627a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800627c:	f7fe f83e 	bl	80042fc <HAL_GetTick>
 8006280:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006282:	e00e      	b.n	80062a2 <HAL_RCC_OscConfig+0x596>
 8006284:	40021000 	.word	0x40021000
 8006288:	40007000 	.word	0x40007000
 800628c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006290:	f7fe f834 	bl	80042fc <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b02      	cmp	r3, #2
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e046      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80062a2:	4b25      	ldr	r3, [pc, #148]	; (8006338 <HAL_RCC_OscConfig+0x62c>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1f0      	bne.n	8006290 <HAL_RCC_OscConfig+0x584>
 80062ae:	e03e      	b.n	800632e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	69db      	ldr	r3, [r3, #28]
 80062b4:	2b01      	cmp	r3, #1
 80062b6:	d101      	bne.n	80062bc <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	e039      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80062bc:	4b1e      	ldr	r3, [pc, #120]	; (8006338 <HAL_RCC_OscConfig+0x62c>)
 80062be:	68db      	ldr	r3, [r3, #12]
 80062c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f003 0203 	and.w	r2, r3, #3
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a1b      	ldr	r3, [r3, #32]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d12c      	bne.n	800632a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062da:	3b01      	subs	r3, #1
 80062dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80062de:	429a      	cmp	r2, r3
 80062e0:	d123      	bne.n	800632a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d11b      	bne.n	800632a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062fc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80062fe:	429a      	cmp	r2, r3
 8006300:	d113      	bne.n	800632a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630c:	085b      	lsrs	r3, r3, #1
 800630e:	3b01      	subs	r3, #1
 8006310:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006312:	429a      	cmp	r2, r3
 8006314:	d109      	bne.n	800632a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006320:	085b      	lsrs	r3, r3, #1
 8006322:	3b01      	subs	r3, #1
 8006324:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006326:	429a      	cmp	r2, r3
 8006328:	d001      	beq.n	800632e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800632a:	2301      	movs	r3, #1
 800632c:	e000      	b.n	8006330 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800632e:	2300      	movs	r3, #0
}
 8006330:	4618      	mov	r0, r3
 8006332:	3720      	adds	r7, #32
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	40021000 	.word	0x40021000

0800633c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b086      	sub	sp, #24
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
 8006344:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006346:	2300      	movs	r3, #0
 8006348:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d101      	bne.n	8006354 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006350:	2301      	movs	r3, #1
 8006352:	e11e      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006354:	4b91      	ldr	r3, [pc, #580]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f003 030f 	and.w	r3, r3, #15
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	429a      	cmp	r2, r3
 8006360:	d910      	bls.n	8006384 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006362:	4b8e      	ldr	r3, [pc, #568]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	f023 020f 	bic.w	r2, r3, #15
 800636a:	498c      	ldr	r1, [pc, #560]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	4313      	orrs	r3, r2
 8006370:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006372:	4b8a      	ldr	r3, [pc, #552]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 030f 	and.w	r3, r3, #15
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	429a      	cmp	r2, r3
 800637e:	d001      	beq.n	8006384 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006380:	2301      	movs	r3, #1
 8006382:	e106      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d073      	beq.n	8006478 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	2b03      	cmp	r3, #3
 8006396:	d129      	bne.n	80063ec <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006398:	4b81      	ldr	r3, [pc, #516]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e0f4      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80063a8:	f000 f99e 	bl	80066e8 <RCC_GetSysClockFreqFromPLLSource>
 80063ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	4a7c      	ldr	r2, [pc, #496]	; (80065a4 <HAL_RCC_ClockConfig+0x268>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d93f      	bls.n	8006436 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80063b6:	4b7a      	ldr	r3, [pc, #488]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80063b8:	689b      	ldr	r3, [r3, #8]
 80063ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d009      	beq.n	80063d6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d033      	beq.n	8006436 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d12f      	bne.n	8006436 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80063d6:	4b72      	ldr	r3, [pc, #456]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80063d8:	689b      	ldr	r3, [r3, #8]
 80063da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80063de:	4a70      	ldr	r2, [pc, #448]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80063e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80063e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80063e6:	2380      	movs	r3, #128	; 0x80
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	e024      	b.n	8006436 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d107      	bne.n	8006404 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063f4:	4b6a      	ldr	r3, [pc, #424]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d109      	bne.n	8006414 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006400:	2301      	movs	r3, #1
 8006402:	e0c6      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006404:	4b66      	ldr	r3, [pc, #408]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800640c:	2b00      	cmp	r3, #0
 800640e:	d101      	bne.n	8006414 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006410:	2301      	movs	r3, #1
 8006412:	e0be      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006414:	f000 f8ce 	bl	80065b4 <HAL_RCC_GetSysClockFreq>
 8006418:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	4a61      	ldr	r2, [pc, #388]	; (80065a4 <HAL_RCC_ClockConfig+0x268>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d909      	bls.n	8006436 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006422:	4b5f      	ldr	r3, [pc, #380]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800642a:	4a5d      	ldr	r2, [pc, #372]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 800642c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006430:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006432:	2380      	movs	r3, #128	; 0x80
 8006434:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006436:	4b5a      	ldr	r3, [pc, #360]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	f023 0203 	bic.w	r2, r3, #3
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	4957      	ldr	r1, [pc, #348]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006444:	4313      	orrs	r3, r2
 8006446:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006448:	f7fd ff58 	bl	80042fc <HAL_GetTick>
 800644c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800644e:	e00a      	b.n	8006466 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006450:	f7fd ff54 	bl	80042fc <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	f241 3288 	movw	r2, #5000	; 0x1388
 800645e:	4293      	cmp	r3, r2
 8006460:	d901      	bls.n	8006466 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e095      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006466:	4b4e      	ldr	r3, [pc, #312]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f003 020c 	and.w	r2, r3, #12
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	685b      	ldr	r3, [r3, #4]
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	429a      	cmp	r2, r3
 8006476:	d1eb      	bne.n	8006450 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0302 	and.w	r3, r3, #2
 8006480:	2b00      	cmp	r3, #0
 8006482:	d023      	beq.n	80064cc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 0304 	and.w	r3, r3, #4
 800648c:	2b00      	cmp	r3, #0
 800648e:	d005      	beq.n	800649c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006490:	4b43      	ldr	r3, [pc, #268]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	4a42      	ldr	r2, [pc, #264]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006496:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800649a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f003 0308 	and.w	r3, r3, #8
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d007      	beq.n	80064b8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80064a8:	4b3d      	ldr	r3, [pc, #244]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80064b0:	4a3b      	ldr	r2, [pc, #236]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80064b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80064b6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064b8:	4b39      	ldr	r3, [pc, #228]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	4936      	ldr	r1, [pc, #216]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	608b      	str	r3, [r1, #8]
 80064ca:	e008      	b.n	80064de <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2b80      	cmp	r3, #128	; 0x80
 80064d0:	d105      	bne.n	80064de <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80064d2:	4b33      	ldr	r3, [pc, #204]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	4a32      	ldr	r2, [pc, #200]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 80064d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80064dc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80064de:	4b2f      	ldr	r3, [pc, #188]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 030f 	and.w	r3, r3, #15
 80064e6:	683a      	ldr	r2, [r7, #0]
 80064e8:	429a      	cmp	r2, r3
 80064ea:	d21d      	bcs.n	8006528 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064ec:	4b2b      	ldr	r3, [pc, #172]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f023 020f 	bic.w	r2, r3, #15
 80064f4:	4929      	ldr	r1, [pc, #164]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 80064f6:	683b      	ldr	r3, [r7, #0]
 80064f8:	4313      	orrs	r3, r2
 80064fa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80064fc:	f7fd fefe 	bl	80042fc <HAL_GetTick>
 8006500:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006502:	e00a      	b.n	800651a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006504:	f7fd fefa 	bl	80042fc <HAL_GetTick>
 8006508:	4602      	mov	r2, r0
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	1ad3      	subs	r3, r2, r3
 800650e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006512:	4293      	cmp	r3, r2
 8006514:	d901      	bls.n	800651a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006516:	2303      	movs	r3, #3
 8006518:	e03b      	b.n	8006592 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800651a:	4b20      	ldr	r3, [pc, #128]	; (800659c <HAL_RCC_ClockConfig+0x260>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f003 030f 	and.w	r3, r3, #15
 8006522:	683a      	ldr	r2, [r7, #0]
 8006524:	429a      	cmp	r2, r3
 8006526:	d1ed      	bne.n	8006504 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f003 0304 	and.w	r3, r3, #4
 8006530:	2b00      	cmp	r3, #0
 8006532:	d008      	beq.n	8006546 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006534:	4b1a      	ldr	r3, [pc, #104]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	4917      	ldr	r1, [pc, #92]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006542:	4313      	orrs	r3, r2
 8006544:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 0308 	and.w	r3, r3, #8
 800654e:	2b00      	cmp	r3, #0
 8006550:	d009      	beq.n	8006566 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006552:	4b13      	ldr	r3, [pc, #76]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	00db      	lsls	r3, r3, #3
 8006560:	490f      	ldr	r1, [pc, #60]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 8006562:	4313      	orrs	r3, r2
 8006564:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006566:	f000 f825 	bl	80065b4 <HAL_RCC_GetSysClockFreq>
 800656a:	4602      	mov	r2, r0
 800656c:	4b0c      	ldr	r3, [pc, #48]	; (80065a0 <HAL_RCC_ClockConfig+0x264>)
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	091b      	lsrs	r3, r3, #4
 8006572:	f003 030f 	and.w	r3, r3, #15
 8006576:	490c      	ldr	r1, [pc, #48]	; (80065a8 <HAL_RCC_ClockConfig+0x26c>)
 8006578:	5ccb      	ldrb	r3, [r1, r3]
 800657a:	f003 031f 	and.w	r3, r3, #31
 800657e:	fa22 f303 	lsr.w	r3, r2, r3
 8006582:	4a0a      	ldr	r2, [pc, #40]	; (80065ac <HAL_RCC_ClockConfig+0x270>)
 8006584:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006586:	4b0a      	ldr	r3, [pc, #40]	; (80065b0 <HAL_RCC_ClockConfig+0x274>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4618      	mov	r0, r3
 800658c:	f7fd fe6a 	bl	8004264 <HAL_InitTick>
 8006590:	4603      	mov	r3, r0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3718      	adds	r7, #24
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	40022000 	.word	0x40022000
 80065a0:	40021000 	.word	0x40021000
 80065a4:	04c4b400 	.word	0x04c4b400
 80065a8:	0800b9cc 	.word	0x0800b9cc
 80065ac:	20000000 	.word	0x20000000
 80065b0:	20000004 	.word	0x20000004

080065b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b087      	sub	sp, #28
 80065b8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80065ba:	4b2c      	ldr	r3, [pc, #176]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f003 030c 	and.w	r3, r3, #12
 80065c2:	2b04      	cmp	r3, #4
 80065c4:	d102      	bne.n	80065cc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80065c6:	4b2a      	ldr	r3, [pc, #168]	; (8006670 <HAL_RCC_GetSysClockFreq+0xbc>)
 80065c8:	613b      	str	r3, [r7, #16]
 80065ca:	e047      	b.n	800665c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80065cc:	4b27      	ldr	r3, [pc, #156]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	f003 030c 	and.w	r3, r3, #12
 80065d4:	2b08      	cmp	r3, #8
 80065d6:	d102      	bne.n	80065de <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80065d8:	4b26      	ldr	r3, [pc, #152]	; (8006674 <HAL_RCC_GetSysClockFreq+0xc0>)
 80065da:	613b      	str	r3, [r7, #16]
 80065dc:	e03e      	b.n	800665c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80065de:	4b23      	ldr	r3, [pc, #140]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f003 030c 	and.w	r3, r3, #12
 80065e6:	2b0c      	cmp	r3, #12
 80065e8:	d136      	bne.n	8006658 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065ea:	4b20      	ldr	r3, [pc, #128]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 80065ec:	68db      	ldr	r3, [r3, #12]
 80065ee:	f003 0303 	and.w	r3, r3, #3
 80065f2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065f4:	4b1d      	ldr	r3, [pc, #116]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 80065f6:	68db      	ldr	r3, [r3, #12]
 80065f8:	091b      	lsrs	r3, r3, #4
 80065fa:	f003 030f 	and.w	r3, r3, #15
 80065fe:	3301      	adds	r3, #1
 8006600:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b03      	cmp	r3, #3
 8006606:	d10c      	bne.n	8006622 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006608:	4a1a      	ldr	r2, [pc, #104]	; (8006674 <HAL_RCC_GetSysClockFreq+0xc0>)
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006610:	4a16      	ldr	r2, [pc, #88]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 8006612:	68d2      	ldr	r2, [r2, #12]
 8006614:	0a12      	lsrs	r2, r2, #8
 8006616:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800661a:	fb02 f303 	mul.w	r3, r2, r3
 800661e:	617b      	str	r3, [r7, #20]
      break;
 8006620:	e00c      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006622:	4a13      	ldr	r2, [pc, #76]	; (8006670 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	fbb2 f3f3 	udiv	r3, r2, r3
 800662a:	4a10      	ldr	r2, [pc, #64]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 800662c:	68d2      	ldr	r2, [r2, #12]
 800662e:	0a12      	lsrs	r2, r2, #8
 8006630:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006634:	fb02 f303 	mul.w	r3, r2, r3
 8006638:	617b      	str	r3, [r7, #20]
      break;
 800663a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800663c:	4b0b      	ldr	r3, [pc, #44]	; (800666c <HAL_RCC_GetSysClockFreq+0xb8>)
 800663e:	68db      	ldr	r3, [r3, #12]
 8006640:	0e5b      	lsrs	r3, r3, #25
 8006642:	f003 0303 	and.w	r3, r3, #3
 8006646:	3301      	adds	r3, #1
 8006648:	005b      	lsls	r3, r3, #1
 800664a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	fbb2 f3f3 	udiv	r3, r2, r3
 8006654:	613b      	str	r3, [r7, #16]
 8006656:	e001      	b.n	800665c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006658:	2300      	movs	r3, #0
 800665a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800665c:	693b      	ldr	r3, [r7, #16]
}
 800665e:	4618      	mov	r0, r3
 8006660:	371c      	adds	r7, #28
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
 800666a:	bf00      	nop
 800666c:	40021000 	.word	0x40021000
 8006670:	00f42400 	.word	0x00f42400
 8006674:	016e3600 	.word	0x016e3600

08006678 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006678:	b480      	push	{r7}
 800667a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800667c:	4b03      	ldr	r3, [pc, #12]	; (800668c <HAL_RCC_GetHCLKFreq+0x14>)
 800667e:	681b      	ldr	r3, [r3, #0]
}
 8006680:	4618      	mov	r0, r3
 8006682:	46bd      	mov	sp, r7
 8006684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006688:	4770      	bx	lr
 800668a:	bf00      	nop
 800668c:	20000000 	.word	0x20000000

08006690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006694:	f7ff fff0 	bl	8006678 <HAL_RCC_GetHCLKFreq>
 8006698:	4602      	mov	r2, r0
 800669a:	4b06      	ldr	r3, [pc, #24]	; (80066b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	0a1b      	lsrs	r3, r3, #8
 80066a0:	f003 0307 	and.w	r3, r3, #7
 80066a4:	4904      	ldr	r1, [pc, #16]	; (80066b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80066a6:	5ccb      	ldrb	r3, [r1, r3]
 80066a8:	f003 031f 	and.w	r3, r3, #31
 80066ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066b0:	4618      	mov	r0, r3
 80066b2:	bd80      	pop	{r7, pc}
 80066b4:	40021000 	.word	0x40021000
 80066b8:	0800b9dc 	.word	0x0800b9dc

080066bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80066c0:	f7ff ffda 	bl	8006678 <HAL_RCC_GetHCLKFreq>
 80066c4:	4602      	mov	r2, r0
 80066c6:	4b06      	ldr	r3, [pc, #24]	; (80066e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	0adb      	lsrs	r3, r3, #11
 80066cc:	f003 0307 	and.w	r3, r3, #7
 80066d0:	4904      	ldr	r1, [pc, #16]	; (80066e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80066d2:	5ccb      	ldrb	r3, [r1, r3]
 80066d4:	f003 031f 	and.w	r3, r3, #31
 80066d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066dc:	4618      	mov	r0, r3
 80066de:	bd80      	pop	{r7, pc}
 80066e0:	40021000 	.word	0x40021000
 80066e4:	0800b9dc 	.word	0x0800b9dc

080066e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80066e8:	b480      	push	{r7}
 80066ea:	b087      	sub	sp, #28
 80066ec:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80066ee:	4b1e      	ldr	r3, [pc, #120]	; (8006768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	f003 0303 	and.w	r3, r3, #3
 80066f6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80066f8:	4b1b      	ldr	r3, [pc, #108]	; (8006768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80066fa:	68db      	ldr	r3, [r3, #12]
 80066fc:	091b      	lsrs	r3, r3, #4
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	3301      	adds	r3, #1
 8006704:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2b03      	cmp	r3, #3
 800670a:	d10c      	bne.n	8006726 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800670c:	4a17      	ldr	r2, [pc, #92]	; (800676c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	fbb2 f3f3 	udiv	r3, r2, r3
 8006714:	4a14      	ldr	r2, [pc, #80]	; (8006768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006716:	68d2      	ldr	r2, [r2, #12]
 8006718:	0a12      	lsrs	r2, r2, #8
 800671a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800671e:	fb02 f303 	mul.w	r3, r2, r3
 8006722:	617b      	str	r3, [r7, #20]
    break;
 8006724:	e00c      	b.n	8006740 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006726:	4a12      	ldr	r2, [pc, #72]	; (8006770 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	fbb2 f3f3 	udiv	r3, r2, r3
 800672e:	4a0e      	ldr	r2, [pc, #56]	; (8006768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006730:	68d2      	ldr	r2, [r2, #12]
 8006732:	0a12      	lsrs	r2, r2, #8
 8006734:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006738:	fb02 f303 	mul.w	r3, r2, r3
 800673c:	617b      	str	r3, [r7, #20]
    break;
 800673e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006740:	4b09      	ldr	r3, [pc, #36]	; (8006768 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	0e5b      	lsrs	r3, r3, #25
 8006746:	f003 0303 	and.w	r3, r3, #3
 800674a:	3301      	adds	r3, #1
 800674c:	005b      	lsls	r3, r3, #1
 800674e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006750:	697a      	ldr	r2, [r7, #20]
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	fbb2 f3f3 	udiv	r3, r2, r3
 8006758:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800675a:	687b      	ldr	r3, [r7, #4]
}
 800675c:	4618      	mov	r0, r3
 800675e:	371c      	adds	r7, #28
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	40021000 	.word	0x40021000
 800676c:	016e3600 	.word	0x016e3600
 8006770:	00f42400 	.word	0x00f42400

08006774 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b086      	sub	sp, #24
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800677c:	2300      	movs	r3, #0
 800677e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006780:	2300      	movs	r3, #0
 8006782:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800678c:	2b00      	cmp	r3, #0
 800678e:	f000 8098 	beq.w	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006792:	2300      	movs	r3, #0
 8006794:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006796:	4b43      	ldr	r3, [pc, #268]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800679a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10d      	bne.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067a2:	4b40      	ldr	r3, [pc, #256]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067a6:	4a3f      	ldr	r2, [pc, #252]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067ac:	6593      	str	r3, [r2, #88]	; 0x58
 80067ae:	4b3d      	ldr	r3, [pc, #244]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b6:	60bb      	str	r3, [r7, #8]
 80067b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067ba:	2301      	movs	r3, #1
 80067bc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067be:	4b3a      	ldr	r3, [pc, #232]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a39      	ldr	r2, [pc, #228]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80067c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067ca:	f7fd fd97 	bl	80042fc <HAL_GetTick>
 80067ce:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067d0:	e009      	b.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067d2:	f7fd fd93 	bl	80042fc <HAL_GetTick>
 80067d6:	4602      	mov	r2, r0
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	1ad3      	subs	r3, r2, r3
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d902      	bls.n	80067e6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80067e0:	2303      	movs	r3, #3
 80067e2:	74fb      	strb	r3, [r7, #19]
        break;
 80067e4:	e005      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80067e6:	4b30      	ldr	r3, [pc, #192]	; (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d0ef      	beq.n	80067d2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80067f2:	7cfb      	ldrb	r3, [r7, #19]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d159      	bne.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80067f8:	4b2a      	ldr	r3, [pc, #168]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80067fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006802:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006804:	697b      	ldr	r3, [r7, #20]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d01e      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800680e:	697a      	ldr	r2, [r7, #20]
 8006810:	429a      	cmp	r2, r3
 8006812:	d019      	beq.n	8006848 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006814:	4b23      	ldr	r3, [pc, #140]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006816:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800681a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800681e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006820:	4b20      	ldr	r3, [pc, #128]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006826:	4a1f      	ldr	r2, [pc, #124]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800682c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006830:	4b1c      	ldr	r3, [pc, #112]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006832:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006836:	4a1b      	ldr	r2, [pc, #108]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006838:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800683c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006840:	4a18      	ldr	r2, [pc, #96]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006848:	697b      	ldr	r3, [r7, #20]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b00      	cmp	r3, #0
 8006850:	d016      	beq.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006852:	f7fd fd53 	bl	80042fc <HAL_GetTick>
 8006856:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006858:	e00b      	b.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800685a:	f7fd fd4f 	bl	80042fc <HAL_GetTick>
 800685e:	4602      	mov	r2, r0
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	1ad3      	subs	r3, r2, r3
 8006864:	f241 3288 	movw	r2, #5000	; 0x1388
 8006868:	4293      	cmp	r3, r2
 800686a:	d902      	bls.n	8006872 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800686c:	2303      	movs	r3, #3
 800686e:	74fb      	strb	r3, [r7, #19]
            break;
 8006870:	e006      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006872:	4b0c      	ldr	r3, [pc, #48]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006874:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006878:	f003 0302 	and.w	r3, r3, #2
 800687c:	2b00      	cmp	r3, #0
 800687e:	d0ec      	beq.n	800685a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006880:	7cfb      	ldrb	r3, [r7, #19]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10b      	bne.n	800689e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006886:	4b07      	ldr	r3, [pc, #28]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800688c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006894:	4903      	ldr	r1, [pc, #12]	; (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006896:	4313      	orrs	r3, r2
 8006898:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800689c:	e008      	b.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800689e:	7cfb      	ldrb	r3, [r7, #19]
 80068a0:	74bb      	strb	r3, [r7, #18]
 80068a2:	e005      	b.n	80068b0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80068a4:	40021000 	.word	0x40021000
 80068a8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068ac:	7cfb      	ldrb	r3, [r7, #19]
 80068ae:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068b0:	7c7b      	ldrb	r3, [r7, #17]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d105      	bne.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068b6:	4baf      	ldr	r3, [pc, #700]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ba:	4aae      	ldr	r2, [pc, #696]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068c0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f003 0301 	and.w	r3, r3, #1
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00a      	beq.n	80068e4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068ce:	4ba9      	ldr	r3, [pc, #676]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068d4:	f023 0203 	bic.w	r2, r3, #3
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	49a5      	ldr	r1, [pc, #660]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068de:	4313      	orrs	r3, r2
 80068e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f003 0302 	and.w	r3, r3, #2
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00a      	beq.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80068f0:	4ba0      	ldr	r3, [pc, #640]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80068f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068f6:	f023 020c 	bic.w	r2, r3, #12
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	499d      	ldr	r1, [pc, #628]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006900:	4313      	orrs	r3, r2
 8006902:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0304 	and.w	r3, r3, #4
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006912:	4b98      	ldr	r3, [pc, #608]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006914:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006918:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	68db      	ldr	r3, [r3, #12]
 8006920:	4994      	ldr	r1, [pc, #592]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006922:	4313      	orrs	r3, r2
 8006924:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 0308 	and.w	r3, r3, #8
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00a      	beq.n	800694a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006934:	4b8f      	ldr	r3, [pc, #572]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800693a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	691b      	ldr	r3, [r3, #16]
 8006942:	498c      	ldr	r1, [pc, #560]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006944:	4313      	orrs	r3, r2
 8006946:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f003 0310 	and.w	r3, r3, #16
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00a      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006956:	4b87      	ldr	r3, [pc, #540]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800695c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	695b      	ldr	r3, [r3, #20]
 8006964:	4983      	ldr	r1, [pc, #524]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006966:	4313      	orrs	r3, r2
 8006968:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f003 0320 	and.w	r3, r3, #32
 8006974:	2b00      	cmp	r3, #0
 8006976:	d00a      	beq.n	800698e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006978:	4b7e      	ldr	r3, [pc, #504]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800697a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800697e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	699b      	ldr	r3, [r3, #24]
 8006986:	497b      	ldr	r1, [pc, #492]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006988:	4313      	orrs	r3, r2
 800698a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006996:	2b00      	cmp	r3, #0
 8006998:	d00a      	beq.n	80069b0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800699a:	4b76      	ldr	r3, [pc, #472]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800699c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069a0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	69db      	ldr	r3, [r3, #28]
 80069a8:	4972      	ldr	r1, [pc, #456]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00a      	beq.n	80069d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80069bc:	4b6d      	ldr	r3, [pc, #436]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069c2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	496a      	ldr	r1, [pc, #424]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d00a      	beq.n	80069f4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80069de:	4b65      	ldr	r3, [pc, #404]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ec:	4961      	ldr	r1, [pc, #388]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80069ee:	4313      	orrs	r3, r2
 80069f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d00a      	beq.n	8006a16 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006a00:	4b5c      	ldr	r3, [pc, #368]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a06:	f023 0203 	bic.w	r2, r3, #3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a0e:	4959      	ldr	r1, [pc, #356]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a10:	4313      	orrs	r3, r2
 8006a12:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d00a      	beq.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006a22:	4b54      	ldr	r3, [pc, #336]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a30:	4950      	ldr	r1, [pc, #320]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a32:	4313      	orrs	r3, r2
 8006a34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d015      	beq.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a44:	4b4b      	ldr	r3, [pc, #300]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a52:	4948      	ldr	r1, [pc, #288]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a54:	4313      	orrs	r3, r2
 8006a56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a5e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a62:	d105      	bne.n	8006a70 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a64:	4b43      	ldr	r3, [pc, #268]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	4a42      	ldr	r2, [pc, #264]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a6e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d015      	beq.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a7c:	4b3d      	ldr	r3, [pc, #244]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a82:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a8a:	493a      	ldr	r1, [pc, #232]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a9a:	d105      	bne.n	8006aa8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a9c:	4b35      	ldr	r3, [pc, #212]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006a9e:	68db      	ldr	r3, [r3, #12]
 8006aa0:	4a34      	ldr	r2, [pc, #208]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006aa2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006aa6:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d015      	beq.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006ab4:	4b2f      	ldr	r3, [pc, #188]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006aba:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac2:	492c      	ldr	r1, [pc, #176]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ace:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ad2:	d105      	bne.n	8006ae0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006ad4:	4b27      	ldr	r3, [pc, #156]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006ad6:	68db      	ldr	r3, [r3, #12]
 8006ad8:	4a26      	ldr	r2, [pc, #152]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006ada:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ade:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d015      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006aec:	4b21      	ldr	r3, [pc, #132]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006aee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006af2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006afa:	491e      	ldr	r1, [pc, #120]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006afc:	4313      	orrs	r3, r2
 8006afe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b0a:	d105      	bne.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b0c:	4b19      	ldr	r3, [pc, #100]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b0e:	68db      	ldr	r3, [r3, #12]
 8006b10:	4a18      	ldr	r2, [pc, #96]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b12:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b16:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d015      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006b24:	4b13      	ldr	r3, [pc, #76]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b32:	4910      	ldr	r1, [pc, #64]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b34:	4313      	orrs	r3, r2
 8006b36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b42:	d105      	bne.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b44:	4b0b      	ldr	r3, [pc, #44]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b46:	68db      	ldr	r3, [r3, #12]
 8006b48:	4a0a      	ldr	r2, [pc, #40]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b4e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d018      	beq.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006b5c:	4b05      	ldr	r3, [pc, #20]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b62:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b6a:	4902      	ldr	r1, [pc, #8]	; (8006b74 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006b72:	e001      	b.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8006b74:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b7c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006b80:	d105      	bne.n	8006b8e <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b82:	4b21      	ldr	r3, [pc, #132]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b84:	68db      	ldr	r3, [r3, #12]
 8006b86:	4a20      	ldr	r2, [pc, #128]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b8c:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d015      	beq.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006b9a:	4b1b      	ldr	r3, [pc, #108]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ba0:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ba8:	4917      	ldr	r1, [pc, #92]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006baa:	4313      	orrs	r3, r2
 8006bac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006bb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bb8:	d105      	bne.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006bba:	4b13      	ldr	r3, [pc, #76]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	4a12      	ldr	r2, [pc, #72]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006bc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006bc4:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d015      	beq.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006bd2:	4b0d      	ldr	r3, [pc, #52]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006bd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006bd8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006be0:	4909      	ldr	r1, [pc, #36]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006be2:	4313      	orrs	r3, r2
 8006be4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006bec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006bf0:	d105      	bne.n	8006bfe <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006bf2:	4b05      	ldr	r3, [pc, #20]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	4a04      	ldr	r2, [pc, #16]	; (8006c08 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8006bf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006bfc:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006bfe:	7cbb      	ldrb	r3, [r7, #18]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3718      	adds	r7, #24
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}
 8006c08:	40021000 	.word	0x40021000

08006c0c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b084      	sub	sp, #16
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006c14:	2301      	movs	r3, #1
 8006c16:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d05c      	beq.n	8006cd8 <HAL_RTC_Init+0xcc>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d106      	bne.n	8006c38 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7fb fc5a 	bl	80024ec <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2202      	movs	r2, #2
 8006c3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006c40:	4b28      	ldr	r3, [pc, #160]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c42:	22ca      	movs	r2, #202	; 0xca
 8006c44:	625a      	str	r2, [r3, #36]	; 0x24
 8006c46:	4b27      	ldr	r3, [pc, #156]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c48:	2253      	movs	r2, #83	; 0x53
 8006c4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f000 fa37 	bl	80070c0 <RTC_EnterInitMode>
 8006c52:	4603      	mov	r3, r0
 8006c54:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006c56:	7bfb      	ldrb	r3, [r7, #15]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d133      	bne.n	8006cc4 <HAL_RTC_Init+0xb8>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006c5c:	4b21      	ldr	r3, [pc, #132]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	4a20      	ldr	r2, [pc, #128]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c62:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8006c66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c6a:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006c6c:	4b1d      	ldr	r3, [pc, #116]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c6e:	699a      	ldr	r2, [r3, #24]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6859      	ldr	r1, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	691b      	ldr	r3, [r3, #16]
 8006c78:	4319      	orrs	r1, r3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	430b      	orrs	r3, r1
 8006c80:	4918      	ldr	r1, [pc, #96]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c82:	4313      	orrs	r3, r2
 8006c84:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	68da      	ldr	r2, [r3, #12]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	041b      	lsls	r3, r3, #16
 8006c90:	4914      	ldr	r1, [pc, #80]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	610b      	str	r3, [r1, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006c96:	6878      	ldr	r0, [r7, #4]
 8006c98:	f000 fa46 	bl	8007128 <RTC_ExitInitMode>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8006ca0:	7bfb      	ldrb	r3, [r7, #15]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10e      	bne.n	8006cc4 <HAL_RTC_Init+0xb8>
      {
        MODIFY_REG(RTC->CR, \
 8006ca6:	4b0f      	ldr	r3, [pc, #60]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a19      	ldr	r1, [r3, #32]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	4319      	orrs	r1, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	695b      	ldr	r3, [r3, #20]
 8006cbc:	430b      	orrs	r3, r1
 8006cbe:	4909      	ldr	r1, [pc, #36]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006cc4:	4b07      	ldr	r3, [pc, #28]	; (8006ce4 <HAL_RTC_Init+0xd8>)
 8006cc6:	22ff      	movs	r2, #255	; 0xff
 8006cc8:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d103      	bne.n	8006cd8 <HAL_RTC_Init+0xcc>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  return status;
 8006cd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cda:	4618      	mov	r0, r3
 8006cdc:	3710      	adds	r7, #16
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
 8006ce2:	bf00      	nop
 8006ce4:	40002800 	.word	0x40002800

08006ce8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006ce8:	b590      	push	{r4, r7, lr}
 8006cea:	b087      	sub	sp, #28
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	60b9      	str	r1, [r7, #8]
 8006cf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d101      	bne.n	8006d02 <HAL_RTC_SetTime+0x1a>
 8006cfe:	2302      	movs	r3, #2
 8006d00:	e081      	b.n	8006e06 <HAL_RTC_SetTime+0x11e>
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2201      	movs	r2, #1
 8006d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2202      	movs	r2, #2
 8006d0e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d12:	4b3f      	ldr	r3, [pc, #252]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006d14:	22ca      	movs	r2, #202	; 0xca
 8006d16:	625a      	str	r2, [r3, #36]	; 0x24
 8006d18:	4b3d      	ldr	r3, [pc, #244]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006d1a:	2253      	movs	r2, #83	; 0x53
 8006d1c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006d1e:	68f8      	ldr	r0, [r7, #12]
 8006d20:	f000 f9ce 	bl	80070c0 <RTC_EnterInitMode>
 8006d24:	4603      	mov	r3, r0
 8006d26:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006d28:	7cfb      	ldrb	r3, [r7, #19]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d15c      	bne.n	8006de8 <HAL_RTC_SetTime+0x100>
  {
    if (Format == RTC_FORMAT_BIN)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d125      	bne.n	8006d80 <HAL_RTC_SetTime+0x98>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006d34:	4b36      	ldr	r3, [pc, #216]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006d36:	699b      	ldr	r3, [r3, #24]
 8006d38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d102      	bne.n	8006d46 <HAL_RTC_SetTime+0x5e>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2200      	movs	r2, #0
 8006d44:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006d46:	68bb      	ldr	r3, [r7, #8]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	f000 fa2a 	bl	80071a4 <RTC_ByteToBcd2>
 8006d50:	4603      	mov	r3, r0
 8006d52:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	785b      	ldrb	r3, [r3, #1]
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f000 fa23 	bl	80071a4 <RTC_ByteToBcd2>
 8006d5e:	4603      	mov	r3, r0
 8006d60:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006d62:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	789b      	ldrb	r3, [r3, #2]
 8006d68:	4618      	mov	r0, r3
 8006d6a:	f000 fa1b 	bl	80071a4 <RTC_ByteToBcd2>
 8006d6e:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006d70:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006d74:	68bb      	ldr	r3, [r7, #8]
 8006d76:	78db      	ldrb	r3, [r3, #3]
 8006d78:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	617b      	str	r3, [r7, #20]
 8006d7e:	e017      	b.n	8006db0 <HAL_RTC_SetTime+0xc8>
    }
    else
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006d80:	4b23      	ldr	r3, [pc, #140]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006d82:	699b      	ldr	r3, [r3, #24]
 8006d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d102      	bne.n	8006d92 <HAL_RTC_SetTime+0xaa>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	785b      	ldrb	r3, [r3, #1]
 8006d9c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006d9e:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006da4:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	78db      	ldrb	r3, [r3, #3]
 8006daa:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006dac:	4313      	orrs	r3, r2
 8006dae:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 8006db0:	4a17      	ldr	r2, [pc, #92]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006db8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006dbc:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 8006dbe:	4b14      	ldr	r3, [pc, #80]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	4a13      	ldr	r2, [pc, #76]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006dc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dc8:	6193      	str	r3, [r2, #24]

    /* Configure the RTC_CR register */
    SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8006dca:	4b11      	ldr	r3, [pc, #68]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006dcc:	699a      	ldr	r2, [r3, #24]
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	68d9      	ldr	r1, [r3, #12]
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	430b      	orrs	r3, r1
 8006dd8:	490d      	ldr	r1, [pc, #52]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006dda:	4313      	orrs	r3, r2
 8006ddc:	618b      	str	r3, [r1, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006dde:	68f8      	ldr	r0, [r7, #12]
 8006de0:	f000 f9a2 	bl	8007128 <RTC_ExitInitMode>
 8006de4:	4603      	mov	r3, r0
 8006de6:	74fb      	strb	r3, [r7, #19]
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006de8:	4b09      	ldr	r3, [pc, #36]	; (8006e10 <HAL_RTC_SetTime+0x128>)
 8006dea:	22ff      	movs	r2, #255	; 0xff
 8006dec:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006dee:	7cfb      	ldrb	r3, [r7, #19]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d103      	bne.n	8006dfc <HAL_RTC_SetTime+0x114>
  {
     hrtc->State = HAL_RTC_STATE_READY;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  }
    __HAL_UNLOCK(hrtc);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	2200      	movs	r2, #0
 8006e00:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006e04:	7cfb      	ldrb	r3, [r7, #19]
}
 8006e06:	4618      	mov	r0, r3
 8006e08:	371c      	adds	r7, #28
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd90      	pop	{r4, r7, pc}
 8006e0e:	bf00      	nop
 8006e10:	40002800 	.word	0x40002800

08006e14 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b086      	sub	sp, #24
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8006e20:	4b29      	ldr	r3, [pc, #164]	; (8006ec8 <HAL_RTC_GetTime+0xb4>)
 8006e22:	689a      	ldr	r2, [r3, #8]
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8006e28:	4b27      	ldr	r3, [pc, #156]	; (8006ec8 <HAL_RTC_GetTime+0xb4>)
 8006e2a:	691b      	ldr	r3, [r3, #16]
 8006e2c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8006e34:	4b24      	ldr	r3, [pc, #144]	; (8006ec8 <HAL_RTC_GetTime+0xb4>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006e3c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006e40:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	0c1b      	lsrs	r3, r3, #16
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006e4c:	b2da      	uxtb	r2, r3
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	0a1b      	lsrs	r3, r3, #8
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e5c:	b2da      	uxtb	r2, r3
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006e6a:	b2da      	uxtb	r2, r3
 8006e6c:	68bb      	ldr	r3, [r7, #8]
 8006e6e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	0d9b      	lsrs	r3, r3, #22
 8006e74:	b2db      	uxtb	r3, r3
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	b2da      	uxtb	r2, r3
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d11a      	bne.n	8006ebc <HAL_RTC_GetTime+0xa8>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	781b      	ldrb	r3, [r3, #0]
 8006e8a:	4618      	mov	r0, r3
 8006e8c:	f000 f9aa 	bl	80071e4 <RTC_Bcd2ToByte>
 8006e90:	4603      	mov	r3, r0
 8006e92:	461a      	mov	r2, r3
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	785b      	ldrb	r3, [r3, #1]
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f000 f9a1 	bl	80071e4 <RTC_Bcd2ToByte>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	789b      	ldrb	r3, [r3, #2]
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f000 f998 	bl	80071e4 <RTC_Bcd2ToByte>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	68bb      	ldr	r3, [r7, #8]
 8006eba:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006ebc:	2300      	movs	r3, #0
}
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	3718      	adds	r7, #24
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	bd80      	pop	{r7, pc}
 8006ec6:	bf00      	nop
 8006ec8:	40002800 	.word	0x40002800

08006ecc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006ecc:	b590      	push	{r4, r7, lr}
 8006ece:	b087      	sub	sp, #28
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006ede:	2b01      	cmp	r3, #1
 8006ee0:	d101      	bne.n	8006ee6 <HAL_RTC_SetDate+0x1a>
 8006ee2:	2302      	movs	r3, #2
 8006ee4:	e071      	b.n	8006fca <HAL_RTC_SetDate+0xfe>
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2201      	movs	r2, #1
 8006eea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2202      	movs	r2, #2
 8006ef2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10e      	bne.n	8006f1a <HAL_RTC_SetDate+0x4e>
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	785b      	ldrb	r3, [r3, #1]
 8006f00:	f003 0310 	and.w	r3, r3, #16
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d008      	beq.n	8006f1a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	785b      	ldrb	r3, [r3, #1]
 8006f0c:	f023 0310 	bic.w	r3, r3, #16
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	330a      	adds	r3, #10
 8006f14:	b2da      	uxtb	r2, r3
 8006f16:	68bb      	ldr	r3, [r7, #8]
 8006f18:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d11c      	bne.n	8006f5a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	78db      	ldrb	r3, [r3, #3]
 8006f24:	4618      	mov	r0, r3
 8006f26:	f000 f93d 	bl	80071a4 <RTC_ByteToBcd2>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	785b      	ldrb	r3, [r3, #1]
 8006f32:	4618      	mov	r0, r3
 8006f34:	f000 f936 	bl	80071a4 <RTC_ByteToBcd2>
 8006f38:	4603      	mov	r3, r0
 8006f3a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006f3c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006f3e:	68bb      	ldr	r3, [r7, #8]
 8006f40:	789b      	ldrb	r3, [r3, #2]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 f92e 	bl	80071a4 <RTC_ByteToBcd2>
 8006f48:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006f4a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006f4e:	68bb      	ldr	r3, [r7, #8]
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006f54:	4313      	orrs	r3, r2
 8006f56:	617b      	str	r3, [r7, #20]
 8006f58:	e00e      	b.n	8006f78 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	78db      	ldrb	r3, [r3, #3]
 8006f5e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	785b      	ldrb	r3, [r3, #1]
 8006f64:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006f66:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8006f68:	68ba      	ldr	r2, [r7, #8]
 8006f6a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006f6c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	781b      	ldrb	r3, [r3, #0]
 8006f72:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006f74:	4313      	orrs	r3, r2
 8006f76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f78:	4b16      	ldr	r3, [pc, #88]	; (8006fd4 <HAL_RTC_SetDate+0x108>)
 8006f7a:	22ca      	movs	r2, #202	; 0xca
 8006f7c:	625a      	str	r2, [r3, #36]	; 0x24
 8006f7e:	4b15      	ldr	r3, [pc, #84]	; (8006fd4 <HAL_RTC_SetDate+0x108>)
 8006f80:	2253      	movs	r2, #83	; 0x53
 8006f82:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 f89b 	bl	80070c0 <RTC_EnterInitMode>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8006f8e:	7cfb      	ldrb	r3, [r7, #19]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d10b      	bne.n	8006fac <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8006f94:	4a0f      	ldr	r2, [pc, #60]	; (8006fd4 <HAL_RTC_SetDate+0x108>)
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006f9c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006fa0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006fa2:	68f8      	ldr	r0, [r7, #12]
 8006fa4:	f000 f8c0 	bl	8007128 <RTC_ExitInitMode>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	74fb      	strb	r3, [r7, #19]
  }
	
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fac:	4b09      	ldr	r3, [pc, #36]	; (8006fd4 <HAL_RTC_SetDate+0x108>)
 8006fae:	22ff      	movs	r2, #255	; 0xff
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24
 
  if (status == HAL_OK)
 8006fb2:	7cfb      	ldrb	r3, [r7, #19]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d103      	bne.n	8006fc0 <HAL_RTC_SetDate+0xf4>
  {

    hrtc->State = HAL_RTC_STATE_READY ;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  }
  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 8006fc8:	7cfb      	ldrb	r3, [r7, #19]
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	371c      	adds	r7, #28
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd90      	pop	{r4, r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	40002800 	.word	0x40002800

08006fd8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8006fe4:	4b22      	ldr	r3, [pc, #136]	; (8007070 <HAL_RTC_GetDate+0x98>)
 8006fe6:	685b      	ldr	r3, [r3, #4]
 8006fe8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006fec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006ff0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	0c1b      	lsrs	r3, r3, #16
 8006ff6:	b2da      	uxtb	r2, r3
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	0a1b      	lsrs	r3, r3, #8
 8007000:	b2db      	uxtb	r3, r3
 8007002:	f003 031f 	and.w	r3, r3, #31
 8007006:	b2da      	uxtb	r2, r3
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	b2db      	uxtb	r3, r3
 8007010:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007014:	b2da      	uxtb	r2, r3
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	0b5b      	lsrs	r3, r3, #13
 800701e:	b2db      	uxtb	r3, r3
 8007020:	f003 0307 	and.w	r3, r3, #7
 8007024:	b2da      	uxtb	r2, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d11a      	bne.n	8007066 <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	78db      	ldrb	r3, [r3, #3]
 8007034:	4618      	mov	r0, r3
 8007036:	f000 f8d5 	bl	80071e4 <RTC_Bcd2ToByte>
 800703a:	4603      	mov	r3, r0
 800703c:	461a      	mov	r2, r3
 800703e:	68bb      	ldr	r3, [r7, #8]
 8007040:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	785b      	ldrb	r3, [r3, #1]
 8007046:	4618      	mov	r0, r3
 8007048:	f000 f8cc 	bl	80071e4 <RTC_Bcd2ToByte>
 800704c:	4603      	mov	r3, r0
 800704e:	461a      	mov	r2, r3
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	789b      	ldrb	r3, [r3, #2]
 8007058:	4618      	mov	r0, r3
 800705a:	f000 f8c3 	bl	80071e4 <RTC_Bcd2ToByte>
 800705e:	4603      	mov	r3, r0
 8007060:	461a      	mov	r2, r3
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007066:	2300      	movs	r3, #0
}
 8007068:	4618      	mov	r0, r3
 800706a:	3718      	adds	r7, #24
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}
 8007070:	40002800 	.word	0x40002800

08007074 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b084      	sub	sp, #16
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);

  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 800707c:	4b0f      	ldr	r3, [pc, #60]	; (80070bc <HAL_RTC_WaitForSynchro+0x48>)
 800707e:	68db      	ldr	r3, [r3, #12]
 8007080:	4a0e      	ldr	r2, [pc, #56]	; (80070bc <HAL_RTC_WaitForSynchro+0x48>)
 8007082:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 8007086:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007088:	f7fd f938 	bl	80042fc <HAL_GetTick>
 800708c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800708e:	e009      	b.n	80070a4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007090:	f7fd f934 	bl	80042fc <HAL_GetTick>
 8007094:	4602      	mov	r2, r0
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	1ad3      	subs	r3, r2, r3
 800709a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800709e:	d901      	bls.n	80070a4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80070a0:	2303      	movs	r3, #3
 80070a2:	e006      	b.n	80070b2 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80070a4:	4b05      	ldr	r3, [pc, #20]	; (80070bc <HAL_RTC_WaitForSynchro+0x48>)
 80070a6:	68db      	ldr	r3, [r3, #12]
 80070a8:	f003 0320 	and.w	r3, r3, #32
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d0ef      	beq.n	8007090 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3710      	adds	r7, #16
 80070b6:	46bd      	mov	sp, r7
 80070b8:	bd80      	pop	{r7, pc}
 80070ba:	bf00      	nop
 80070bc:	40002800 	.word	0x40002800

080070c0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b084      	sub	sp, #16
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80070c8:	2300      	movs	r3, #0
 80070ca:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80070cc:	4b15      	ldr	r3, [pc, #84]	; (8007124 <RTC_EnterInitMode+0x64>)
 80070ce:	68db      	ldr	r3, [r3, #12]
 80070d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d120      	bne.n	800711a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80070d8:	4b12      	ldr	r3, [pc, #72]	; (8007124 <RTC_EnterInitMode+0x64>)
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	4a11      	ldr	r2, [pc, #68]	; (8007124 <RTC_EnterInitMode+0x64>)
 80070de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070e2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80070e4:	f7fd f90a 	bl	80042fc <HAL_GetTick>
 80070e8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80070ea:	e00d      	b.n	8007108 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80070ec:	f7fd f906 	bl	80042fc <HAL_GetTick>
 80070f0:	4602      	mov	r2, r0
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80070fa:	d905      	bls.n	8007108 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80070fc:	2303      	movs	r3, #3
 80070fe:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2203      	movs	r2, #3
 8007104:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007108:	4b06      	ldr	r3, [pc, #24]	; (8007124 <RTC_EnterInitMode+0x64>)
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007110:	2b00      	cmp	r3, #0
 8007112:	d102      	bne.n	800711a <RTC_EnterInitMode+0x5a>
 8007114:	7bfb      	ldrb	r3, [r7, #15]
 8007116:	2b03      	cmp	r3, #3
 8007118:	d1e8      	bne.n	80070ec <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800711a:	7bfb      	ldrb	r3, [r7, #15]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	40002800 	.word	0x40002800

08007128 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007130:	2300      	movs	r3, #0
 8007132:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007134:	4b1a      	ldr	r3, [pc, #104]	; (80071a0 <RTC_ExitInitMode+0x78>)
 8007136:	68db      	ldr	r3, [r3, #12]
 8007138:	4a19      	ldr	r2, [pc, #100]	; (80071a0 <RTC_ExitInitMode+0x78>)
 800713a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800713e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8007140:	4b17      	ldr	r3, [pc, #92]	; (80071a0 <RTC_ExitInitMode+0x78>)
 8007142:	699b      	ldr	r3, [r3, #24]
 8007144:	f003 0320 	and.w	r3, r3, #32
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10c      	bne.n	8007166 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f7ff ff91 	bl	8007074 <HAL_RTC_WaitForSynchro>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d01e      	beq.n	8007196 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2203      	movs	r2, #3
 800715c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	73fb      	strb	r3, [r7, #15]
 8007164:	e017      	b.n	8007196 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007166:	4b0e      	ldr	r3, [pc, #56]	; (80071a0 <RTC_ExitInitMode+0x78>)
 8007168:	699b      	ldr	r3, [r3, #24]
 800716a:	4a0d      	ldr	r2, [pc, #52]	; (80071a0 <RTC_ExitInitMode+0x78>)
 800716c:	f023 0320 	bic.w	r3, r3, #32
 8007170:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f7ff ff7e 	bl	8007074 <HAL_RTC_WaitForSynchro>
 8007178:	4603      	mov	r3, r0
 800717a:	2b00      	cmp	r3, #0
 800717c:	d005      	beq.n	800718a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2203      	movs	r2, #3
 8007182:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 8007186:	2303      	movs	r3, #3
 8007188:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800718a:	4b05      	ldr	r3, [pc, #20]	; (80071a0 <RTC_ExitInitMode+0x78>)
 800718c:	699b      	ldr	r3, [r3, #24]
 800718e:	4a04      	ldr	r2, [pc, #16]	; (80071a0 <RTC_ExitInitMode+0x78>)
 8007190:	f043 0320 	orr.w	r3, r3, #32
 8007194:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007196:	7bfb      	ldrb	r3, [r7, #15]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	40002800 	.word	0x40002800

080071a4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80071a4:	b480      	push	{r7}
 80071a6:	b085      	sub	sp, #20
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	4603      	mov	r3, r0
 80071ac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80071ae:	2300      	movs	r3, #0
 80071b0:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80071b2:	79fb      	ldrb	r3, [r7, #7]
 80071b4:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80071b6:	e005      	b.n	80071c4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	3301      	adds	r3, #1
 80071bc:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80071be:	7afb      	ldrb	r3, [r7, #11]
 80071c0:	3b0a      	subs	r3, #10
 80071c2:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80071c4:	7afb      	ldrb	r3, [r7, #11]
 80071c6:	2b09      	cmp	r3, #9
 80071c8:	d8f6      	bhi.n	80071b8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	011b      	lsls	r3, r3, #4
 80071d0:	b2da      	uxtb	r2, r3
 80071d2:	7afb      	ldrb	r3, [r7, #11]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	b2db      	uxtb	r3, r3
}
 80071d8:	4618      	mov	r0, r3
 80071da:	3714      	adds	r7, #20
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	4603      	mov	r3, r0
 80071ec:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 80071ee:	79fb      	ldrb	r3, [r7, #7]
 80071f0:	091b      	lsrs	r3, r3, #4
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	461a      	mov	r2, r3
 80071f6:	4613      	mov	r3, r2
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	4413      	add	r3, r2
 80071fc:	005b      	lsls	r3, r3, #1
 80071fe:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	b2da      	uxtb	r2, r3
 8007204:	79fb      	ldrb	r3, [r7, #7]
 8007206:	f003 030f 	and.w	r3, r3, #15
 800720a:	b2db      	uxtb	r3, r3
 800720c:	4413      	add	r3, r2
 800720e:	b2db      	uxtb	r3, r3
}
 8007210:	4618      	mov	r0, r3
 8007212:	3714      	adds	r7, #20
 8007214:	46bd      	mov	sp, r7
 8007216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721a:	4770      	bx	lr

0800721c <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified TAMP Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800721c:	b480      	push	{r7}
 800721e:	b087      	sub	sp, #28
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007228:	4b07      	ldr	r3, [pc, #28]	; (8007248 <HAL_RTCEx_BKUPWrite+0x2c>)
 800722a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	009b      	lsls	r3, r3, #2
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	4413      	add	r3, r2
 8007234:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	687a      	ldr	r2, [r7, #4]
 800723a:	601a      	str	r2, [r3, #0]
}
 800723c:	bf00      	nop
 800723e:	371c      	adds	r7, #28
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr
 8007248:	40002500 	.word	0x40002500

0800724c <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB to
  *          specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800724c:	b480      	push	{r7}
 800724e:	b085      	sub	sp, #20
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(TAMP->BKP0R);
 8007256:	4b07      	ldr	r3, [pc, #28]	; (8007274 <HAL_RTCEx_BKUPRead+0x28>)
 8007258:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800725a:	683b      	ldr	r3, [r7, #0]
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	68fa      	ldr	r2, [r7, #12]
 8007260:	4413      	add	r3, r2
 8007262:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
}
 8007268:	4618      	mov	r0, r3
 800726a:	3714      	adds	r7, #20
 800726c:	46bd      	mov	sp, r7
 800726e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007272:	4770      	bx	lr
 8007274:	40002500 	.word	0x40002500

08007278 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d101      	bne.n	800728a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007286:	2301      	movs	r3, #1
 8007288:	e049      	b.n	800731e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007290:	b2db      	uxtb	r3, r3
 8007292:	2b00      	cmp	r3, #0
 8007294:	d106      	bne.n	80072a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f7fb fea8 	bl	8002ff4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2202      	movs	r2, #2
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	3304      	adds	r3, #4
 80072b4:	4619      	mov	r1, r3
 80072b6:	4610      	mov	r0, r2
 80072b8:	f000 ff4c 	bl	8008154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2201      	movs	r2, #1
 80072c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2201      	movs	r2, #1
 80072c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2201      	movs	r2, #1
 8007300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2201      	movs	r2, #1
 8007308:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2201      	movs	r2, #1
 8007310:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2201      	movs	r2, #1
 8007318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3708      	adds	r7, #8
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
	...

08007328 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007336:	b2db      	uxtb	r3, r3
 8007338:	2b01      	cmp	r3, #1
 800733a:	d001      	beq.n	8007340 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e019      	b.n	8007374 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	689a      	ldr	r2, [r3, #8]
 800734e:	4b0c      	ldr	r3, [pc, #48]	; (8007380 <HAL_TIM_Base_Start+0x58>)
 8007350:	4013      	ands	r3, r2
 8007352:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2b06      	cmp	r3, #6
 8007358:	d00b      	beq.n	8007372 <HAL_TIM_Base_Start+0x4a>
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007360:	d007      	beq.n	8007372 <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f042 0201 	orr.w	r2, r2, #1
 8007370:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737e:	4770      	bx	lr
 8007380:	00010007 	.word	0x00010007

08007384 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007384:	b580      	push	{r7, lr}
 8007386:	b082      	sub	sp, #8
 8007388:	af00      	add	r7, sp, #0
 800738a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d101      	bne.n	8007396 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007392:	2301      	movs	r3, #1
 8007394:	e049      	b.n	800742a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739c:	b2db      	uxtb	r3, r3
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d106      	bne.n	80073b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 f841 	bl	8007432 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2202      	movs	r2, #2
 80073b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	3304      	adds	r3, #4
 80073c0:	4619      	mov	r1, r3
 80073c2:	4610      	mov	r0, r2
 80073c4:	f000 fec6 	bl	8008154 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2201      	movs	r2, #1
 80073cc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2201      	movs	r2, #1
 80073d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2201      	movs	r2, #1
 80073dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2201      	movs	r2, #1
 80073e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2201      	movs	r2, #1
 80073f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007428:	2300      	movs	r3, #0
}
 800742a:	4618      	mov	r0, r3
 800742c:	3708      	adds	r7, #8
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007432:	b480      	push	{r7}
 8007434:	b083      	sub	sp, #12
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800743a:	bf00      	nop
 800743c:	370c      	adds	r7, #12
 800743e:	46bd      	mov	sp, r7
 8007440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007444:	4770      	bx	lr
	...

08007448 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	b086      	sub	sp, #24
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
 8007454:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d109      	bne.n	8007470 <HAL_TIM_PWM_Start_DMA+0x28>
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007462:	b2db      	uxtb	r3, r3
 8007464:	2b02      	cmp	r3, #2
 8007466:	bf0c      	ite	eq
 8007468:	2301      	moveq	r3, #1
 800746a:	2300      	movne	r3, #0
 800746c:	b2db      	uxtb	r3, r3
 800746e:	e03c      	b.n	80074ea <HAL_TIM_PWM_Start_DMA+0xa2>
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	2b04      	cmp	r3, #4
 8007474:	d109      	bne.n	800748a <HAL_TIM_PWM_Start_DMA+0x42>
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b02      	cmp	r3, #2
 8007480:	bf0c      	ite	eq
 8007482:	2301      	moveq	r3, #1
 8007484:	2300      	movne	r3, #0
 8007486:	b2db      	uxtb	r3, r3
 8007488:	e02f      	b.n	80074ea <HAL_TIM_PWM_Start_DMA+0xa2>
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b08      	cmp	r3, #8
 800748e:	d109      	bne.n	80074a4 <HAL_TIM_PWM_Start_DMA+0x5c>
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007496:	b2db      	uxtb	r3, r3
 8007498:	2b02      	cmp	r3, #2
 800749a:	bf0c      	ite	eq
 800749c:	2301      	moveq	r3, #1
 800749e:	2300      	movne	r3, #0
 80074a0:	b2db      	uxtb	r3, r3
 80074a2:	e022      	b.n	80074ea <HAL_TIM_PWM_Start_DMA+0xa2>
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	2b0c      	cmp	r3, #12
 80074a8:	d109      	bne.n	80074be <HAL_TIM_PWM_Start_DMA+0x76>
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	bf0c      	ite	eq
 80074b6:	2301      	moveq	r3, #1
 80074b8:	2300      	movne	r3, #0
 80074ba:	b2db      	uxtb	r3, r3
 80074bc:	e015      	b.n	80074ea <HAL_TIM_PWM_Start_DMA+0xa2>
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	2b10      	cmp	r3, #16
 80074c2:	d109      	bne.n	80074d8 <HAL_TIM_PWM_Start_DMA+0x90>
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b02      	cmp	r3, #2
 80074ce:	bf0c      	ite	eq
 80074d0:	2301      	moveq	r3, #1
 80074d2:	2300      	movne	r3, #0
 80074d4:	b2db      	uxtb	r3, r3
 80074d6:	e008      	b.n	80074ea <HAL_TIM_PWM_Start_DMA+0xa2>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	2b02      	cmp	r3, #2
 80074e2:	bf0c      	ite	eq
 80074e4:	2301      	moveq	r3, #1
 80074e6:	2300      	movne	r3, #0
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d001      	beq.n	80074f2 <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 80074ee:	2302      	movs	r3, #2
 80074f0:	e17d      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d109      	bne.n	800750c <HAL_TIM_PWM_Start_DMA+0xc4>
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	2b01      	cmp	r3, #1
 8007502:	bf0c      	ite	eq
 8007504:	2301      	moveq	r3, #1
 8007506:	2300      	movne	r3, #0
 8007508:	b2db      	uxtb	r3, r3
 800750a:	e03c      	b.n	8007586 <HAL_TIM_PWM_Start_DMA+0x13e>
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	2b04      	cmp	r3, #4
 8007510:	d109      	bne.n	8007526 <HAL_TIM_PWM_Start_DMA+0xde>
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007518:	b2db      	uxtb	r3, r3
 800751a:	2b01      	cmp	r3, #1
 800751c:	bf0c      	ite	eq
 800751e:	2301      	moveq	r3, #1
 8007520:	2300      	movne	r3, #0
 8007522:	b2db      	uxtb	r3, r3
 8007524:	e02f      	b.n	8007586 <HAL_TIM_PWM_Start_DMA+0x13e>
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	2b08      	cmp	r3, #8
 800752a:	d109      	bne.n	8007540 <HAL_TIM_PWM_Start_DMA+0xf8>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007532:	b2db      	uxtb	r3, r3
 8007534:	2b01      	cmp	r3, #1
 8007536:	bf0c      	ite	eq
 8007538:	2301      	moveq	r3, #1
 800753a:	2300      	movne	r3, #0
 800753c:	b2db      	uxtb	r3, r3
 800753e:	e022      	b.n	8007586 <HAL_TIM_PWM_Start_DMA+0x13e>
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	2b0c      	cmp	r3, #12
 8007544:	d109      	bne.n	800755a <HAL_TIM_PWM_Start_DMA+0x112>
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800754c:	b2db      	uxtb	r3, r3
 800754e:	2b01      	cmp	r3, #1
 8007550:	bf0c      	ite	eq
 8007552:	2301      	moveq	r3, #1
 8007554:	2300      	movne	r3, #0
 8007556:	b2db      	uxtb	r3, r3
 8007558:	e015      	b.n	8007586 <HAL_TIM_PWM_Start_DMA+0x13e>
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	2b10      	cmp	r3, #16
 800755e:	d109      	bne.n	8007574 <HAL_TIM_PWM_Start_DMA+0x12c>
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b01      	cmp	r3, #1
 800756a:	bf0c      	ite	eq
 800756c:	2301      	moveq	r3, #1
 800756e:	2300      	movne	r3, #0
 8007570:	b2db      	uxtb	r3, r3
 8007572:	e008      	b.n	8007586 <HAL_TIM_PWM_Start_DMA+0x13e>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b01      	cmp	r3, #1
 800757e:	bf0c      	ite	eq
 8007580:	2301      	moveq	r3, #1
 8007582:	2300      	movne	r3, #0
 8007584:	b2db      	uxtb	r3, r3
 8007586:	2b00      	cmp	r3, #0
 8007588:	d034      	beq.n	80075f4 <HAL_TIM_PWM_Start_DMA+0x1ac>
  {
    if ((pData == NULL) && (Length > 0U))
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d104      	bne.n	800759a <HAL_TIM_PWM_Start_DMA+0x152>
 8007590:	887b      	ldrh	r3, [r7, #2]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d001      	beq.n	800759a <HAL_TIM_PWM_Start_DMA+0x152>
    {
      return HAL_ERROR;
 8007596:	2301      	movs	r3, #1
 8007598:	e129      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d104      	bne.n	80075aa <HAL_TIM_PWM_Start_DMA+0x162>
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	2202      	movs	r2, #2
 80075a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80075a8:	e026      	b.n	80075f8 <HAL_TIM_PWM_Start_DMA+0x1b0>
 80075aa:	68bb      	ldr	r3, [r7, #8]
 80075ac:	2b04      	cmp	r3, #4
 80075ae:	d104      	bne.n	80075ba <HAL_TIM_PWM_Start_DMA+0x172>
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2202      	movs	r2, #2
 80075b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80075b8:	e01e      	b.n	80075f8 <HAL_TIM_PWM_Start_DMA+0x1b0>
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	2b08      	cmp	r3, #8
 80075be:	d104      	bne.n	80075ca <HAL_TIM_PWM_Start_DMA+0x182>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2202      	movs	r2, #2
 80075c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80075c8:	e016      	b.n	80075f8 <HAL_TIM_PWM_Start_DMA+0x1b0>
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2b0c      	cmp	r3, #12
 80075ce:	d104      	bne.n	80075da <HAL_TIM_PWM_Start_DMA+0x192>
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80075d8:	e00e      	b.n	80075f8 <HAL_TIM_PWM_Start_DMA+0x1b0>
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	2b10      	cmp	r3, #16
 80075de:	d104      	bne.n	80075ea <HAL_TIM_PWM_Start_DMA+0x1a2>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	2202      	movs	r2, #2
 80075e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80075e8:	e006      	b.n	80075f8 <HAL_TIM_PWM_Start_DMA+0x1b0>
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2202      	movs	r2, #2
 80075ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80075f2:	e001      	b.n	80075f8 <HAL_TIM_PWM_Start_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e0fa      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	2b0c      	cmp	r3, #12
 80075fc:	f200 80ae 	bhi.w	800775c <HAL_TIM_PWM_Start_DMA+0x314>
 8007600:	a201      	add	r2, pc, #4	; (adr r2, 8007608 <HAL_TIM_PWM_Start_DMA+0x1c0>)
 8007602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007606:	bf00      	nop
 8007608:	0800763d 	.word	0x0800763d
 800760c:	0800775d 	.word	0x0800775d
 8007610:	0800775d 	.word	0x0800775d
 8007614:	0800775d 	.word	0x0800775d
 8007618:	08007685 	.word	0x08007685
 800761c:	0800775d 	.word	0x0800775d
 8007620:	0800775d 	.word	0x0800775d
 8007624:	0800775d 	.word	0x0800775d
 8007628:	080076cd 	.word	0x080076cd
 800762c:	0800775d 	.word	0x0800775d
 8007630:	0800775d 	.word	0x0800775d
 8007634:	0800775d 	.word	0x0800775d
 8007638:	08007715 	.word	0x08007715
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007640:	4a6d      	ldr	r2, [pc, #436]	; (80077f8 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 8007642:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007648:	4a6c      	ldr	r2, [pc, #432]	; (80077fc <HAL_TIM_PWM_Start_DMA+0x3b4>)
 800764a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007650:	4a6b      	ldr	r2, [pc, #428]	; (8007800 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 8007652:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007658:	6879      	ldr	r1, [r7, #4]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3334      	adds	r3, #52	; 0x34
 8007660:	461a      	mov	r2, r3
 8007662:	887b      	ldrh	r3, [r7, #2]
 8007664:	f7fd f830 	bl	80046c8 <HAL_DMA_Start_IT>
 8007668:	4603      	mov	r3, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	d001      	beq.n	8007672 <HAL_TIM_PWM_Start_DMA+0x22a>
      {
        return HAL_ERROR;
 800766e:	2301      	movs	r3, #1
 8007670:	e0bd      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	68da      	ldr	r2, [r3, #12]
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007680:	60da      	str	r2, [r3, #12]
      break;
 8007682:	e06c      	b.n	800775e <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007688:	4a5b      	ldr	r2, [pc, #364]	; (80077f8 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800768a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007690:	4a5a      	ldr	r2, [pc, #360]	; (80077fc <HAL_TIM_PWM_Start_DMA+0x3b4>)
 8007692:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007698:	4a59      	ldr	r2, [pc, #356]	; (8007800 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800769a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80076a0:	6879      	ldr	r1, [r7, #4]
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	3338      	adds	r3, #56	; 0x38
 80076a8:	461a      	mov	r2, r3
 80076aa:	887b      	ldrh	r3, [r7, #2]
 80076ac:	f7fd f80c 	bl	80046c8 <HAL_DMA_Start_IT>
 80076b0:	4603      	mov	r3, r0
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d001      	beq.n	80076ba <HAL_TIM_PWM_Start_DMA+0x272>
      {
        return HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	e099      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68da      	ldr	r2, [r3, #12]
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076c8:	60da      	str	r2, [r3, #12]
      break;
 80076ca:	e048      	b.n	800775e <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d0:	4a49      	ldr	r2, [pc, #292]	; (80077f8 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 80076d2:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d8:	4a48      	ldr	r2, [pc, #288]	; (80077fc <HAL_TIM_PWM_Start_DMA+0x3b4>)
 80076da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076e0:	4a47      	ldr	r2, [pc, #284]	; (8007800 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 80076e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80076e8:	6879      	ldr	r1, [r7, #4]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	333c      	adds	r3, #60	; 0x3c
 80076f0:	461a      	mov	r2, r3
 80076f2:	887b      	ldrh	r3, [r7, #2]
 80076f4:	f7fc ffe8 	bl	80046c8 <HAL_DMA_Start_IT>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d001      	beq.n	8007702 <HAL_TIM_PWM_Start_DMA+0x2ba>
      {
        return HAL_ERROR;
 80076fe:	2301      	movs	r3, #1
 8007700:	e075      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	68da      	ldr	r2, [r3, #12]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007710:	60da      	str	r2, [r3, #12]
      break;
 8007712:	e024      	b.n	800775e <HAL_TIM_PWM_Start_DMA+0x316>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007718:	4a37      	ldr	r2, [pc, #220]	; (80077f8 <HAL_TIM_PWM_Start_DMA+0x3b0>)
 800771a:	62da      	str	r2, [r3, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007720:	4a36      	ldr	r2, [pc, #216]	; (80077fc <HAL_TIM_PWM_Start_DMA+0x3b4>)
 8007722:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007728:	4a35      	ldr	r2, [pc, #212]	; (8007800 <HAL_TIM_PWM_Start_DMA+0x3b8>)
 800772a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007730:	6879      	ldr	r1, [r7, #4]
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	3340      	adds	r3, #64	; 0x40
 8007738:	461a      	mov	r2, r3
 800773a:	887b      	ldrh	r3, [r7, #2]
 800773c:	f7fc ffc4 	bl	80046c8 <HAL_DMA_Start_IT>
 8007740:	4603      	mov	r3, r0
 8007742:	2b00      	cmp	r3, #0
 8007744:	d001      	beq.n	800774a <HAL_TIM_PWM_Start_DMA+0x302>
      {
        return HAL_ERROR;
 8007746:	2301      	movs	r3, #1
 8007748:	e051      	b.n	80077ee <HAL_TIM_PWM_Start_DMA+0x3a6>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	68da      	ldr	r2, [r3, #12]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007758:	60da      	str	r2, [r3, #12]
      break;
 800775a:	e000      	b.n	800775e <HAL_TIM_PWM_Start_DMA+0x316>
    }

    default:
      break;
 800775c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2201      	movs	r2, #1
 8007764:	68b9      	ldr	r1, [r7, #8]
 8007766:	4618      	mov	r0, r3
 8007768:	f001 f962 	bl	8008a30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a24      	ldr	r2, [pc, #144]	; (8007804 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d018      	beq.n	80077a8 <HAL_TIM_PWM_Start_DMA+0x360>
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a23      	ldr	r2, [pc, #140]	; (8007808 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d013      	beq.n	80077a8 <HAL_TIM_PWM_Start_DMA+0x360>
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a21      	ldr	r2, [pc, #132]	; (800780c <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d00e      	beq.n	80077a8 <HAL_TIM_PWM_Start_DMA+0x360>
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	4a20      	ldr	r2, [pc, #128]	; (8007810 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8007790:	4293      	cmp	r3, r2
 8007792:	d009      	beq.n	80077a8 <HAL_TIM_PWM_Start_DMA+0x360>
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	4a1e      	ldr	r2, [pc, #120]	; (8007814 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d004      	beq.n	80077a8 <HAL_TIM_PWM_Start_DMA+0x360>
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	4a1d      	ldr	r2, [pc, #116]	; (8007818 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80077a4:	4293      	cmp	r3, r2
 80077a6:	d101      	bne.n	80077ac <HAL_TIM_PWM_Start_DMA+0x364>
 80077a8:	2301      	movs	r3, #1
 80077aa:	e000      	b.n	80077ae <HAL_TIM_PWM_Start_DMA+0x366>
 80077ac:	2300      	movs	r3, #0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d007      	beq.n	80077c2 <HAL_TIM_PWM_Start_DMA+0x37a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80077c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	689a      	ldr	r2, [r3, #8]
 80077c8:	4b14      	ldr	r3, [pc, #80]	; (800781c <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80077ca:	4013      	ands	r3, r2
 80077cc:	617b      	str	r3, [r7, #20]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	2b06      	cmp	r3, #6
 80077d2:	d00b      	beq.n	80077ec <HAL_TIM_PWM_Start_DMA+0x3a4>
 80077d4:	697b      	ldr	r3, [r7, #20]
 80077d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80077da:	d007      	beq.n	80077ec <HAL_TIM_PWM_Start_DMA+0x3a4>
  {
    __HAL_TIM_ENABLE(htim);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681a      	ldr	r2, [r3, #0]
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f042 0201 	orr.w	r2, r2, #1
 80077ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077ec:	2300      	movs	r3, #0
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3718      	adds	r7, #24
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	08008043 	.word	0x08008043
 80077fc:	080080eb 	.word	0x080080eb
 8007800:	08007fb1 	.word	0x08007fb1
 8007804:	40012c00 	.word	0x40012c00
 8007808:	40013400 	.word	0x40013400
 800780c:	40014000 	.word	0x40014000
 8007810:	40014400 	.word	0x40014400
 8007814:	40014800 	.word	0x40014800
 8007818:	40015000 	.word	0x40015000
 800781c:	00010007 	.word	0x00010007

08007820 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	2b0c      	cmp	r3, #12
 800782e:	d855      	bhi.n	80078dc <HAL_TIM_PWM_Stop_DMA+0xbc>
 8007830:	a201      	add	r2, pc, #4	; (adr r2, 8007838 <HAL_TIM_PWM_Stop_DMA+0x18>)
 8007832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007836:	bf00      	nop
 8007838:	0800786d 	.word	0x0800786d
 800783c:	080078dd 	.word	0x080078dd
 8007840:	080078dd 	.word	0x080078dd
 8007844:	080078dd 	.word	0x080078dd
 8007848:	08007889 	.word	0x08007889
 800784c:	080078dd 	.word	0x080078dd
 8007850:	080078dd 	.word	0x080078dd
 8007854:	080078dd 	.word	0x080078dd
 8007858:	080078a5 	.word	0x080078a5
 800785c:	080078dd 	.word	0x080078dd
 8007860:	080078dd 	.word	0x080078dd
 8007864:	080078dd 	.word	0x080078dd
 8007868:	080078c1 	.word	0x080078c1
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68da      	ldr	r2, [r3, #12]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800787a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007880:	4618      	mov	r0, r3
 8007882:	f7fc ff9c 	bl	80047be <HAL_DMA_Abort_IT>
      break;
 8007886:	e02a      	b.n	80078de <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68da      	ldr	r2, [r3, #12]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007896:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800789c:	4618      	mov	r0, r3
 800789e:	f7fc ff8e 	bl	80047be <HAL_DMA_Abort_IT>
      break;
 80078a2:	e01c      	b.n	80078de <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68da      	ldr	r2, [r3, #12]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80078b2:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fc ff80 	bl	80047be <HAL_DMA_Abort_IT>
      break;
 80078be:	e00e      	b.n	80078de <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68da      	ldr	r2, [r3, #12]
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80078ce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7fc ff72 	bl	80047be <HAL_DMA_Abort_IT>
      break;
 80078da:	e000      	b.n	80078de <HAL_TIM_PWM_Stop_DMA+0xbe>
    }

    default:
      break;
 80078dc:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2200      	movs	r2, #0
 80078e4:	6839      	ldr	r1, [r7, #0]
 80078e6:	4618      	mov	r0, r3
 80078e8:	f001 f8a2 	bl	8008a30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a40      	ldr	r2, [pc, #256]	; (80079f4 <HAL_TIM_PWM_Stop_DMA+0x1d4>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d018      	beq.n	8007928 <HAL_TIM_PWM_Stop_DMA+0x108>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a3f      	ldr	r2, [pc, #252]	; (80079f8 <HAL_TIM_PWM_Stop_DMA+0x1d8>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d013      	beq.n	8007928 <HAL_TIM_PWM_Stop_DMA+0x108>
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a3d      	ldr	r2, [pc, #244]	; (80079fc <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d00e      	beq.n	8007928 <HAL_TIM_PWM_Stop_DMA+0x108>
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a3c      	ldr	r2, [pc, #240]	; (8007a00 <HAL_TIM_PWM_Stop_DMA+0x1e0>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d009      	beq.n	8007928 <HAL_TIM_PWM_Stop_DMA+0x108>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a3a      	ldr	r2, [pc, #232]	; (8007a04 <HAL_TIM_PWM_Stop_DMA+0x1e4>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d004      	beq.n	8007928 <HAL_TIM_PWM_Stop_DMA+0x108>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a39      	ldr	r2, [pc, #228]	; (8007a08 <HAL_TIM_PWM_Stop_DMA+0x1e8>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d101      	bne.n	800792c <HAL_TIM_PWM_Stop_DMA+0x10c>
 8007928:	2301      	movs	r3, #1
 800792a:	e000      	b.n	800792e <HAL_TIM_PWM_Stop_DMA+0x10e>
 800792c:	2300      	movs	r3, #0
 800792e:	2b00      	cmp	r3, #0
 8007930:	d017      	beq.n	8007962 <HAL_TIM_PWM_Stop_DMA+0x142>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	6a1a      	ldr	r2, [r3, #32]
 8007938:	f241 1311 	movw	r3, #4369	; 0x1111
 800793c:	4013      	ands	r3, r2
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10f      	bne.n	8007962 <HAL_TIM_PWM_Stop_DMA+0x142>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	6a1a      	ldr	r2, [r3, #32]
 8007948:	f244 4344 	movw	r3, #17476	; 0x4444
 800794c:	4013      	ands	r3, r2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d107      	bne.n	8007962 <HAL_TIM_PWM_Stop_DMA+0x142>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007960:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	6a1a      	ldr	r2, [r3, #32]
 8007968:	f241 1311 	movw	r3, #4369	; 0x1111
 800796c:	4013      	ands	r3, r2
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10f      	bne.n	8007992 <HAL_TIM_PWM_Stop_DMA+0x172>
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	6a1a      	ldr	r2, [r3, #32]
 8007978:	f244 4344 	movw	r3, #17476	; 0x4444
 800797c:	4013      	ands	r3, r2
 800797e:	2b00      	cmp	r3, #0
 8007980:	d107      	bne.n	8007992 <HAL_TIM_PWM_Stop_DMA+0x172>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	681a      	ldr	r2, [r3, #0]
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	f022 0201 	bic.w	r2, r2, #1
 8007990:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d104      	bne.n	80079a2 <HAL_TIM_PWM_Stop_DMA+0x182>
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079a0:	e023      	b.n	80079ea <HAL_TIM_PWM_Stop_DMA+0x1ca>
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	2b04      	cmp	r3, #4
 80079a6:	d104      	bne.n	80079b2 <HAL_TIM_PWM_Stop_DMA+0x192>
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079b0:	e01b      	b.n	80079ea <HAL_TIM_PWM_Stop_DMA+0x1ca>
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	2b08      	cmp	r3, #8
 80079b6:	d104      	bne.n	80079c2 <HAL_TIM_PWM_Stop_DMA+0x1a2>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079c0:	e013      	b.n	80079ea <HAL_TIM_PWM_Stop_DMA+0x1ca>
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	2b0c      	cmp	r3, #12
 80079c6:	d104      	bne.n	80079d2 <HAL_TIM_PWM_Stop_DMA+0x1b2>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80079d0:	e00b      	b.n	80079ea <HAL_TIM_PWM_Stop_DMA+0x1ca>
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	2b10      	cmp	r3, #16
 80079d6:	d104      	bne.n	80079e2 <HAL_TIM_PWM_Stop_DMA+0x1c2>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80079e0:	e003      	b.n	80079ea <HAL_TIM_PWM_Stop_DMA+0x1ca>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2201      	movs	r2, #1
 80079e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	3708      	adds	r7, #8
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bd80      	pop	{r7, pc}
 80079f4:	40012c00 	.word	0x40012c00
 80079f8:	40013400 	.word	0x40013400
 80079fc:	40014000 	.word	0x40014000
 8007a00:	40014400 	.word	0x40014400
 8007a04:	40014800 	.word	0x40014800
 8007a08:	40015000 	.word	0x40015000

08007a0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e097      	b.n	8007b50 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d106      	bne.n	8007a3a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f7fb fc0f 	bl	8003258 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	2202      	movs	r2, #2
 8007a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	687a      	ldr	r2, [r7, #4]
 8007a4a:	6812      	ldr	r2, [r2, #0]
 8007a4c:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8007a50:	f023 0307 	bic.w	r3, r3, #7
 8007a54:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681a      	ldr	r2, [r3, #0]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	3304      	adds	r3, #4
 8007a5e:	4619      	mov	r1, r3
 8007a60:	4610      	mov	r0, r2
 8007a62:	f000 fb77 	bl	8008154 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	699b      	ldr	r3, [r3, #24]
 8007a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	6a1b      	ldr	r3, [r3, #32]
 8007a7c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	4313      	orrs	r3, r2
 8007a86:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a8e:	f023 0303 	bic.w	r3, r3, #3
 8007a92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	689a      	ldr	r2, [r3, #8]
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	021b      	lsls	r3, r3, #8
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	693a      	ldr	r2, [r7, #16]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007aac:	f023 030c 	bic.w	r3, r3, #12
 8007ab0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007ab8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007abc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	68da      	ldr	r2, [r3, #12]
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	69db      	ldr	r3, [r3, #28]
 8007ac6:	021b      	lsls	r3, r3, #8
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	693a      	ldr	r2, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	691b      	ldr	r3, [r3, #16]
 8007ad4:	011a      	lsls	r2, r3, #4
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	6a1b      	ldr	r3, [r3, #32]
 8007ada:	031b      	lsls	r3, r3, #12
 8007adc:	4313      	orrs	r3, r2
 8007ade:	693a      	ldr	r2, [r7, #16]
 8007ae0:	4313      	orrs	r3, r2
 8007ae2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007aea:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007af2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	685a      	ldr	r2, [r3, #4]
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	695b      	ldr	r3, [r3, #20]
 8007afc:	011b      	lsls	r3, r3, #4
 8007afe:	4313      	orrs	r3, r2
 8007b00:	68fa      	ldr	r2, [r7, #12]
 8007b02:	4313      	orrs	r3, r2
 8007b04:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	697a      	ldr	r2, [r7, #20]
 8007b0c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	693a      	ldr	r2, [r7, #16]
 8007b14:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	68fa      	ldr	r2, [r7, #12]
 8007b1c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2201      	movs	r2, #1
 8007b32:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	2201      	movs	r2, #1
 8007b42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2201      	movs	r2, #1
 8007b4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b4e:	2300      	movs	r3, #0
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3718      	adds	r7, #24
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}

08007b58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	60f8      	str	r0, [r7, #12]
 8007b60:	60b9      	str	r1, [r7, #8]
 8007b62:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e0fd      	b.n	8007d6e <HAL_TIM_PWM_ConfigChannel+0x216>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2b14      	cmp	r3, #20
 8007b7e:	f200 80f0 	bhi.w	8007d62 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8007b82:	a201      	add	r2, pc, #4	; (adr r2, 8007b88 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b88:	08007bdd 	.word	0x08007bdd
 8007b8c:	08007d63 	.word	0x08007d63
 8007b90:	08007d63 	.word	0x08007d63
 8007b94:	08007d63 	.word	0x08007d63
 8007b98:	08007c1d 	.word	0x08007c1d
 8007b9c:	08007d63 	.word	0x08007d63
 8007ba0:	08007d63 	.word	0x08007d63
 8007ba4:	08007d63 	.word	0x08007d63
 8007ba8:	08007c5f 	.word	0x08007c5f
 8007bac:	08007d63 	.word	0x08007d63
 8007bb0:	08007d63 	.word	0x08007d63
 8007bb4:	08007d63 	.word	0x08007d63
 8007bb8:	08007c9f 	.word	0x08007c9f
 8007bbc:	08007d63 	.word	0x08007d63
 8007bc0:	08007d63 	.word	0x08007d63
 8007bc4:	08007d63 	.word	0x08007d63
 8007bc8:	08007ce1 	.word	0x08007ce1
 8007bcc:	08007d63 	.word	0x08007d63
 8007bd0:	08007d63 	.word	0x08007d63
 8007bd4:	08007d63 	.word	0x08007d63
 8007bd8:	08007d21 	.word	0x08007d21
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68b9      	ldr	r1, [r7, #8]
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 fb5e 	bl	80082a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	699a      	ldr	r2, [r3, #24]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f042 0208 	orr.w	r2, r2, #8
 8007bf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	699a      	ldr	r2, [r3, #24]
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f022 0204 	bic.w	r2, r2, #4
 8007c06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6999      	ldr	r1, [r3, #24]
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	691a      	ldr	r2, [r3, #16]
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	430a      	orrs	r2, r1
 8007c18:	619a      	str	r2, [r3, #24]
      break;
 8007c1a:	e0a3      	b.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	68b9      	ldr	r1, [r7, #8]
 8007c22:	4618      	mov	r0, r3
 8007c24:	f000 fbd8 	bl	80083d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	699a      	ldr	r2, [r3, #24]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c36:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	699a      	ldr	r2, [r3, #24]
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6999      	ldr	r1, [r3, #24]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	691b      	ldr	r3, [r3, #16]
 8007c52:	021a      	lsls	r2, r3, #8
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	430a      	orrs	r2, r1
 8007c5a:	619a      	str	r2, [r3, #24]
      break;
 8007c5c:	e082      	b.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	68b9      	ldr	r1, [r7, #8]
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 fc4b 	bl	8008500 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	69da      	ldr	r2, [r3, #28]
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f042 0208 	orr.w	r2, r2, #8
 8007c78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	69da      	ldr	r2, [r3, #28]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0204 	bic.w	r2, r2, #4
 8007c88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	69d9      	ldr	r1, [r3, #28]
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	691a      	ldr	r2, [r3, #16]
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	430a      	orrs	r2, r1
 8007c9a:	61da      	str	r2, [r3, #28]
      break;
 8007c9c:	e062      	b.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68b9      	ldr	r1, [r7, #8]
 8007ca4:	4618      	mov	r0, r3
 8007ca6:	f000 fcbd 	bl	8008624 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	69da      	ldr	r2, [r3, #28]
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007cb8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	69da      	ldr	r2, [r3, #28]
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cc8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	69d9      	ldr	r1, [r3, #28]
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	691b      	ldr	r3, [r3, #16]
 8007cd4:	021a      	lsls	r2, r3, #8
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	61da      	str	r2, [r3, #28]
      break;
 8007cde:	e041      	b.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	68b9      	ldr	r1, [r7, #8]
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 fd30 	bl	800874c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f042 0208 	orr.w	r2, r2, #8
 8007cfa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f022 0204 	bic.w	r2, r2, #4
 8007d0a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	691a      	ldr	r2, [r3, #16]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007d1e:	e021      	b.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	68b9      	ldr	r1, [r7, #8]
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 fd7a 	bl	8008820 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d3a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d4a:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	691b      	ldr	r3, [r3, #16]
 8007d56:	021a      	lsls	r2, r3, #8
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	430a      	orrs	r2, r1
 8007d5e:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007d60:	e000      	b.n	8007d64 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8007d62:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d6c:	2300      	movs	r3, #0
}
 8007d6e:	4618      	mov	r0, r3
 8007d70:	3710      	adds	r7, #16
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop

08007d78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d78:	b580      	push	{r7, lr}
 8007d7a:	b084      	sub	sp, #16
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d101      	bne.n	8007d90 <HAL_TIM_ConfigClockSource+0x18>
 8007d8c:	2302      	movs	r3, #2
 8007d8e:	e0f5      	b.n	8007f7c <HAL_TIM_ConfigClockSource+0x204>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2201      	movs	r2, #1
 8007d94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2202      	movs	r2, #2
 8007d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8007dae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007db2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007dba:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	68fa      	ldr	r2, [r7, #12]
 8007dc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a6e      	ldr	r2, [pc, #440]	; (8007f84 <HAL_TIM_ConfigClockSource+0x20c>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	f000 80c1 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007dd0:	4a6c      	ldr	r2, [pc, #432]	; (8007f84 <HAL_TIM_ConfigClockSource+0x20c>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	f200 80c6 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007dd8:	4a6b      	ldr	r2, [pc, #428]	; (8007f88 <HAL_TIM_ConfigClockSource+0x210>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	f000 80b9 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007de0:	4a69      	ldr	r2, [pc, #420]	; (8007f88 <HAL_TIM_ConfigClockSource+0x210>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	f200 80be 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007de8:	4a68      	ldr	r2, [pc, #416]	; (8007f8c <HAL_TIM_ConfigClockSource+0x214>)
 8007dea:	4293      	cmp	r3, r2
 8007dec:	f000 80b1 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007df0:	4a66      	ldr	r2, [pc, #408]	; (8007f8c <HAL_TIM_ConfigClockSource+0x214>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	f200 80b6 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007df8:	4a65      	ldr	r2, [pc, #404]	; (8007f90 <HAL_TIM_ConfigClockSource+0x218>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	f000 80a9 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e00:	4a63      	ldr	r2, [pc, #396]	; (8007f90 <HAL_TIM_ConfigClockSource+0x218>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	f200 80ae 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e08:	4a62      	ldr	r2, [pc, #392]	; (8007f94 <HAL_TIM_ConfigClockSource+0x21c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	f000 80a1 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e10:	4a60      	ldr	r2, [pc, #384]	; (8007f94 <HAL_TIM_ConfigClockSource+0x21c>)
 8007e12:	4293      	cmp	r3, r2
 8007e14:	f200 80a6 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e18:	4a5f      	ldr	r2, [pc, #380]	; (8007f98 <HAL_TIM_ConfigClockSource+0x220>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	f000 8099 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e20:	4a5d      	ldr	r2, [pc, #372]	; (8007f98 <HAL_TIM_ConfigClockSource+0x220>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	f200 809e 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e28:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007e2c:	f000 8091 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e30:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007e34:	f200 8096 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e38:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e3c:	f000 8089 	beq.w	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e40:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e44:	f200 808e 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e4c:	d03e      	beq.n	8007ecc <HAL_TIM_ConfigClockSource+0x154>
 8007e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007e52:	f200 8087 	bhi.w	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e5a:	f000 8085 	beq.w	8007f68 <HAL_TIM_ConfigClockSource+0x1f0>
 8007e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007e62:	d87f      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e64:	2b70      	cmp	r3, #112	; 0x70
 8007e66:	d01a      	beq.n	8007e9e <HAL_TIM_ConfigClockSource+0x126>
 8007e68:	2b70      	cmp	r3, #112	; 0x70
 8007e6a:	d87b      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e6c:	2b60      	cmp	r3, #96	; 0x60
 8007e6e:	d050      	beq.n	8007f12 <HAL_TIM_ConfigClockSource+0x19a>
 8007e70:	2b60      	cmp	r3, #96	; 0x60
 8007e72:	d877      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e74:	2b50      	cmp	r3, #80	; 0x50
 8007e76:	d03c      	beq.n	8007ef2 <HAL_TIM_ConfigClockSource+0x17a>
 8007e78:	2b50      	cmp	r3, #80	; 0x50
 8007e7a:	d873      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e7c:	2b40      	cmp	r3, #64	; 0x40
 8007e7e:	d058      	beq.n	8007f32 <HAL_TIM_ConfigClockSource+0x1ba>
 8007e80:	2b40      	cmp	r3, #64	; 0x40
 8007e82:	d86f      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e84:	2b30      	cmp	r3, #48	; 0x30
 8007e86:	d064      	beq.n	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e88:	2b30      	cmp	r3, #48	; 0x30
 8007e8a:	d86b      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e8c:	2b20      	cmp	r3, #32
 8007e8e:	d060      	beq.n	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e90:	2b20      	cmp	r3, #32
 8007e92:	d867      	bhi.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d05c      	beq.n	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
 8007e98:	2b10      	cmp	r3, #16
 8007e9a:	d05a      	beq.n	8007f52 <HAL_TIM_ConfigClockSource+0x1da>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007e9c:	e062      	b.n	8007f64 <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	6818      	ldr	r0, [r3, #0]
 8007ea2:	683b      	ldr	r3, [r7, #0]
 8007ea4:	6899      	ldr	r1, [r3, #8]
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	685a      	ldr	r2, [r3, #4]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	68db      	ldr	r3, [r3, #12]
 8007eae:	f000 fd9f 	bl	80089f0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007ec0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	68fa      	ldr	r2, [r7, #12]
 8007ec8:	609a      	str	r2, [r3, #8]
      break;
 8007eca:	e04e      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6818      	ldr	r0, [r3, #0]
 8007ed0:	683b      	ldr	r3, [r7, #0]
 8007ed2:	6899      	ldr	r1, [r3, #8]
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	685a      	ldr	r2, [r3, #4]
 8007ed8:	683b      	ldr	r3, [r7, #0]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	f000 fd88 	bl	80089f0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	689a      	ldr	r2, [r3, #8]
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007eee:	609a      	str	r2, [r3, #8]
      break;
 8007ef0:	e03b      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	6818      	ldr	r0, [r3, #0]
 8007ef6:	683b      	ldr	r3, [r7, #0]
 8007ef8:	6859      	ldr	r1, [r3, #4]
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	68db      	ldr	r3, [r3, #12]
 8007efe:	461a      	mov	r2, r3
 8007f00:	f000 fcfa 	bl	80088f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2150      	movs	r1, #80	; 0x50
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f000 fd53 	bl	80089b6 <TIM_ITRx_SetConfig>
      break;
 8007f10:	e02b      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6818      	ldr	r0, [r3, #0]
 8007f16:	683b      	ldr	r3, [r7, #0]
 8007f18:	6859      	ldr	r1, [r3, #4]
 8007f1a:	683b      	ldr	r3, [r7, #0]
 8007f1c:	68db      	ldr	r3, [r3, #12]
 8007f1e:	461a      	mov	r2, r3
 8007f20:	f000 fd19 	bl	8008956 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	2160      	movs	r1, #96	; 0x60
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f000 fd43 	bl	80089b6 <TIM_ITRx_SetConfig>
      break;
 8007f30:	e01b      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	6818      	ldr	r0, [r3, #0]
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	6859      	ldr	r1, [r3, #4]
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	68db      	ldr	r3, [r3, #12]
 8007f3e:	461a      	mov	r2, r3
 8007f40:	f000 fcda 	bl	80088f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	2140      	movs	r1, #64	; 0x40
 8007f4a:	4618      	mov	r0, r3
 8007f4c:	f000 fd33 	bl	80089b6 <TIM_ITRx_SetConfig>
      break;
 8007f50:	e00b      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	f000 fd2a 	bl	80089b6 <TIM_ITRx_SetConfig>
      break;
 8007f62:	e002      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8007f64:	bf00      	nop
 8007f66:	e000      	b.n	8007f6a <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8007f68:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3710      	adds	r7, #16
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	00100070 	.word	0x00100070
 8007f88:	00100060 	.word	0x00100060
 8007f8c:	00100050 	.word	0x00100050
 8007f90:	00100040 	.word	0x00100040
 8007f94:	00100030 	.word	0x00100030
 8007f98:	00100020 	.word	0x00100020

08007f9c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b084      	sub	sp, #16
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fbc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc2:	687a      	ldr	r2, [r7, #4]
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d107      	bne.n	8007fd8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007fd6:	e02a      	b.n	800802e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d107      	bne.n	8007ff2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	2202      	movs	r2, #2
 8007fe6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007ff0:	e01d      	b.n	800802e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ff6:	687a      	ldr	r2, [r7, #4]
 8007ff8:	429a      	cmp	r2, r3
 8007ffa:	d107      	bne.n	800800c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2204      	movs	r2, #4
 8008000:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2201      	movs	r2, #1
 8008006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800800a:	e010      	b.n	800802e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008010:	687a      	ldr	r2, [r7, #4]
 8008012:	429a      	cmp	r2, r3
 8008014:	d107      	bne.n	8008026 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	2208      	movs	r2, #8
 800801a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2201      	movs	r2, #1
 8008020:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008024:	e003      	b.n	800802e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800802e:	68f8      	ldr	r0, [r7, #12]
 8008030:	f7ff ffb4 	bl	8007f9c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	2200      	movs	r2, #0
 8008038:	771a      	strb	r2, [r3, #28]
}
 800803a:	bf00      	nop
 800803c:	3710      	adds	r7, #16
 800803e:	46bd      	mov	sp, r7
 8008040:	bd80      	pop	{r7, pc}

08008042 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b084      	sub	sp, #16
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800804e:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	429a      	cmp	r2, r3
 8008058:	d10b      	bne.n	8008072 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2201      	movs	r2, #1
 800805e:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	69db      	ldr	r3, [r3, #28]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d136      	bne.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008070:	e031      	b.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	429a      	cmp	r2, r3
 800807a:	d10b      	bne.n	8008094 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	2202      	movs	r2, #2
 8008080:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	69db      	ldr	r3, [r3, #28]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d125      	bne.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2201      	movs	r2, #1
 800808e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008092:	e020      	b.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008098:	687a      	ldr	r2, [r7, #4]
 800809a:	429a      	cmp	r2, r3
 800809c:	d10b      	bne.n	80080b6 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2204      	movs	r2, #4
 80080a2:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	69db      	ldr	r3, [r3, #28]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d114      	bne.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80080b4:	e00f      	b.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	429a      	cmp	r2, r3
 80080be:	d10a      	bne.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2208      	movs	r2, #8
 80080c4:	771a      	strb	r2, [r3, #28]
    
    if (hdma->Init.Mode == DMA_NORMAL)
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	69db      	ldr	r3, [r3, #28]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d103      	bne.n	80080d6 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	2201      	movs	r2, #1
 80080d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080d6:	68f8      	ldr	r0, [r7, #12]
 80080d8:	f7fb ff10 	bl	8003efc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2200      	movs	r2, #0
 80080e0:	771a      	strb	r2, [r3, #28]
}
 80080e2:	bf00      	nop
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}

080080ea <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80080ea:	b580      	push	{r7, lr}
 80080ec:	b084      	sub	sp, #16
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080fc:	687a      	ldr	r2, [r7, #4]
 80080fe:	429a      	cmp	r2, r3
 8008100:	d103      	bne.n	800810a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2201      	movs	r2, #1
 8008106:	771a      	strb	r2, [r3, #28]
 8008108:	e019      	b.n	800813e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	429a      	cmp	r2, r3
 8008112:	d103      	bne.n	800811c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	2202      	movs	r2, #2
 8008118:	771a      	strb	r2, [r3, #28]
 800811a:	e010      	b.n	800813e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008120:	687a      	ldr	r2, [r7, #4]
 8008122:	429a      	cmp	r2, r3
 8008124:	d103      	bne.n	800812e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	2204      	movs	r2, #4
 800812a:	771a      	strb	r2, [r3, #28]
 800812c:	e007      	b.n	800813e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008132:	687a      	ldr	r2, [r7, #4]
 8008134:	429a      	cmp	r2, r3
 8008136:	d102      	bne.n	800813e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	2208      	movs	r2, #8
 800813c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800813e:	68f8      	ldr	r0, [r7, #12]
 8008140:	f7fb fe40 	bl	8003dc4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	771a      	strb	r2, [r3, #28]
}
 800814a:	bf00      	nop
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008154:	b480      	push	{r7}
 8008156:	b085      	sub	sp, #20
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
 800815c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	4a46      	ldr	r2, [pc, #280]	; (8008280 <TIM_Base_SetConfig+0x12c>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d017      	beq.n	800819c <TIM_Base_SetConfig+0x48>
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008172:	d013      	beq.n	800819c <TIM_Base_SetConfig+0x48>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	4a43      	ldr	r2, [pc, #268]	; (8008284 <TIM_Base_SetConfig+0x130>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d00f      	beq.n	800819c <TIM_Base_SetConfig+0x48>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a42      	ldr	r2, [pc, #264]	; (8008288 <TIM_Base_SetConfig+0x134>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d00b      	beq.n	800819c <TIM_Base_SetConfig+0x48>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4a41      	ldr	r2, [pc, #260]	; (800828c <TIM_Base_SetConfig+0x138>)
 8008188:	4293      	cmp	r3, r2
 800818a:	d007      	beq.n	800819c <TIM_Base_SetConfig+0x48>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	4a40      	ldr	r2, [pc, #256]	; (8008290 <TIM_Base_SetConfig+0x13c>)
 8008190:	4293      	cmp	r3, r2
 8008192:	d003      	beq.n	800819c <TIM_Base_SetConfig+0x48>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	4a3f      	ldr	r2, [pc, #252]	; (8008294 <TIM_Base_SetConfig+0x140>)
 8008198:	4293      	cmp	r3, r2
 800819a:	d108      	bne.n	80081ae <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	68fa      	ldr	r2, [r7, #12]
 80081aa:	4313      	orrs	r3, r2
 80081ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	4a33      	ldr	r2, [pc, #204]	; (8008280 <TIM_Base_SetConfig+0x12c>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d023      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081bc:	d01f      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	4a30      	ldr	r2, [pc, #192]	; (8008284 <TIM_Base_SetConfig+0x130>)
 80081c2:	4293      	cmp	r3, r2
 80081c4:	d01b      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	4a2f      	ldr	r2, [pc, #188]	; (8008288 <TIM_Base_SetConfig+0x134>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d017      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	4a2e      	ldr	r2, [pc, #184]	; (800828c <TIM_Base_SetConfig+0x138>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d013      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	4a2d      	ldr	r2, [pc, #180]	; (8008290 <TIM_Base_SetConfig+0x13c>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d00f      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	4a2d      	ldr	r2, [pc, #180]	; (8008298 <TIM_Base_SetConfig+0x144>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d00b      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	4a2c      	ldr	r2, [pc, #176]	; (800829c <TIM_Base_SetConfig+0x148>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d007      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	4a2b      	ldr	r2, [pc, #172]	; (80082a0 <TIM_Base_SetConfig+0x14c>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d003      	beq.n	80081fe <TIM_Base_SetConfig+0xaa>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	4a26      	ldr	r2, [pc, #152]	; (8008294 <TIM_Base_SetConfig+0x140>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d108      	bne.n	8008210 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	68db      	ldr	r3, [r3, #12]
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	4313      	orrs	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	4313      	orrs	r3, r2
 800821c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	689a      	ldr	r2, [r3, #8]
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	4a12      	ldr	r2, [pc, #72]	; (8008280 <TIM_Base_SetConfig+0x12c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d013      	beq.n	8008264 <TIM_Base_SetConfig+0x110>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	4a14      	ldr	r2, [pc, #80]	; (8008290 <TIM_Base_SetConfig+0x13c>)
 8008240:	4293      	cmp	r3, r2
 8008242:	d00f      	beq.n	8008264 <TIM_Base_SetConfig+0x110>
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	4a14      	ldr	r2, [pc, #80]	; (8008298 <TIM_Base_SetConfig+0x144>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d00b      	beq.n	8008264 <TIM_Base_SetConfig+0x110>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	4a13      	ldr	r2, [pc, #76]	; (800829c <TIM_Base_SetConfig+0x148>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d007      	beq.n	8008264 <TIM_Base_SetConfig+0x110>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	4a12      	ldr	r2, [pc, #72]	; (80082a0 <TIM_Base_SetConfig+0x14c>)
 8008258:	4293      	cmp	r3, r2
 800825a:	d003      	beq.n	8008264 <TIM_Base_SetConfig+0x110>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4a0d      	ldr	r2, [pc, #52]	; (8008294 <TIM_Base_SetConfig+0x140>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d103      	bne.n	800826c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	691a      	ldr	r2, [r3, #16]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	615a      	str	r2, [r3, #20]
}
 8008272:	bf00      	nop
 8008274:	3714      	adds	r7, #20
 8008276:	46bd      	mov	sp, r7
 8008278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827c:	4770      	bx	lr
 800827e:	bf00      	nop
 8008280:	40012c00 	.word	0x40012c00
 8008284:	40000400 	.word	0x40000400
 8008288:	40000800 	.word	0x40000800
 800828c:	40000c00 	.word	0x40000c00
 8008290:	40013400 	.word	0x40013400
 8008294:	40015000 	.word	0x40015000
 8008298:	40014000 	.word	0x40014000
 800829c:	40014400 	.word	0x40014400
 80082a0:	40014800 	.word	0x40014800

080082a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b087      	sub	sp, #28
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
 80082ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	6a1b      	ldr	r3, [r3, #32]
 80082b2:	f023 0201 	bic.w	r2, r3, #1
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	699b      	ldr	r3, [r3, #24]
 80082ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f023 0303 	bic.w	r3, r3, #3
 80082de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082e0:	683b      	ldr	r3, [r7, #0]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	68fa      	ldr	r2, [r7, #12]
 80082e6:	4313      	orrs	r3, r2
 80082e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80082ea:	697b      	ldr	r3, [r7, #20]
 80082ec:	f023 0302 	bic.w	r3, r3, #2
 80082f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	689b      	ldr	r3, [r3, #8]
 80082f6:	697a      	ldr	r2, [r7, #20]
 80082f8:	4313      	orrs	r3, r2
 80082fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	4a30      	ldr	r2, [pc, #192]	; (80083c0 <TIM_OC1_SetConfig+0x11c>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d013      	beq.n	800832c <TIM_OC1_SetConfig+0x88>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a2f      	ldr	r2, [pc, #188]	; (80083c4 <TIM_OC1_SetConfig+0x120>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d00f      	beq.n	800832c <TIM_OC1_SetConfig+0x88>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a2e      	ldr	r2, [pc, #184]	; (80083c8 <TIM_OC1_SetConfig+0x124>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d00b      	beq.n	800832c <TIM_OC1_SetConfig+0x88>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a2d      	ldr	r2, [pc, #180]	; (80083cc <TIM_OC1_SetConfig+0x128>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d007      	beq.n	800832c <TIM_OC1_SetConfig+0x88>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a2c      	ldr	r2, [pc, #176]	; (80083d0 <TIM_OC1_SetConfig+0x12c>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d003      	beq.n	800832c <TIM_OC1_SetConfig+0x88>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a2b      	ldr	r2, [pc, #172]	; (80083d4 <TIM_OC1_SetConfig+0x130>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d10c      	bne.n	8008346 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f023 0308 	bic.w	r3, r3, #8
 8008332:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	68db      	ldr	r3, [r3, #12]
 8008338:	697a      	ldr	r2, [r7, #20]
 800833a:	4313      	orrs	r3, r2
 800833c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	f023 0304 	bic.w	r3, r3, #4
 8008344:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	4a1d      	ldr	r2, [pc, #116]	; (80083c0 <TIM_OC1_SetConfig+0x11c>)
 800834a:	4293      	cmp	r3, r2
 800834c:	d013      	beq.n	8008376 <TIM_OC1_SetConfig+0xd2>
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	4a1c      	ldr	r2, [pc, #112]	; (80083c4 <TIM_OC1_SetConfig+0x120>)
 8008352:	4293      	cmp	r3, r2
 8008354:	d00f      	beq.n	8008376 <TIM_OC1_SetConfig+0xd2>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	4a1b      	ldr	r2, [pc, #108]	; (80083c8 <TIM_OC1_SetConfig+0x124>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d00b      	beq.n	8008376 <TIM_OC1_SetConfig+0xd2>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	4a1a      	ldr	r2, [pc, #104]	; (80083cc <TIM_OC1_SetConfig+0x128>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d007      	beq.n	8008376 <TIM_OC1_SetConfig+0xd2>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	4a19      	ldr	r2, [pc, #100]	; (80083d0 <TIM_OC1_SetConfig+0x12c>)
 800836a:	4293      	cmp	r3, r2
 800836c:	d003      	beq.n	8008376 <TIM_OC1_SetConfig+0xd2>
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	4a18      	ldr	r2, [pc, #96]	; (80083d4 <TIM_OC1_SetConfig+0x130>)
 8008372:	4293      	cmp	r3, r2
 8008374:	d111      	bne.n	800839a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800837c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800837e:	693b      	ldr	r3, [r7, #16]
 8008380:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	695b      	ldr	r3, [r3, #20]
 800838a:	693a      	ldr	r2, [r7, #16]
 800838c:	4313      	orrs	r3, r2
 800838e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	699b      	ldr	r3, [r3, #24]
 8008394:	693a      	ldr	r2, [r7, #16]
 8008396:	4313      	orrs	r3, r2
 8008398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	693a      	ldr	r2, [r7, #16]
 800839e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	68fa      	ldr	r2, [r7, #12]
 80083a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	685a      	ldr	r2, [r3, #4]
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	697a      	ldr	r2, [r7, #20]
 80083b2:	621a      	str	r2, [r3, #32]
}
 80083b4:	bf00      	nop
 80083b6:	371c      	adds	r7, #28
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	40012c00 	.word	0x40012c00
 80083c4:	40013400 	.word	0x40013400
 80083c8:	40014000 	.word	0x40014000
 80083cc:	40014400 	.word	0x40014400
 80083d0:	40014800 	.word	0x40014800
 80083d4:	40015000 	.word	0x40015000

080083d8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083d8:	b480      	push	{r7}
 80083da:	b087      	sub	sp, #28
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
 80083e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6a1b      	ldr	r3, [r3, #32]
 80083e6:	f023 0210 	bic.w	r2, r3, #16
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6a1b      	ldr	r3, [r3, #32]
 80083f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008406:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800840a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008412:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008414:	683b      	ldr	r3, [r7, #0]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	021b      	lsls	r3, r3, #8
 800841a:	68fa      	ldr	r2, [r7, #12]
 800841c:	4313      	orrs	r3, r2
 800841e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	f023 0320 	bic.w	r3, r3, #32
 8008426:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	011b      	lsls	r3, r3, #4
 800842e:	697a      	ldr	r2, [r7, #20]
 8008430:	4313      	orrs	r3, r2
 8008432:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	4a2c      	ldr	r2, [pc, #176]	; (80084e8 <TIM_OC2_SetConfig+0x110>)
 8008438:	4293      	cmp	r3, r2
 800843a:	d007      	beq.n	800844c <TIM_OC2_SetConfig+0x74>
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	4a2b      	ldr	r2, [pc, #172]	; (80084ec <TIM_OC2_SetConfig+0x114>)
 8008440:	4293      	cmp	r3, r2
 8008442:	d003      	beq.n	800844c <TIM_OC2_SetConfig+0x74>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	4a2a      	ldr	r2, [pc, #168]	; (80084f0 <TIM_OC2_SetConfig+0x118>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d10d      	bne.n	8008468 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008452:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	011b      	lsls	r3, r3, #4
 800845a:	697a      	ldr	r2, [r7, #20]
 800845c:	4313      	orrs	r3, r2
 800845e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008460:	697b      	ldr	r3, [r7, #20]
 8008462:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008466:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	4a1f      	ldr	r2, [pc, #124]	; (80084e8 <TIM_OC2_SetConfig+0x110>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d013      	beq.n	8008498 <TIM_OC2_SetConfig+0xc0>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	4a1e      	ldr	r2, [pc, #120]	; (80084ec <TIM_OC2_SetConfig+0x114>)
 8008474:	4293      	cmp	r3, r2
 8008476:	d00f      	beq.n	8008498 <TIM_OC2_SetConfig+0xc0>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	4a1e      	ldr	r2, [pc, #120]	; (80084f4 <TIM_OC2_SetConfig+0x11c>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d00b      	beq.n	8008498 <TIM_OC2_SetConfig+0xc0>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a1d      	ldr	r2, [pc, #116]	; (80084f8 <TIM_OC2_SetConfig+0x120>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d007      	beq.n	8008498 <TIM_OC2_SetConfig+0xc0>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a1c      	ldr	r2, [pc, #112]	; (80084fc <TIM_OC2_SetConfig+0x124>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d003      	beq.n	8008498 <TIM_OC2_SetConfig+0xc0>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	4a17      	ldr	r2, [pc, #92]	; (80084f0 <TIM_OC2_SetConfig+0x118>)
 8008494:	4293      	cmp	r3, r2
 8008496:	d113      	bne.n	80084c0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800849e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80084a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80084a8:	683b      	ldr	r3, [r7, #0]
 80084aa:	695b      	ldr	r3, [r3, #20]
 80084ac:	009b      	lsls	r3, r3, #2
 80084ae:	693a      	ldr	r2, [r7, #16]
 80084b0:	4313      	orrs	r3, r2
 80084b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	699b      	ldr	r3, [r3, #24]
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	4313      	orrs	r3, r2
 80084be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	693a      	ldr	r2, [r7, #16]
 80084c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	68fa      	ldr	r2, [r7, #12]
 80084ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	685a      	ldr	r2, [r3, #4]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	621a      	str	r2, [r3, #32]
}
 80084da:	bf00      	nop
 80084dc:	371c      	adds	r7, #28
 80084de:	46bd      	mov	sp, r7
 80084e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e4:	4770      	bx	lr
 80084e6:	bf00      	nop
 80084e8:	40012c00 	.word	0x40012c00
 80084ec:	40013400 	.word	0x40013400
 80084f0:	40015000 	.word	0x40015000
 80084f4:	40014000 	.word	0x40014000
 80084f8:	40014400 	.word	0x40014400
 80084fc:	40014800 	.word	0x40014800

08008500 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a1b      	ldr	r3, [r3, #32]
 800850e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6a1b      	ldr	r3, [r3, #32]
 800851a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	69db      	ldr	r3, [r3, #28]
 8008526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800852e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	f023 0303 	bic.w	r3, r3, #3
 800853a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	68fa      	ldr	r2, [r7, #12]
 8008542:	4313      	orrs	r3, r2
 8008544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800854c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	021b      	lsls	r3, r3, #8
 8008554:	697a      	ldr	r2, [r7, #20]
 8008556:	4313      	orrs	r3, r2
 8008558:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	4a2b      	ldr	r2, [pc, #172]	; (800860c <TIM_OC3_SetConfig+0x10c>)
 800855e:	4293      	cmp	r3, r2
 8008560:	d007      	beq.n	8008572 <TIM_OC3_SetConfig+0x72>
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	4a2a      	ldr	r2, [pc, #168]	; (8008610 <TIM_OC3_SetConfig+0x110>)
 8008566:	4293      	cmp	r3, r2
 8008568:	d003      	beq.n	8008572 <TIM_OC3_SetConfig+0x72>
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	4a29      	ldr	r2, [pc, #164]	; (8008614 <TIM_OC3_SetConfig+0x114>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d10d      	bne.n	800858e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008572:	697b      	ldr	r3, [r7, #20]
 8008574:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008578:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	68db      	ldr	r3, [r3, #12]
 800857e:	021b      	lsls	r3, r3, #8
 8008580:	697a      	ldr	r2, [r7, #20]
 8008582:	4313      	orrs	r3, r2
 8008584:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800858c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	4a1e      	ldr	r2, [pc, #120]	; (800860c <TIM_OC3_SetConfig+0x10c>)
 8008592:	4293      	cmp	r3, r2
 8008594:	d013      	beq.n	80085be <TIM_OC3_SetConfig+0xbe>
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	4a1d      	ldr	r2, [pc, #116]	; (8008610 <TIM_OC3_SetConfig+0x110>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d00f      	beq.n	80085be <TIM_OC3_SetConfig+0xbe>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a1d      	ldr	r2, [pc, #116]	; (8008618 <TIM_OC3_SetConfig+0x118>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d00b      	beq.n	80085be <TIM_OC3_SetConfig+0xbe>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	4a1c      	ldr	r2, [pc, #112]	; (800861c <TIM_OC3_SetConfig+0x11c>)
 80085aa:	4293      	cmp	r3, r2
 80085ac:	d007      	beq.n	80085be <TIM_OC3_SetConfig+0xbe>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a1b      	ldr	r2, [pc, #108]	; (8008620 <TIM_OC3_SetConfig+0x120>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d003      	beq.n	80085be <TIM_OC3_SetConfig+0xbe>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a16      	ldr	r2, [pc, #88]	; (8008614 <TIM_OC3_SetConfig+0x114>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d113      	bne.n	80085e6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80085c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80085c6:	693b      	ldr	r3, [r7, #16]
 80085c8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80085cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80085ce:	683b      	ldr	r3, [r7, #0]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	011b      	lsls	r3, r3, #4
 80085d4:	693a      	ldr	r2, [r7, #16]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	699b      	ldr	r3, [r3, #24]
 80085de:	011b      	lsls	r3, r3, #4
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085f2:	683b      	ldr	r3, [r7, #0]
 80085f4:	685a      	ldr	r2, [r3, #4]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	697a      	ldr	r2, [r7, #20]
 80085fe:	621a      	str	r2, [r3, #32]
}
 8008600:	bf00      	nop
 8008602:	371c      	adds	r7, #28
 8008604:	46bd      	mov	sp, r7
 8008606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800860a:	4770      	bx	lr
 800860c:	40012c00 	.word	0x40012c00
 8008610:	40013400 	.word	0x40013400
 8008614:	40015000 	.word	0x40015000
 8008618:	40014000 	.word	0x40014000
 800861c:	40014400 	.word	0x40014400
 8008620:	40014800 	.word	0x40014800

08008624 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008624:	b480      	push	{r7}
 8008626:	b087      	sub	sp, #28
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6a1b      	ldr	r3, [r3, #32]
 8008632:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6a1b      	ldr	r3, [r3, #32]
 800863e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	69db      	ldr	r3, [r3, #28]
 800864a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008652:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800865e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	021b      	lsls	r3, r3, #8
 8008666:	68fa      	ldr	r2, [r7, #12]
 8008668:	4313      	orrs	r3, r2
 800866a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008672:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008674:	683b      	ldr	r3, [r7, #0]
 8008676:	689b      	ldr	r3, [r3, #8]
 8008678:	031b      	lsls	r3, r3, #12
 800867a:	697a      	ldr	r2, [r7, #20]
 800867c:	4313      	orrs	r3, r2
 800867e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	4a2c      	ldr	r2, [pc, #176]	; (8008734 <TIM_OC4_SetConfig+0x110>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d007      	beq.n	8008698 <TIM_OC4_SetConfig+0x74>
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	4a2b      	ldr	r2, [pc, #172]	; (8008738 <TIM_OC4_SetConfig+0x114>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d003      	beq.n	8008698 <TIM_OC4_SetConfig+0x74>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a2a      	ldr	r2, [pc, #168]	; (800873c <TIM_OC4_SetConfig+0x118>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d10d      	bne.n	80086b4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800869e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80086a0:	683b      	ldr	r3, [r7, #0]
 80086a2:	68db      	ldr	r3, [r3, #12]
 80086a4:	031b      	lsls	r3, r3, #12
 80086a6:	697a      	ldr	r2, [r7, #20]
 80086a8:	4313      	orrs	r3, r2
 80086aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80086b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	4a1f      	ldr	r2, [pc, #124]	; (8008734 <TIM_OC4_SetConfig+0x110>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d013      	beq.n	80086e4 <TIM_OC4_SetConfig+0xc0>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a1e      	ldr	r2, [pc, #120]	; (8008738 <TIM_OC4_SetConfig+0x114>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d00f      	beq.n	80086e4 <TIM_OC4_SetConfig+0xc0>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	4a1e      	ldr	r2, [pc, #120]	; (8008740 <TIM_OC4_SetConfig+0x11c>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d00b      	beq.n	80086e4 <TIM_OC4_SetConfig+0xc0>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a1d      	ldr	r2, [pc, #116]	; (8008744 <TIM_OC4_SetConfig+0x120>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d007      	beq.n	80086e4 <TIM_OC4_SetConfig+0xc0>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a1c      	ldr	r2, [pc, #112]	; (8008748 <TIM_OC4_SetConfig+0x124>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d003      	beq.n	80086e4 <TIM_OC4_SetConfig+0xc0>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	4a17      	ldr	r2, [pc, #92]	; (800873c <TIM_OC4_SetConfig+0x118>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d113      	bne.n	800870c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80086ea:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80086f2:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	695b      	ldr	r3, [r3, #20]
 80086f8:	019b      	lsls	r3, r3, #6
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	4313      	orrs	r3, r2
 80086fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	699b      	ldr	r3, [r3, #24]
 8008704:	019b      	lsls	r3, r3, #6
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	4313      	orrs	r3, r2
 800870a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	693a      	ldr	r2, [r7, #16]
 8008710:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	68fa      	ldr	r2, [r7, #12]
 8008716:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	621a      	str	r2, [r3, #32]
}
 8008726:	bf00      	nop
 8008728:	371c      	adds	r7, #28
 800872a:	46bd      	mov	sp, r7
 800872c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008730:	4770      	bx	lr
 8008732:	bf00      	nop
 8008734:	40012c00 	.word	0x40012c00
 8008738:	40013400 	.word	0x40013400
 800873c:	40015000 	.word	0x40015000
 8008740:	40014000 	.word	0x40014000
 8008744:	40014400 	.word	0x40014400
 8008748:	40014800 	.word	0x40014800

0800874c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800874c:	b480      	push	{r7}
 800874e:	b087      	sub	sp, #28
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	6a1b      	ldr	r3, [r3, #32]
 800875a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a1b      	ldr	r3, [r3, #32]
 8008766:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800877a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800877e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	4313      	orrs	r3, r2
 8008788:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008790:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	041b      	lsls	r3, r3, #16
 8008798:	693a      	ldr	r2, [r7, #16]
 800879a:	4313      	orrs	r3, r2
 800879c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	4a19      	ldr	r2, [pc, #100]	; (8008808 <TIM_OC5_SetConfig+0xbc>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d013      	beq.n	80087ce <TIM_OC5_SetConfig+0x82>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a18      	ldr	r2, [pc, #96]	; (800880c <TIM_OC5_SetConfig+0xc0>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d00f      	beq.n	80087ce <TIM_OC5_SetConfig+0x82>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	4a17      	ldr	r2, [pc, #92]	; (8008810 <TIM_OC5_SetConfig+0xc4>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d00b      	beq.n	80087ce <TIM_OC5_SetConfig+0x82>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a16      	ldr	r2, [pc, #88]	; (8008814 <TIM_OC5_SetConfig+0xc8>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d007      	beq.n	80087ce <TIM_OC5_SetConfig+0x82>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a15      	ldr	r2, [pc, #84]	; (8008818 <TIM_OC5_SetConfig+0xcc>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d003      	beq.n	80087ce <TIM_OC5_SetConfig+0x82>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a14      	ldr	r2, [pc, #80]	; (800881c <TIM_OC5_SetConfig+0xd0>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d109      	bne.n	80087e2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80087d4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	695b      	ldr	r3, [r3, #20]
 80087da:	021b      	lsls	r3, r3, #8
 80087dc:	697a      	ldr	r2, [r7, #20]
 80087de:	4313      	orrs	r3, r2
 80087e0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	697a      	ldr	r2, [r7, #20]
 80087e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	68fa      	ldr	r2, [r7, #12]
 80087ec:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80087ee:	683b      	ldr	r3, [r7, #0]
 80087f0:	685a      	ldr	r2, [r3, #4]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	621a      	str	r2, [r3, #32]
}
 80087fc:	bf00      	nop
 80087fe:	371c      	adds	r7, #28
 8008800:	46bd      	mov	sp, r7
 8008802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008806:	4770      	bx	lr
 8008808:	40012c00 	.word	0x40012c00
 800880c:	40013400 	.word	0x40013400
 8008810:	40014000 	.word	0x40014000
 8008814:	40014400 	.word	0x40014400
 8008818:	40014800 	.word	0x40014800
 800881c:	40015000 	.word	0x40015000

08008820 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008820:	b480      	push	{r7}
 8008822:	b087      	sub	sp, #28
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
 8008828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6a1b      	ldr	r3, [r3, #32]
 800882e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800884e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008852:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	021b      	lsls	r3, r3, #8
 800885a:	68fa      	ldr	r2, [r7, #12]
 800885c:	4313      	orrs	r3, r2
 800885e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008866:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	051b      	lsls	r3, r3, #20
 800886e:	693a      	ldr	r2, [r7, #16]
 8008870:	4313      	orrs	r3, r2
 8008872:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	4a1a      	ldr	r2, [pc, #104]	; (80088e0 <TIM_OC6_SetConfig+0xc0>)
 8008878:	4293      	cmp	r3, r2
 800887a:	d013      	beq.n	80088a4 <TIM_OC6_SetConfig+0x84>
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	4a19      	ldr	r2, [pc, #100]	; (80088e4 <TIM_OC6_SetConfig+0xc4>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d00f      	beq.n	80088a4 <TIM_OC6_SetConfig+0x84>
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a18      	ldr	r2, [pc, #96]	; (80088e8 <TIM_OC6_SetConfig+0xc8>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d00b      	beq.n	80088a4 <TIM_OC6_SetConfig+0x84>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4a17      	ldr	r2, [pc, #92]	; (80088ec <TIM_OC6_SetConfig+0xcc>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d007      	beq.n	80088a4 <TIM_OC6_SetConfig+0x84>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	4a16      	ldr	r2, [pc, #88]	; (80088f0 <TIM_OC6_SetConfig+0xd0>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d003      	beq.n	80088a4 <TIM_OC6_SetConfig+0x84>
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	4a15      	ldr	r2, [pc, #84]	; (80088f4 <TIM_OC6_SetConfig+0xd4>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d109      	bne.n	80088b8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80088aa:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	695b      	ldr	r3, [r3, #20]
 80088b0:	029b      	lsls	r3, r3, #10
 80088b2:	697a      	ldr	r2, [r7, #20]
 80088b4:	4313      	orrs	r3, r2
 80088b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	697a      	ldr	r2, [r7, #20]
 80088bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	68fa      	ldr	r2, [r7, #12]
 80088c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	685a      	ldr	r2, [r3, #4]
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	693a      	ldr	r2, [r7, #16]
 80088d0:	621a      	str	r2, [r3, #32]
}
 80088d2:	bf00      	nop
 80088d4:	371c      	adds	r7, #28
 80088d6:	46bd      	mov	sp, r7
 80088d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088dc:	4770      	bx	lr
 80088de:	bf00      	nop
 80088e0:	40012c00 	.word	0x40012c00
 80088e4:	40013400 	.word	0x40013400
 80088e8:	40014000 	.word	0x40014000
 80088ec:	40014400 	.word	0x40014400
 80088f0:	40014800 	.word	0x40014800
 80088f4:	40015000 	.word	0x40015000

080088f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088f8:	b480      	push	{r7}
 80088fa:	b087      	sub	sp, #28
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	60f8      	str	r0, [r7, #12]
 8008900:	60b9      	str	r1, [r7, #8]
 8008902:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6a1b      	ldr	r3, [r3, #32]
 8008908:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	6a1b      	ldr	r3, [r3, #32]
 800890e:	f023 0201 	bic.w	r2, r3, #1
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	699b      	ldr	r3, [r3, #24]
 800891a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008922:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	011b      	lsls	r3, r3, #4
 8008928:	693a      	ldr	r2, [r7, #16]
 800892a:	4313      	orrs	r3, r2
 800892c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	f023 030a 	bic.w	r3, r3, #10
 8008934:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008936:	697a      	ldr	r2, [r7, #20]
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	4313      	orrs	r3, r2
 800893c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	693a      	ldr	r2, [r7, #16]
 8008942:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	697a      	ldr	r2, [r7, #20]
 8008948:	621a      	str	r2, [r3, #32]
}
 800894a:	bf00      	nop
 800894c:	371c      	adds	r7, #28
 800894e:	46bd      	mov	sp, r7
 8008950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008954:	4770      	bx	lr

08008956 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008956:	b480      	push	{r7}
 8008958:	b087      	sub	sp, #28
 800895a:	af00      	add	r7, sp, #0
 800895c:	60f8      	str	r0, [r7, #12]
 800895e:	60b9      	str	r1, [r7, #8]
 8008960:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	6a1b      	ldr	r3, [r3, #32]
 8008966:	f023 0210 	bic.w	r2, r3, #16
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	699b      	ldr	r3, [r3, #24]
 8008972:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6a1b      	ldr	r3, [r3, #32]
 8008978:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800897a:	697b      	ldr	r3, [r7, #20]
 800897c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008980:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	031b      	lsls	r3, r3, #12
 8008986:	697a      	ldr	r2, [r7, #20]
 8008988:	4313      	orrs	r3, r2
 800898a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008992:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	011b      	lsls	r3, r3, #4
 8008998:	693a      	ldr	r2, [r7, #16]
 800899a:	4313      	orrs	r3, r2
 800899c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	693a      	ldr	r2, [r7, #16]
 80089a8:	621a      	str	r2, [r3, #32]
}
 80089aa:	bf00      	nop
 80089ac:	371c      	adds	r7, #28
 80089ae:	46bd      	mov	sp, r7
 80089b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b4:	4770      	bx	lr

080089b6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089b6:	b480      	push	{r7}
 80089b8:	b085      	sub	sp, #20
 80089ba:	af00      	add	r7, sp, #0
 80089bc:	6078      	str	r0, [r7, #4]
 80089be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	689b      	ldr	r3, [r3, #8]
 80089c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80089cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089d2:	683a      	ldr	r2, [r7, #0]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	f043 0307 	orr.w	r3, r3, #7
 80089dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	609a      	str	r2, [r3, #8]
}
 80089e4:	bf00      	nop
 80089e6:	3714      	adds	r7, #20
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr

080089f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b087      	sub	sp, #28
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	607a      	str	r2, [r7, #4]
 80089fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	689b      	ldr	r3, [r3, #8]
 8008a02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a0c:	683b      	ldr	r3, [r7, #0]
 8008a0e:	021a      	lsls	r2, r3, #8
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	431a      	orrs	r2, r3
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	697a      	ldr	r2, [r7, #20]
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	697a      	ldr	r2, [r7, #20]
 8008a22:	609a      	str	r2, [r3, #8]
}
 8008a24:	bf00      	nop
 8008a26:	371c      	adds	r7, #28
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2e:	4770      	bx	lr

08008a30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a30:	b480      	push	{r7}
 8008a32:	b087      	sub	sp, #28
 8008a34:	af00      	add	r7, sp, #0
 8008a36:	60f8      	str	r0, [r7, #12]
 8008a38:	60b9      	str	r1, [r7, #8]
 8008a3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a3c:	68bb      	ldr	r3, [r7, #8]
 8008a3e:	f003 031f 	and.w	r3, r3, #31
 8008a42:	2201      	movs	r2, #1
 8008a44:	fa02 f303 	lsl.w	r3, r2, r3
 8008a48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	6a1a      	ldr	r2, [r3, #32]
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	43db      	mvns	r3, r3
 8008a52:	401a      	ands	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6a1a      	ldr	r2, [r3, #32]
 8008a5c:	68bb      	ldr	r3, [r7, #8]
 8008a5e:	f003 031f 	and.w	r3, r3, #31
 8008a62:	6879      	ldr	r1, [r7, #4]
 8008a64:	fa01 f303 	lsl.w	r3, r1, r3
 8008a68:	431a      	orrs	r2, r3
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	621a      	str	r2, [r3, #32]
}
 8008a6e:	bf00      	nop
 8008a70:	371c      	adds	r7, #28
 8008a72:	46bd      	mov	sp, r7
 8008a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a78:	4770      	bx	lr
	...

08008a7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a7c:	b480      	push	{r7}
 8008a7e:	b085      	sub	sp, #20
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
 8008a84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a8c:	2b01      	cmp	r3, #1
 8008a8e:	d101      	bne.n	8008a94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a90:	2302      	movs	r3, #2
 8008a92:	e074      	b.n	8008b7e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2202      	movs	r2, #2
 8008aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	689b      	ldr	r3, [r3, #8]
 8008ab2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	4a34      	ldr	r2, [pc, #208]	; (8008b8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d009      	beq.n	8008ad2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	4a33      	ldr	r2, [pc, #204]	; (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d004      	beq.n	8008ad2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	4a31      	ldr	r2, [pc, #196]	; (8008b94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008ace:	4293      	cmp	r3, r2
 8008ad0:	d108      	bne.n	8008ae4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008ad8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	685b      	ldr	r3, [r3, #4]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	4313      	orrs	r3, r2
 8008ae2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008aee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	4313      	orrs	r3, r2
 8008af8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68fa      	ldr	r2, [r7, #12]
 8008b00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a21      	ldr	r2, [pc, #132]	; (8008b8c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008b08:	4293      	cmp	r3, r2
 8008b0a:	d022      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b14:	d01d      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	4a1f      	ldr	r2, [pc, #124]	; (8008b98 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d018      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4a1d      	ldr	r2, [pc, #116]	; (8008b9c <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d013      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4a1c      	ldr	r2, [pc, #112]	; (8008ba0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d00e      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	4a15      	ldr	r2, [pc, #84]	; (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008b3a:	4293      	cmp	r3, r2
 8008b3c:	d009      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a18      	ldr	r2, [pc, #96]	; (8008ba4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008b44:	4293      	cmp	r3, r2
 8008b46:	d004      	beq.n	8008b52 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	4a11      	ldr	r2, [pc, #68]	; (8008b94 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d10c      	bne.n	8008b6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	689b      	ldr	r3, [r3, #8]
 8008b5e:	68ba      	ldr	r2, [r7, #8]
 8008b60:	4313      	orrs	r3, r2
 8008b62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68ba      	ldr	r2, [r7, #8]
 8008b6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3714      	adds	r7, #20
 8008b82:	46bd      	mov	sp, r7
 8008b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b88:	4770      	bx	lr
 8008b8a:	bf00      	nop
 8008b8c:	40012c00 	.word	0x40012c00
 8008b90:	40013400 	.word	0x40013400
 8008b94:	40015000 	.word	0x40015000
 8008b98:	40000400 	.word	0x40000400
 8008b9c:	40000800 	.word	0x40000800
 8008ba0:	40000c00 	.word	0x40000c00
 8008ba4:	40014000 	.word	0x40014000

08008ba8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b085      	sub	sp, #20
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
 8008bb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008bbc:	2b01      	cmp	r3, #1
 8008bbe:	d101      	bne.n	8008bc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	e096      	b.n	8008cf2 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2201      	movs	r2, #1
 8008bc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	4313      	orrs	r3, r2
 8008bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	689b      	ldr	r3, [r3, #8]
 8008be4:	4313      	orrs	r3, r2
 8008be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	691b      	ldr	r3, [r3, #16]
 8008c0e:	4313      	orrs	r3, r2
 8008c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	695b      	ldr	r3, [r3, #20]
 8008c1c:	4313      	orrs	r3, r2
 8008c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	041b      	lsls	r3, r3, #16
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	4a2f      	ldr	r2, [pc, #188]	; (8008d00 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d009      	beq.n	8008c5c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	4a2d      	ldr	r2, [pc, #180]	; (8008d04 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d004      	beq.n	8008c5c <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4a2c      	ldr	r2, [pc, #176]	; (8008d08 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d106      	bne.n	8008c6a <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008c62:	683b      	ldr	r3, [r7, #0]
 8008c64:	69db      	ldr	r3, [r3, #28]
 8008c66:	4313      	orrs	r3, r2
 8008c68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a24      	ldr	r2, [pc, #144]	; (8008d00 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d009      	beq.n	8008c88 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a22      	ldr	r2, [pc, #136]	; (8008d04 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d004      	beq.n	8008c88 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a21      	ldr	r2, [pc, #132]	; (8008d08 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d12b      	bne.n	8008ce0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c92:	051b      	lsls	r3, r3, #20
 8008c94:	4313      	orrs	r3, r2
 8008c96:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	6a1b      	ldr	r3, [r3, #32]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a11      	ldr	r2, [pc, #68]	; (8008d00 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d009      	beq.n	8008cd2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a10      	ldr	r2, [pc, #64]	; (8008d04 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d004      	beq.n	8008cd2 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a0e      	ldr	r2, [pc, #56]	; (8008d08 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d106      	bne.n	8008ce0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	68fa      	ldr	r2, [r7, #12]
 8008ce6:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2200      	movs	r2, #0
 8008cec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cf0:	2300      	movs	r3, #0
}
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	3714      	adds	r7, #20
 8008cf6:	46bd      	mov	sp, r7
 8008cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cfc:	4770      	bx	lr
 8008cfe:	bf00      	nop
 8008d00:	40012c00 	.word	0x40012c00
 8008d04:	40013400 	.word	0x40013400
 8008d08:	40015000 	.word	0x40015000

08008d0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d0c:	b580      	push	{r7, lr}
 8008d0e:	b082      	sub	sp, #8
 8008d10:	af00      	add	r7, sp, #0
 8008d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e042      	b.n	8008da4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d106      	bne.n	8008d36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2200      	movs	r2, #0
 8008d2c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f7fa fdbb 	bl	80038ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2224      	movs	r2, #36	; 0x24
 8008d3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	681a      	ldr	r2, [r3, #0]
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	f022 0201 	bic.w	r2, r2, #1
 8008d4c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008d4e:	6878      	ldr	r0, [r7, #4]
 8008d50:	f000 fb4c 	bl	80093ec <UART_SetConfig>
 8008d54:	4603      	mov	r3, r0
 8008d56:	2b01      	cmp	r3, #1
 8008d58:	d101      	bne.n	8008d5e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008d5a:	2301      	movs	r3, #1
 8008d5c:	e022      	b.n	8008da4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d002      	beq.n	8008d6c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008d66:	6878      	ldr	r0, [r7, #4]
 8008d68:	f001 fcfc 	bl	800a764 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	685a      	ldr	r2, [r3, #4]
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008d7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	689a      	ldr	r2, [r3, #8]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008d8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	f042 0201 	orr.w	r2, r2, #1
 8008d9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008d9c:	6878      	ldr	r0, [r7, #4]
 8008d9e:	f001 fd83 	bl	800a8a8 <UART_CheckIdleState>
 8008da2:	4603      	mov	r3, r0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3708      	adds	r7, #8
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b08a      	sub	sp, #40	; 0x28
 8008db0:	af02      	add	r7, sp, #8
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	60b9      	str	r1, [r7, #8]
 8008db6:	603b      	str	r3, [r7, #0]
 8008db8:	4613      	mov	r3, r2
 8008dba:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008dc2:	2b20      	cmp	r3, #32
 8008dc4:	f040 8083 	bne.w	8008ece <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d002      	beq.n	8008dd4 <HAL_UART_Transmit+0x28>
 8008dce:	88fb      	ldrh	r3, [r7, #6]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e07b      	b.n	8008ed0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008dde:	2b01      	cmp	r3, #1
 8008de0:	d101      	bne.n	8008de6 <HAL_UART_Transmit+0x3a>
 8008de2:	2302      	movs	r3, #2
 8008de4:	e074      	b.n	8008ed0 <HAL_UART_Transmit+0x124>
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2200      	movs	r2, #0
 8008df2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2221      	movs	r2, #33	; 0x21
 8008dfa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008dfe:	f7fb fa7d 	bl	80042fc <HAL_GetTick>
 8008e02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	88fa      	ldrh	r2, [r7, #6]
 8008e08:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	88fa      	ldrh	r2, [r7, #6]
 8008e10:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e1c:	d108      	bne.n	8008e30 <HAL_UART_Transmit+0x84>
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	691b      	ldr	r3, [r3, #16]
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d104      	bne.n	8008e30 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8008e26:	2300      	movs	r3, #0
 8008e28:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	61bb      	str	r3, [r7, #24]
 8008e2e:	e003      	b.n	8008e38 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e34:	2300      	movs	r3, #0
 8008e36:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008e38:	e02c      	b.n	8008e94 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	9300      	str	r3, [sp, #0]
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	2200      	movs	r2, #0
 8008e42:	2180      	movs	r1, #128	; 0x80
 8008e44:	68f8      	ldr	r0, [r7, #12]
 8008e46:	f001 fd77 	bl	800a938 <UART_WaitOnFlagUntilTimeout>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d001      	beq.n	8008e54 <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 8008e50:	2303      	movs	r3, #3
 8008e52:	e03d      	b.n	8008ed0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 8008e54:	69fb      	ldr	r3, [r7, #28]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d10b      	bne.n	8008e72 <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008e5a:	69bb      	ldr	r3, [r7, #24]
 8008e5c:	881b      	ldrh	r3, [r3, #0]
 8008e5e:	461a      	mov	r2, r3
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e68:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008e6a:	69bb      	ldr	r3, [r7, #24]
 8008e6c:	3302      	adds	r3, #2
 8008e6e:	61bb      	str	r3, [r7, #24]
 8008e70:	e007      	b.n	8008e82 <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008e72:	69fb      	ldr	r3, [r7, #28]
 8008e74:	781a      	ldrb	r2, [r3, #0]
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008e7c:	69fb      	ldr	r3, [r7, #28]
 8008e7e:	3301      	adds	r3, #1
 8008e80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008e88:	b29b      	uxth	r3, r3
 8008e8a:	3b01      	subs	r3, #1
 8008e8c:	b29a      	uxth	r2, r3
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8008e9a:	b29b      	uxth	r3, r3
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d1cc      	bne.n	8008e3a <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	2140      	movs	r1, #64	; 0x40
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	f001 fd44 	bl	800a938 <UART_WaitOnFlagUntilTimeout>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008eb6:	2303      	movs	r3, #3
 8008eb8:	e00a      	b.n	8008ed0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2220      	movs	r2, #32
 8008ebe:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    __HAL_UNLOCK(huart);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e000      	b.n	8008ed0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8008ece:	2302      	movs	r3, #2
  }
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3720      	adds	r7, #32
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	60f8      	str	r0, [r7, #12]
 8008ee0:	60b9      	str	r1, [r7, #8]
 8008ee2:	4613      	mov	r3, r2
 8008ee4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008eec:	2b20      	cmp	r3, #32
 8008eee:	d168      	bne.n	8008fc2 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d002      	beq.n	8008efc <HAL_UART_Transmit_DMA+0x24>
 8008ef6:	88fb      	ldrh	r3, [r7, #6]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d101      	bne.n	8008f00 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008efc:	2301      	movs	r3, #1
 8008efe:	e061      	b.n	8008fc4 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008f06:	2b01      	cmp	r3, #1
 8008f08:	d101      	bne.n	8008f0e <HAL_UART_Transmit_DMA+0x36>
 8008f0a:	2302      	movs	r3, #2
 8008f0c:	e05a      	b.n	8008fc4 <HAL_UART_Transmit_DMA+0xec>
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2201      	movs	r2, #1
 8008f12:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	68ba      	ldr	r2, [r7, #8]
 8008f1a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	88fa      	ldrh	r2, [r7, #6]
 8008f20:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	88fa      	ldrh	r2, [r7, #6]
 8008f28:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	2221      	movs	r2, #33	; 0x21
 8008f38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (huart->hdmatx != NULL)
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d02c      	beq.n	8008f9e <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f48:	4a20      	ldr	r2, [pc, #128]	; (8008fcc <HAL_UART_Transmit_DMA+0xf4>)
 8008f4a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f50:	4a1f      	ldr	r2, [pc, #124]	; (8008fd0 <HAL_UART_Transmit_DMA+0xf8>)
 8008f52:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f58:	4a1e      	ldr	r2, [pc, #120]	; (8008fd4 <HAL_UART_Transmit_DMA+0xfc>)
 8008f5a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008f60:	2200      	movs	r2, #0
 8008f62:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f6c:	4619      	mov	r1, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	3328      	adds	r3, #40	; 0x28
 8008f74:	461a      	mov	r2, r3
 8008f76:	88fb      	ldrh	r3, [r7, #6]
 8008f78:	f7fb fba6 	bl	80046c8 <HAL_DMA_Start_IT>
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d00d      	beq.n	8008f9e <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2210      	movs	r2, #16
 8008f86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2200      	movs	r2, #0
 8008f8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2220      	movs	r2, #32
 8008f96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	e012      	b.n	8008fc4 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2240      	movs	r2, #64	; 0x40
 8008fa4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	689a      	ldr	r2, [r3, #8]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008fbc:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	e000      	b.n	8008fc4 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8008fc2:	2302      	movs	r3, #2
  }
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3710      	adds	r7, #16
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}
 8008fcc:	0800aa4f 	.word	0x0800aa4f
 8008fd0:	0800aaa3 	.word	0x0800aaa3
 8008fd4:	0800ab45 	.word	0x0800ab45

08008fd8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008fec:	2b20      	cmp	r3, #32
 8008fee:	d170      	bne.n	80090d2 <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d002      	beq.n	8008ffc <HAL_UART_Receive_DMA+0x24>
 8008ff6:	88fb      	ldrh	r3, [r7, #6]
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d101      	bne.n	8009000 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	e069      	b.n	80090d4 <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8009006:	2b01      	cmp	r3, #1
 8009008:	d101      	bne.n	800900e <HAL_UART_Receive_DMA+0x36>
 800900a:	2302      	movs	r3, #2
 800900c:	e062      	b.n	80090d4 <HAL_UART_Receive_DMA+0xfc>
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	2201      	movs	r2, #1
 8009012:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	68ba      	ldr	r2, [r7, #8]
 800901a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	88fa      	ldrh	r2, [r7, #6]
 8009020:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	2200      	movs	r2, #0
 8009028:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	2222      	movs	r2, #34	; 0x22
 8009030:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009038:	2b00      	cmp	r3, #0
 800903a:	d02c      	beq.n	8009096 <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009040:	4a26      	ldr	r2, [pc, #152]	; (80090dc <HAL_UART_Receive_DMA+0x104>)
 8009042:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009048:	4a25      	ldr	r2, [pc, #148]	; (80090e0 <HAL_UART_Receive_DMA+0x108>)
 800904a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009050:	4a24      	ldr	r2, [pc, #144]	; (80090e4 <HAL_UART_Receive_DMA+0x10c>)
 8009052:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009058:	2200      	movs	r2, #0
 800905a:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6f98      	ldr	r0, [r3, #120]	; 0x78
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	3324      	adds	r3, #36	; 0x24
 8009066:	4619      	mov	r1, r3
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800906c:	461a      	mov	r2, r3
 800906e:	88fb      	ldrh	r3, [r7, #6]
 8009070:	f7fb fb2a 	bl	80046c8 <HAL_DMA_Start_IT>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d00d      	beq.n	8009096 <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2210      	movs	r2, #16
 800907e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2200      	movs	r2, #0
 8009086:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2220      	movs	r2, #32
 800908e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e01e      	b.n	80090d4 <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	2200      	movs	r2, #0
 800909a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090ac:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	689a      	ldr	r2, [r3, #8]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f042 0201 	orr.w	r2, r2, #1
 80090bc:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	689a      	ldr	r2, [r3, #8]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090cc:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80090ce:	2300      	movs	r3, #0
 80090d0:	e000      	b.n	80090d4 <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 80090d2:	2302      	movs	r3, #2
  }
}
 80090d4:	4618      	mov	r0, r3
 80090d6:	3710      	adds	r7, #16
 80090d8:	46bd      	mov	sp, r7
 80090da:	bd80      	pop	{r7, pc}
 80090dc:	0800aabf 	.word	0x0800aabf
 80090e0:	0800ab29 	.word	0x0800ab29
 80090e4:	0800ab45 	.word	0x0800ab45

080090e8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b088      	sub	sp, #32
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	69db      	ldr	r3, [r3, #28]
 80090f6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8009108:	69fb      	ldr	r3, [r7, #28]
 800910a:	f003 030f 	and.w	r3, r3, #15
 800910e:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8009110:	693b      	ldr	r3, [r7, #16]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d118      	bne.n	8009148 <HAL_UART_IRQHandler+0x60>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	f003 0320 	and.w	r3, r3, #32
 800911c:	2b00      	cmp	r3, #0
 800911e:	d013      	beq.n	8009148 <HAL_UART_IRQHandler+0x60>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009120:	69bb      	ldr	r3, [r7, #24]
 8009122:	f003 0320 	and.w	r3, r3, #32
 8009126:	2b00      	cmp	r3, #0
 8009128:	d104      	bne.n	8009134 <HAL_UART_IRQHandler+0x4c>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d009      	beq.n	8009148 <HAL_UART_IRQHandler+0x60>
    {
      if (huart->RxISR != NULL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009138:	2b00      	cmp	r3, #0
 800913a:	f000 812d 	beq.w	8009398 <HAL_UART_IRQHandler+0x2b0>
      {
        huart->RxISR(huart);
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009142:	6878      	ldr	r0, [r7, #4]
 8009144:	4798      	blx	r3
      }
      return;
 8009146:	e127      	b.n	8009398 <HAL_UART_IRQHandler+0x2b0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	2b00      	cmp	r3, #0
 800914c:	f000 80d1 	beq.w	80092f2 <HAL_UART_IRQHandler+0x20a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8009150:	697a      	ldr	r2, [r7, #20]
 8009152:	4b95      	ldr	r3, [pc, #596]	; (80093a8 <HAL_UART_IRQHandler+0x2c0>)
 8009154:	4013      	ands	r3, r2
 8009156:	2b00      	cmp	r3, #0
 8009158:	d105      	bne.n	8009166 <HAL_UART_IRQHandler+0x7e>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 800915a:	69bb      	ldr	r3, [r7, #24]
 800915c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009160:	2b00      	cmp	r3, #0
 8009162:	f000 80c6 	beq.w	80092f2 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	f003 0301 	and.w	r3, r3, #1
 800916c:	2b00      	cmp	r3, #0
 800916e:	d010      	beq.n	8009192 <HAL_UART_IRQHandler+0xaa>
 8009170:	69bb      	ldr	r3, [r7, #24]
 8009172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009176:	2b00      	cmp	r3, #0
 8009178:	d00b      	beq.n	8009192 <HAL_UART_IRQHandler+0xaa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	2201      	movs	r2, #1
 8009180:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009188:	f043 0201 	orr.w	r2, r3, #1
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009192:	69fb      	ldr	r3, [r7, #28]
 8009194:	f003 0302 	and.w	r3, r3, #2
 8009198:	2b00      	cmp	r3, #0
 800919a:	d010      	beq.n	80091be <HAL_UART_IRQHandler+0xd6>
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	f003 0301 	and.w	r3, r3, #1
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d00b      	beq.n	80091be <HAL_UART_IRQHandler+0xd6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	2202      	movs	r2, #2
 80091ac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091b4:	f043 0204 	orr.w	r2, r3, #4
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80091be:	69fb      	ldr	r3, [r7, #28]
 80091c0:	f003 0304 	and.w	r3, r3, #4
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d010      	beq.n	80091ea <HAL_UART_IRQHandler+0x102>
 80091c8:	697b      	ldr	r3, [r7, #20]
 80091ca:	f003 0301 	and.w	r3, r3, #1
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00b      	beq.n	80091ea <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	2204      	movs	r2, #4
 80091d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091e0:	f043 0202 	orr.w	r2, r3, #2
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80091ea:	69fb      	ldr	r3, [r7, #28]
 80091ec:	f003 0308 	and.w	r3, r3, #8
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d015      	beq.n	8009220 <HAL_UART_IRQHandler+0x138>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	f003 0320 	and.w	r3, r3, #32
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d104      	bne.n	8009208 <HAL_UART_IRQHandler+0x120>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80091fe:	697a      	ldr	r2, [r7, #20]
 8009200:	4b69      	ldr	r3, [pc, #420]	; (80093a8 <HAL_UART_IRQHandler+0x2c0>)
 8009202:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009204:	2b00      	cmp	r3, #0
 8009206:	d00b      	beq.n	8009220 <HAL_UART_IRQHandler+0x138>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	2208      	movs	r2, #8
 800920e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009216:	f043 0208 	orr.w	r2, r3, #8
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009226:	2b00      	cmp	r3, #0
 8009228:	f000 80b8 	beq.w	800939c <HAL_UART_IRQHandler+0x2b4>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	f003 0320 	and.w	r3, r3, #32
 8009232:	2b00      	cmp	r3, #0
 8009234:	d011      	beq.n	800925a <HAL_UART_IRQHandler+0x172>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009236:	69bb      	ldr	r3, [r7, #24]
 8009238:	f003 0320 	and.w	r3, r3, #32
 800923c:	2b00      	cmp	r3, #0
 800923e:	d104      	bne.n	800924a <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8009240:	697b      	ldr	r3, [r7, #20]
 8009242:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d007      	beq.n	800925a <HAL_UART_IRQHandler+0x172>
      {
        if (huart->RxISR != NULL)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800924e:	2b00      	cmp	r3, #0
 8009250:	d003      	beq.n	800925a <HAL_UART_IRQHandler+0x172>
        {
          huart->RxISR(huart);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009260:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	689b      	ldr	r3, [r3, #8]
 8009268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800926c:	2b40      	cmp	r3, #64	; 0x40
 800926e:	d004      	beq.n	800927a <HAL_UART_IRQHandler+0x192>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009276:	2b00      	cmp	r3, #0
 8009278:	d031      	beq.n	80092de <HAL_UART_IRQHandler+0x1f6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f001 fbc4 	bl	800aa08 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	689b      	ldr	r3, [r3, #8]
 8009286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800928a:	2b40      	cmp	r3, #64	; 0x40
 800928c:	d123      	bne.n	80092d6 <HAL_UART_IRQHandler+0x1ee>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	689a      	ldr	r2, [r3, #8]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800929c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d013      	beq.n	80092ce <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092aa:	4a40      	ldr	r2, [pc, #256]	; (80093ac <HAL_UART_IRQHandler+0x2c4>)
 80092ac:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7fb fa83 	bl	80047be <HAL_DMA_Abort_IT>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d017      	beq.n	80092ee <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80092c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092c4:	687a      	ldr	r2, [r7, #4]
 80092c6:	6f92      	ldr	r2, [r2, #120]	; 0x78
 80092c8:	4610      	mov	r0, r2
 80092ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092cc:	e00f      	b.n	80092ee <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80092ce:	6878      	ldr	r0, [r7, #4]
 80092d0:	f000 f882 	bl	80093d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092d4:	e00b      	b.n	80092ee <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80092d6:	6878      	ldr	r0, [r7, #4]
 80092d8:	f000 f87e 	bl	80093d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092dc:	e007      	b.n	80092ee <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 f87a 	bl	80093d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2200      	movs	r2, #0
 80092e8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 80092ec:	e056      	b.n	800939c <HAL_UART_IRQHandler+0x2b4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ee:	bf00      	nop
    return;
 80092f0:	e054      	b.n	800939c <HAL_UART_IRQHandler+0x2b4>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80092f2:	69fb      	ldr	r3, [r7, #28]
 80092f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d00d      	beq.n	8009318 <HAL_UART_IRQHandler+0x230>
 80092fc:	697b      	ldr	r3, [r7, #20]
 80092fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009302:	2b00      	cmp	r3, #0
 8009304:	d008      	beq.n	8009318 <HAL_UART_IRQHandler+0x230>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800930e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009310:	6878      	ldr	r0, [r7, #4]
 8009312:	f001 fc87 	bl	800ac24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009316:	e044      	b.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009318:	69fb      	ldr	r3, [r7, #28]
 800931a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800931e:	2b00      	cmp	r3, #0
 8009320:	d012      	beq.n	8009348 <HAL_UART_IRQHandler+0x260>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009322:	69bb      	ldr	r3, [r7, #24]
 8009324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009328:	2b00      	cmp	r3, #0
 800932a:	d104      	bne.n	8009336 <HAL_UART_IRQHandler+0x24e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009332:	2b00      	cmp	r3, #0
 8009334:	d008      	beq.n	8009348 <HAL_UART_IRQHandler+0x260>
  {
    if (huart->TxISR != NULL)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800933a:	2b00      	cmp	r3, #0
 800933c:	d030      	beq.n	80093a0 <HAL_UART_IRQHandler+0x2b8>
    {
      huart->TxISR(huart);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009342:	6878      	ldr	r0, [r7, #4]
 8009344:	4798      	blx	r3
    }
    return;
 8009346:	e02b      	b.n	80093a0 <HAL_UART_IRQHandler+0x2b8>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009348:	69fb      	ldr	r3, [r7, #28]
 800934a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800934e:	2b00      	cmp	r3, #0
 8009350:	d008      	beq.n	8009364 <HAL_UART_IRQHandler+0x27c>
 8009352:	69bb      	ldr	r3, [r7, #24]
 8009354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009358:	2b00      	cmp	r3, #0
 800935a:	d003      	beq.n	8009364 <HAL_UART_IRQHandler+0x27c>
  {
    UART_EndTransmit_IT(huart);
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f001 fc47 	bl	800abf0 <UART_EndTransmit_IT>
    return;
 8009362:	e01e      	b.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800936a:	2b00      	cmp	r3, #0
 800936c:	d008      	beq.n	8009380 <HAL_UART_IRQHandler+0x298>
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009374:	2b00      	cmp	r3, #0
 8009376:	d003      	beq.n	8009380 <HAL_UART_IRQHandler+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8009378:	6878      	ldr	r0, [r7, #4]
 800937a:	f001 fc67 	bl	800ac4c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800937e:	e010      	b.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009380:	69fb      	ldr	r3, [r7, #28]
 8009382:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009386:	2b00      	cmp	r3, #0
 8009388:	d00b      	beq.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
 800938a:	69bb      	ldr	r3, [r7, #24]
 800938c:	2b00      	cmp	r3, #0
 800938e:	da08      	bge.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f001 fc51 	bl	800ac38 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009396:	e004      	b.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
      return;
 8009398:	bf00      	nop
 800939a:	e002      	b.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
    return;
 800939c:	bf00      	nop
 800939e:	e000      	b.n	80093a2 <HAL_UART_IRQHandler+0x2ba>
    return;
 80093a0:	bf00      	nop
  }
}
 80093a2:	3720      	adds	r7, #32
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}
 80093a8:	10000001 	.word	0x10000001
 80093ac:	0800abc5 	.word	0x0800abc5

080093b0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b083      	sub	sp, #12
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80093b8:	bf00      	nop
 80093ba:	370c      	adds	r7, #12
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b083      	sub	sp, #12
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80093cc:	bf00      	nop
 80093ce:	370c      	adds	r7, #12
 80093d0:	46bd      	mov	sp, r7
 80093d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093d6:	4770      	bx	lr

080093d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80093d8:	b480      	push	{r7}
 80093da:	b083      	sub	sp, #12
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80093e0:	bf00      	nop
 80093e2:	370c      	adds	r7, #12
 80093e4:	46bd      	mov	sp, r7
 80093e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ea:	4770      	bx	lr

080093ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093f0:	b08c      	sub	sp, #48	; 0x30
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80093f6:	2300      	movs	r3, #0
 80093f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef ret               = HAL_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009400:	2300      	movs	r3, #0
 8009402:	61fb      	str	r3, [r7, #28]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	689a      	ldr	r2, [r3, #8]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	691b      	ldr	r3, [r3, #16]
 800940c:	431a      	orrs	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	695b      	ldr	r3, [r3, #20]
 8009412:	431a      	orrs	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	69db      	ldr	r3, [r3, #28]
 8009418:	4313      	orrs	r3, r2
 800941a:	62fb      	str	r3, [r7, #44]	; 0x2c
  tmpreg |= (uint32_t)huart->FifoMode;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009420:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009422:	4313      	orrs	r3, r2
 8009424:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	4baa      	ldr	r3, [pc, #680]	; (80096d8 <UART_SetConfig+0x2ec>)
 800942e:	4013      	ands	r3, r2
 8009430:	68fa      	ldr	r2, [r7, #12]
 8009432:	6812      	ldr	r2, [r2, #0]
 8009434:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009436:	430b      	orrs	r3, r1
 8009438:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	68da      	ldr	r2, [r3, #12]
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	430a      	orrs	r2, r1
 800944e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	699b      	ldr	r3, [r3, #24]
 8009454:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	4aa0      	ldr	r2, [pc, #640]	; (80096dc <UART_SetConfig+0x2f0>)
 800945c:	4293      	cmp	r3, r2
 800945e:	d004      	beq.n	800946a <UART_SetConfig+0x7e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	6a1b      	ldr	r3, [r3, #32]
 8009464:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009466:	4313      	orrs	r3, r2
 8009468:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8009474:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	6812      	ldr	r2, [r2, #0]
 800947c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800947e:	430b      	orrs	r3, r1
 8009480:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009488:	f023 010f 	bic.w	r1, r3, #15
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	430a      	orrs	r2, r1
 8009496:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	4a90      	ldr	r2, [pc, #576]	; (80096e0 <UART_SetConfig+0x2f4>)
 800949e:	4293      	cmp	r3, r2
 80094a0:	d126      	bne.n	80094f0 <UART_SetConfig+0x104>
 80094a2:	4b90      	ldr	r3, [pc, #576]	; (80096e4 <UART_SetConfig+0x2f8>)
 80094a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094a8:	f003 0303 	and.w	r3, r3, #3
 80094ac:	2b03      	cmp	r3, #3
 80094ae:	d81b      	bhi.n	80094e8 <UART_SetConfig+0xfc>
 80094b0:	a201      	add	r2, pc, #4	; (adr r2, 80094b8 <UART_SetConfig+0xcc>)
 80094b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b6:	bf00      	nop
 80094b8:	080094c9 	.word	0x080094c9
 80094bc:	080094d9 	.word	0x080094d9
 80094c0:	080094d1 	.word	0x080094d1
 80094c4:	080094e1 	.word	0x080094e1
 80094c8:	2301      	movs	r3, #1
 80094ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094ce:	e116      	b.n	80096fe <UART_SetConfig+0x312>
 80094d0:	2302      	movs	r3, #2
 80094d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094d6:	e112      	b.n	80096fe <UART_SetConfig+0x312>
 80094d8:	2304      	movs	r3, #4
 80094da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094de:	e10e      	b.n	80096fe <UART_SetConfig+0x312>
 80094e0:	2308      	movs	r3, #8
 80094e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094e6:	e10a      	b.n	80096fe <UART_SetConfig+0x312>
 80094e8:	2310      	movs	r3, #16
 80094ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80094ee:	e106      	b.n	80096fe <UART_SetConfig+0x312>
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a7c      	ldr	r2, [pc, #496]	; (80096e8 <UART_SetConfig+0x2fc>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d138      	bne.n	800956c <UART_SetConfig+0x180>
 80094fa:	4b7a      	ldr	r3, [pc, #488]	; (80096e4 <UART_SetConfig+0x2f8>)
 80094fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009500:	f003 030c 	and.w	r3, r3, #12
 8009504:	2b0c      	cmp	r3, #12
 8009506:	d82d      	bhi.n	8009564 <UART_SetConfig+0x178>
 8009508:	a201      	add	r2, pc, #4	; (adr r2, 8009510 <UART_SetConfig+0x124>)
 800950a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800950e:	bf00      	nop
 8009510:	08009545 	.word	0x08009545
 8009514:	08009565 	.word	0x08009565
 8009518:	08009565 	.word	0x08009565
 800951c:	08009565 	.word	0x08009565
 8009520:	08009555 	.word	0x08009555
 8009524:	08009565 	.word	0x08009565
 8009528:	08009565 	.word	0x08009565
 800952c:	08009565 	.word	0x08009565
 8009530:	0800954d 	.word	0x0800954d
 8009534:	08009565 	.word	0x08009565
 8009538:	08009565 	.word	0x08009565
 800953c:	08009565 	.word	0x08009565
 8009540:	0800955d 	.word	0x0800955d
 8009544:	2300      	movs	r3, #0
 8009546:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800954a:	e0d8      	b.n	80096fe <UART_SetConfig+0x312>
 800954c:	2302      	movs	r3, #2
 800954e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009552:	e0d4      	b.n	80096fe <UART_SetConfig+0x312>
 8009554:	2304      	movs	r3, #4
 8009556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800955a:	e0d0      	b.n	80096fe <UART_SetConfig+0x312>
 800955c:	2308      	movs	r3, #8
 800955e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009562:	e0cc      	b.n	80096fe <UART_SetConfig+0x312>
 8009564:	2310      	movs	r3, #16
 8009566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800956a:	e0c8      	b.n	80096fe <UART_SetConfig+0x312>
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	4a5e      	ldr	r2, [pc, #376]	; (80096ec <UART_SetConfig+0x300>)
 8009572:	4293      	cmp	r3, r2
 8009574:	d125      	bne.n	80095c2 <UART_SetConfig+0x1d6>
 8009576:	4b5b      	ldr	r3, [pc, #364]	; (80096e4 <UART_SetConfig+0x2f8>)
 8009578:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800957c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009580:	2b30      	cmp	r3, #48	; 0x30
 8009582:	d016      	beq.n	80095b2 <UART_SetConfig+0x1c6>
 8009584:	2b30      	cmp	r3, #48	; 0x30
 8009586:	d818      	bhi.n	80095ba <UART_SetConfig+0x1ce>
 8009588:	2b20      	cmp	r3, #32
 800958a:	d00a      	beq.n	80095a2 <UART_SetConfig+0x1b6>
 800958c:	2b20      	cmp	r3, #32
 800958e:	d814      	bhi.n	80095ba <UART_SetConfig+0x1ce>
 8009590:	2b00      	cmp	r3, #0
 8009592:	d002      	beq.n	800959a <UART_SetConfig+0x1ae>
 8009594:	2b10      	cmp	r3, #16
 8009596:	d008      	beq.n	80095aa <UART_SetConfig+0x1be>
 8009598:	e00f      	b.n	80095ba <UART_SetConfig+0x1ce>
 800959a:	2300      	movs	r3, #0
 800959c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095a0:	e0ad      	b.n	80096fe <UART_SetConfig+0x312>
 80095a2:	2302      	movs	r3, #2
 80095a4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095a8:	e0a9      	b.n	80096fe <UART_SetConfig+0x312>
 80095aa:	2304      	movs	r3, #4
 80095ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095b0:	e0a5      	b.n	80096fe <UART_SetConfig+0x312>
 80095b2:	2308      	movs	r3, #8
 80095b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095b8:	e0a1      	b.n	80096fe <UART_SetConfig+0x312>
 80095ba:	2310      	movs	r3, #16
 80095bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095c0:	e09d      	b.n	80096fe <UART_SetConfig+0x312>
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	4a4a      	ldr	r2, [pc, #296]	; (80096f0 <UART_SetConfig+0x304>)
 80095c8:	4293      	cmp	r3, r2
 80095ca:	d125      	bne.n	8009618 <UART_SetConfig+0x22c>
 80095cc:	4b45      	ldr	r3, [pc, #276]	; (80096e4 <UART_SetConfig+0x2f8>)
 80095ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80095d2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80095d6:	2bc0      	cmp	r3, #192	; 0xc0
 80095d8:	d016      	beq.n	8009608 <UART_SetConfig+0x21c>
 80095da:	2bc0      	cmp	r3, #192	; 0xc0
 80095dc:	d818      	bhi.n	8009610 <UART_SetConfig+0x224>
 80095de:	2b80      	cmp	r3, #128	; 0x80
 80095e0:	d00a      	beq.n	80095f8 <UART_SetConfig+0x20c>
 80095e2:	2b80      	cmp	r3, #128	; 0x80
 80095e4:	d814      	bhi.n	8009610 <UART_SetConfig+0x224>
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d002      	beq.n	80095f0 <UART_SetConfig+0x204>
 80095ea:	2b40      	cmp	r3, #64	; 0x40
 80095ec:	d008      	beq.n	8009600 <UART_SetConfig+0x214>
 80095ee:	e00f      	b.n	8009610 <UART_SetConfig+0x224>
 80095f0:	2300      	movs	r3, #0
 80095f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095f6:	e082      	b.n	80096fe <UART_SetConfig+0x312>
 80095f8:	2302      	movs	r3, #2
 80095fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80095fe:	e07e      	b.n	80096fe <UART_SetConfig+0x312>
 8009600:	2304      	movs	r3, #4
 8009602:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009606:	e07a      	b.n	80096fe <UART_SetConfig+0x312>
 8009608:	2308      	movs	r3, #8
 800960a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800960e:	e076      	b.n	80096fe <UART_SetConfig+0x312>
 8009610:	2310      	movs	r3, #16
 8009612:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009616:	e072      	b.n	80096fe <UART_SetConfig+0x312>
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a35      	ldr	r2, [pc, #212]	; (80096f4 <UART_SetConfig+0x308>)
 800961e:	4293      	cmp	r3, r2
 8009620:	d12a      	bne.n	8009678 <UART_SetConfig+0x28c>
 8009622:	4b30      	ldr	r3, [pc, #192]	; (80096e4 <UART_SetConfig+0x2f8>)
 8009624:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009628:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800962c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009630:	d01a      	beq.n	8009668 <UART_SetConfig+0x27c>
 8009632:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009636:	d81b      	bhi.n	8009670 <UART_SetConfig+0x284>
 8009638:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800963c:	d00c      	beq.n	8009658 <UART_SetConfig+0x26c>
 800963e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009642:	d815      	bhi.n	8009670 <UART_SetConfig+0x284>
 8009644:	2b00      	cmp	r3, #0
 8009646:	d003      	beq.n	8009650 <UART_SetConfig+0x264>
 8009648:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800964c:	d008      	beq.n	8009660 <UART_SetConfig+0x274>
 800964e:	e00f      	b.n	8009670 <UART_SetConfig+0x284>
 8009650:	2300      	movs	r3, #0
 8009652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009656:	e052      	b.n	80096fe <UART_SetConfig+0x312>
 8009658:	2302      	movs	r3, #2
 800965a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800965e:	e04e      	b.n	80096fe <UART_SetConfig+0x312>
 8009660:	2304      	movs	r3, #4
 8009662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009666:	e04a      	b.n	80096fe <UART_SetConfig+0x312>
 8009668:	2308      	movs	r3, #8
 800966a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800966e:	e046      	b.n	80096fe <UART_SetConfig+0x312>
 8009670:	2310      	movs	r3, #16
 8009672:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009676:	e042      	b.n	80096fe <UART_SetConfig+0x312>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a17      	ldr	r2, [pc, #92]	; (80096dc <UART_SetConfig+0x2f0>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d13a      	bne.n	80096f8 <UART_SetConfig+0x30c>
 8009682:	4b18      	ldr	r3, [pc, #96]	; (80096e4 <UART_SetConfig+0x2f8>)
 8009684:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009688:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800968c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009690:	d01a      	beq.n	80096c8 <UART_SetConfig+0x2dc>
 8009692:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009696:	d81b      	bhi.n	80096d0 <UART_SetConfig+0x2e4>
 8009698:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800969c:	d00c      	beq.n	80096b8 <UART_SetConfig+0x2cc>
 800969e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80096a2:	d815      	bhi.n	80096d0 <UART_SetConfig+0x2e4>
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d003      	beq.n	80096b0 <UART_SetConfig+0x2c4>
 80096a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096ac:	d008      	beq.n	80096c0 <UART_SetConfig+0x2d4>
 80096ae:	e00f      	b.n	80096d0 <UART_SetConfig+0x2e4>
 80096b0:	2300      	movs	r3, #0
 80096b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80096b6:	e022      	b.n	80096fe <UART_SetConfig+0x312>
 80096b8:	2302      	movs	r3, #2
 80096ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80096be:	e01e      	b.n	80096fe <UART_SetConfig+0x312>
 80096c0:	2304      	movs	r3, #4
 80096c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80096c6:	e01a      	b.n	80096fe <UART_SetConfig+0x312>
 80096c8:	2308      	movs	r3, #8
 80096ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80096ce:	e016      	b.n	80096fe <UART_SetConfig+0x312>
 80096d0:	2310      	movs	r3, #16
 80096d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80096d6:	e012      	b.n	80096fe <UART_SetConfig+0x312>
 80096d8:	cfff69f3 	.word	0xcfff69f3
 80096dc:	40008000 	.word	0x40008000
 80096e0:	40013800 	.word	0x40013800
 80096e4:	40021000 	.word	0x40021000
 80096e8:	40004400 	.word	0x40004400
 80096ec:	40004800 	.word	0x40004800
 80096f0:	40004c00 	.word	0x40004c00
 80096f4:	40005000 	.word	0x40005000
 80096f8:	2310      	movs	r3, #16
 80096fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	4a88      	ldr	r2, [pc, #544]	; (8009924 <UART_SetConfig+0x538>)
 8009704:	4293      	cmp	r3, r2
 8009706:	f040 841b 	bne.w	8009f40 <UART_SetConfig+0xb54>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800970a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800970e:	2b08      	cmp	r3, #8
 8009710:	f200 815c 	bhi.w	80099cc <UART_SetConfig+0x5e0>
 8009714:	a201      	add	r2, pc, #4	; (adr r2, 800971c <UART_SetConfig+0x330>)
 8009716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800971a:	bf00      	nop
 800971c:	08009741 	.word	0x08009741
 8009720:	080099cd 	.word	0x080099cd
 8009724:	080097e3 	.word	0x080097e3
 8009728:	080099cd 	.word	0x080099cd
 800972c:	08009881 	.word	0x08009881
 8009730:	080099cd 	.word	0x080099cd
 8009734:	080099cd 	.word	0x080099cd
 8009738:	080099cd 	.word	0x080099cd
 800973c:	0800992d 	.word	0x0800992d
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009740:	f7fc ffa6 	bl	8006690 <HAL_RCC_GetPCLK1Freq>
 8009744:	4602      	mov	r2, r0
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800974a:	2b00      	cmp	r3, #0
 800974c:	d044      	beq.n	80097d8 <UART_SetConfig+0x3ec>
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009752:	2b01      	cmp	r3, #1
 8009754:	d03e      	beq.n	80097d4 <UART_SetConfig+0x3e8>
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800975a:	2b02      	cmp	r3, #2
 800975c:	d038      	beq.n	80097d0 <UART_SetConfig+0x3e4>
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009762:	2b03      	cmp	r3, #3
 8009764:	d032      	beq.n	80097cc <UART_SetConfig+0x3e0>
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800976a:	2b04      	cmp	r3, #4
 800976c:	d02c      	beq.n	80097c8 <UART_SetConfig+0x3dc>
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009772:	2b05      	cmp	r3, #5
 8009774:	d026      	beq.n	80097c4 <UART_SetConfig+0x3d8>
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800977a:	2b06      	cmp	r3, #6
 800977c:	d020      	beq.n	80097c0 <UART_SetConfig+0x3d4>
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009782:	2b07      	cmp	r3, #7
 8009784:	d01a      	beq.n	80097bc <UART_SetConfig+0x3d0>
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978a:	2b08      	cmp	r3, #8
 800978c:	d014      	beq.n	80097b8 <UART_SetConfig+0x3cc>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009792:	2b09      	cmp	r3, #9
 8009794:	d00e      	beq.n	80097b4 <UART_SetConfig+0x3c8>
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800979a:	2b0a      	cmp	r3, #10
 800979c:	d008      	beq.n	80097b0 <UART_SetConfig+0x3c4>
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a2:	2b0b      	cmp	r3, #11
 80097a4:	d102      	bne.n	80097ac <UART_SetConfig+0x3c0>
 80097a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097aa:	e016      	b.n	80097da <UART_SetConfig+0x3ee>
 80097ac:	2301      	movs	r3, #1
 80097ae:	e014      	b.n	80097da <UART_SetConfig+0x3ee>
 80097b0:	2380      	movs	r3, #128	; 0x80
 80097b2:	e012      	b.n	80097da <UART_SetConfig+0x3ee>
 80097b4:	2340      	movs	r3, #64	; 0x40
 80097b6:	e010      	b.n	80097da <UART_SetConfig+0x3ee>
 80097b8:	2320      	movs	r3, #32
 80097ba:	e00e      	b.n	80097da <UART_SetConfig+0x3ee>
 80097bc:	2310      	movs	r3, #16
 80097be:	e00c      	b.n	80097da <UART_SetConfig+0x3ee>
 80097c0:	230c      	movs	r3, #12
 80097c2:	e00a      	b.n	80097da <UART_SetConfig+0x3ee>
 80097c4:	230a      	movs	r3, #10
 80097c6:	e008      	b.n	80097da <UART_SetConfig+0x3ee>
 80097c8:	2308      	movs	r3, #8
 80097ca:	e006      	b.n	80097da <UART_SetConfig+0x3ee>
 80097cc:	2306      	movs	r3, #6
 80097ce:	e004      	b.n	80097da <UART_SetConfig+0x3ee>
 80097d0:	2304      	movs	r3, #4
 80097d2:	e002      	b.n	80097da <UART_SetConfig+0x3ee>
 80097d4:	2302      	movs	r3, #2
 80097d6:	e000      	b.n	80097da <UART_SetConfig+0x3ee>
 80097d8:	2301      	movs	r3, #1
 80097da:	fbb2 f3f3 	udiv	r3, r2, r3
 80097de:	61fb      	str	r3, [r7, #28]
        break;
 80097e0:	e0f8      	b.n	80099d4 <UART_SetConfig+0x5e8>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d044      	beq.n	8009874 <UART_SetConfig+0x488>
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d03e      	beq.n	8009870 <UART_SetConfig+0x484>
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097f6:	2b02      	cmp	r3, #2
 80097f8:	d038      	beq.n	800986c <UART_SetConfig+0x480>
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097fe:	2b03      	cmp	r3, #3
 8009800:	d032      	beq.n	8009868 <UART_SetConfig+0x47c>
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009806:	2b04      	cmp	r3, #4
 8009808:	d02c      	beq.n	8009864 <UART_SetConfig+0x478>
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980e:	2b05      	cmp	r3, #5
 8009810:	d026      	beq.n	8009860 <UART_SetConfig+0x474>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009816:	2b06      	cmp	r3, #6
 8009818:	d020      	beq.n	800985c <UART_SetConfig+0x470>
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800981e:	2b07      	cmp	r3, #7
 8009820:	d01a      	beq.n	8009858 <UART_SetConfig+0x46c>
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009826:	2b08      	cmp	r3, #8
 8009828:	d014      	beq.n	8009854 <UART_SetConfig+0x468>
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800982e:	2b09      	cmp	r3, #9
 8009830:	d00e      	beq.n	8009850 <UART_SetConfig+0x464>
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009836:	2b0a      	cmp	r3, #10
 8009838:	d008      	beq.n	800984c <UART_SetConfig+0x460>
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983e:	2b0b      	cmp	r3, #11
 8009840:	d102      	bne.n	8009848 <UART_SetConfig+0x45c>
 8009842:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009846:	e016      	b.n	8009876 <UART_SetConfig+0x48a>
 8009848:	2301      	movs	r3, #1
 800984a:	e014      	b.n	8009876 <UART_SetConfig+0x48a>
 800984c:	2380      	movs	r3, #128	; 0x80
 800984e:	e012      	b.n	8009876 <UART_SetConfig+0x48a>
 8009850:	2340      	movs	r3, #64	; 0x40
 8009852:	e010      	b.n	8009876 <UART_SetConfig+0x48a>
 8009854:	2320      	movs	r3, #32
 8009856:	e00e      	b.n	8009876 <UART_SetConfig+0x48a>
 8009858:	2310      	movs	r3, #16
 800985a:	e00c      	b.n	8009876 <UART_SetConfig+0x48a>
 800985c:	230c      	movs	r3, #12
 800985e:	e00a      	b.n	8009876 <UART_SetConfig+0x48a>
 8009860:	230a      	movs	r3, #10
 8009862:	e008      	b.n	8009876 <UART_SetConfig+0x48a>
 8009864:	2308      	movs	r3, #8
 8009866:	e006      	b.n	8009876 <UART_SetConfig+0x48a>
 8009868:	2306      	movs	r3, #6
 800986a:	e004      	b.n	8009876 <UART_SetConfig+0x48a>
 800986c:	2304      	movs	r3, #4
 800986e:	e002      	b.n	8009876 <UART_SetConfig+0x48a>
 8009870:	2302      	movs	r3, #2
 8009872:	e000      	b.n	8009876 <UART_SetConfig+0x48a>
 8009874:	2301      	movs	r3, #1
 8009876:	4a2c      	ldr	r2, [pc, #176]	; (8009928 <UART_SetConfig+0x53c>)
 8009878:	fbb2 f3f3 	udiv	r3, r2, r3
 800987c:	61fb      	str	r3, [r7, #28]
        break;
 800987e:	e0a9      	b.n	80099d4 <UART_SetConfig+0x5e8>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009880:	f7fc fe98 	bl	80065b4 <HAL_RCC_GetSysClockFreq>
 8009884:	4602      	mov	r2, r0
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800988a:	2b00      	cmp	r3, #0
 800988c:	d044      	beq.n	8009918 <UART_SetConfig+0x52c>
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009892:	2b01      	cmp	r3, #1
 8009894:	d03e      	beq.n	8009914 <UART_SetConfig+0x528>
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800989a:	2b02      	cmp	r3, #2
 800989c:	d038      	beq.n	8009910 <UART_SetConfig+0x524>
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a2:	2b03      	cmp	r3, #3
 80098a4:	d032      	beq.n	800990c <UART_SetConfig+0x520>
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098aa:	2b04      	cmp	r3, #4
 80098ac:	d02c      	beq.n	8009908 <UART_SetConfig+0x51c>
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b2:	2b05      	cmp	r3, #5
 80098b4:	d026      	beq.n	8009904 <UART_SetConfig+0x518>
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ba:	2b06      	cmp	r3, #6
 80098bc:	d020      	beq.n	8009900 <UART_SetConfig+0x514>
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c2:	2b07      	cmp	r3, #7
 80098c4:	d01a      	beq.n	80098fc <UART_SetConfig+0x510>
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ca:	2b08      	cmp	r3, #8
 80098cc:	d014      	beq.n	80098f8 <UART_SetConfig+0x50c>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098d2:	2b09      	cmp	r3, #9
 80098d4:	d00e      	beq.n	80098f4 <UART_SetConfig+0x508>
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098da:	2b0a      	cmp	r3, #10
 80098dc:	d008      	beq.n	80098f0 <UART_SetConfig+0x504>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098e2:	2b0b      	cmp	r3, #11
 80098e4:	d102      	bne.n	80098ec <UART_SetConfig+0x500>
 80098e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80098ea:	e016      	b.n	800991a <UART_SetConfig+0x52e>
 80098ec:	2301      	movs	r3, #1
 80098ee:	e014      	b.n	800991a <UART_SetConfig+0x52e>
 80098f0:	2380      	movs	r3, #128	; 0x80
 80098f2:	e012      	b.n	800991a <UART_SetConfig+0x52e>
 80098f4:	2340      	movs	r3, #64	; 0x40
 80098f6:	e010      	b.n	800991a <UART_SetConfig+0x52e>
 80098f8:	2320      	movs	r3, #32
 80098fa:	e00e      	b.n	800991a <UART_SetConfig+0x52e>
 80098fc:	2310      	movs	r3, #16
 80098fe:	e00c      	b.n	800991a <UART_SetConfig+0x52e>
 8009900:	230c      	movs	r3, #12
 8009902:	e00a      	b.n	800991a <UART_SetConfig+0x52e>
 8009904:	230a      	movs	r3, #10
 8009906:	e008      	b.n	800991a <UART_SetConfig+0x52e>
 8009908:	2308      	movs	r3, #8
 800990a:	e006      	b.n	800991a <UART_SetConfig+0x52e>
 800990c:	2306      	movs	r3, #6
 800990e:	e004      	b.n	800991a <UART_SetConfig+0x52e>
 8009910:	2304      	movs	r3, #4
 8009912:	e002      	b.n	800991a <UART_SetConfig+0x52e>
 8009914:	2302      	movs	r3, #2
 8009916:	e000      	b.n	800991a <UART_SetConfig+0x52e>
 8009918:	2301      	movs	r3, #1
 800991a:	fbb2 f3f3 	udiv	r3, r2, r3
 800991e:	61fb      	str	r3, [r7, #28]
        break;
 8009920:	e058      	b.n	80099d4 <UART_SetConfig+0x5e8>
 8009922:	bf00      	nop
 8009924:	40008000 	.word	0x40008000
 8009928:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009930:	2b00      	cmp	r3, #0
 8009932:	d044      	beq.n	80099be <UART_SetConfig+0x5d2>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009938:	2b01      	cmp	r3, #1
 800993a:	d03e      	beq.n	80099ba <UART_SetConfig+0x5ce>
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009940:	2b02      	cmp	r3, #2
 8009942:	d038      	beq.n	80099b6 <UART_SetConfig+0x5ca>
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009948:	2b03      	cmp	r3, #3
 800994a:	d032      	beq.n	80099b2 <UART_SetConfig+0x5c6>
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009950:	2b04      	cmp	r3, #4
 8009952:	d02c      	beq.n	80099ae <UART_SetConfig+0x5c2>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009958:	2b05      	cmp	r3, #5
 800995a:	d026      	beq.n	80099aa <UART_SetConfig+0x5be>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009960:	2b06      	cmp	r3, #6
 8009962:	d020      	beq.n	80099a6 <UART_SetConfig+0x5ba>
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009968:	2b07      	cmp	r3, #7
 800996a:	d01a      	beq.n	80099a2 <UART_SetConfig+0x5b6>
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009970:	2b08      	cmp	r3, #8
 8009972:	d014      	beq.n	800999e <UART_SetConfig+0x5b2>
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009978:	2b09      	cmp	r3, #9
 800997a:	d00e      	beq.n	800999a <UART_SetConfig+0x5ae>
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009980:	2b0a      	cmp	r3, #10
 8009982:	d008      	beq.n	8009996 <UART_SetConfig+0x5aa>
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009988:	2b0b      	cmp	r3, #11
 800998a:	d102      	bne.n	8009992 <UART_SetConfig+0x5a6>
 800998c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009990:	e016      	b.n	80099c0 <UART_SetConfig+0x5d4>
 8009992:	2301      	movs	r3, #1
 8009994:	e014      	b.n	80099c0 <UART_SetConfig+0x5d4>
 8009996:	2380      	movs	r3, #128	; 0x80
 8009998:	e012      	b.n	80099c0 <UART_SetConfig+0x5d4>
 800999a:	2340      	movs	r3, #64	; 0x40
 800999c:	e010      	b.n	80099c0 <UART_SetConfig+0x5d4>
 800999e:	2320      	movs	r3, #32
 80099a0:	e00e      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099a2:	2310      	movs	r3, #16
 80099a4:	e00c      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099a6:	230c      	movs	r3, #12
 80099a8:	e00a      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099aa:	230a      	movs	r3, #10
 80099ac:	e008      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099ae:	2308      	movs	r3, #8
 80099b0:	e006      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099b2:	2306      	movs	r3, #6
 80099b4:	e004      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099b6:	2304      	movs	r3, #4
 80099b8:	e002      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099ba:	2302      	movs	r3, #2
 80099bc:	e000      	b.n	80099c0 <UART_SetConfig+0x5d4>
 80099be:	2301      	movs	r3, #1
 80099c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80099c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80099c8:	61fb      	str	r3, [r7, #28]
        break;
 80099ca:	e003      	b.n	80099d4 <UART_SetConfig+0x5e8>
      default:
        ret = HAL_ERROR;
 80099cc:	2301      	movs	r3, #1
 80099ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        break;
 80099d2:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80099d4:	69fb      	ldr	r3, [r7, #28]
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	f000 86ad 	beq.w	800a736 <UART_SetConfig+0x134a>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	685a      	ldr	r2, [r3, #4]
 80099e0:	4613      	mov	r3, r2
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	4413      	add	r3, r2
 80099e6:	69fa      	ldr	r2, [r7, #28]
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d305      	bcc.n	80099f8 <UART_SetConfig+0x60c>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	685b      	ldr	r3, [r3, #4]
 80099f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80099f2:	69fa      	ldr	r2, [r7, #28]
 80099f4:	429a      	cmp	r2, r3
 80099f6:	d904      	bls.n	8009a02 <UART_SetConfig+0x616>
      {
        ret = HAL_ERROR;
 80099f8:	2301      	movs	r3, #1
 80099fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80099fe:	f000 be9a 	b.w	800a736 <UART_SetConfig+0x134a>
      }
      else
      {
        switch (clocksource)
 8009a02:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009a06:	2b08      	cmp	r3, #8
 8009a08:	f200 8282 	bhi.w	8009f10 <UART_SetConfig+0xb24>
 8009a0c:	a201      	add	r2, pc, #4	; (adr r2, 8009a14 <UART_SetConfig+0x628>)
 8009a0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a12:	bf00      	nop
 8009a14:	08009a39 	.word	0x08009a39
 8009a18:	08009f11 	.word	0x08009f11
 8009a1c:	08009b73 	.word	0x08009b73
 8009a20:	08009f11 	.word	0x08009f11
 8009a24:	08009ca5 	.word	0x08009ca5
 8009a28:	08009f11 	.word	0x08009f11
 8009a2c:	08009f11 	.word	0x08009f11
 8009a30:	08009f11 	.word	0x08009f11
 8009a34:	08009ddf 	.word	0x08009ddf
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 8009a38:	f7fc fe2a 	bl	8006690 <HAL_RCC_GetPCLK1Freq>
 8009a3c:	61b8      	str	r0, [r7, #24]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a3e:	69bb      	ldr	r3, [r7, #24]
 8009a40:	4618      	mov	r0, r3
 8009a42:	f04f 0100 	mov.w	r1, #0
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d067      	beq.n	8009b1e <UART_SetConfig+0x732>
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a52:	2b01      	cmp	r3, #1
 8009a54:	d05e      	beq.n	8009b14 <UART_SetConfig+0x728>
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5a:	2b02      	cmp	r3, #2
 8009a5c:	d055      	beq.n	8009b0a <UART_SetConfig+0x71e>
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a62:	2b03      	cmp	r3, #3
 8009a64:	d04c      	beq.n	8009b00 <UART_SetConfig+0x714>
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6a:	2b04      	cmp	r3, #4
 8009a6c:	d043      	beq.n	8009af6 <UART_SetConfig+0x70a>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a72:	2b05      	cmp	r3, #5
 8009a74:	d03a      	beq.n	8009aec <UART_SetConfig+0x700>
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7a:	2b06      	cmp	r3, #6
 8009a7c:	d031      	beq.n	8009ae2 <UART_SetConfig+0x6f6>
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a82:	2b07      	cmp	r3, #7
 8009a84:	d028      	beq.n	8009ad8 <UART_SetConfig+0x6ec>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8a:	2b08      	cmp	r3, #8
 8009a8c:	d01f      	beq.n	8009ace <UART_SetConfig+0x6e2>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a92:	2b09      	cmp	r3, #9
 8009a94:	d016      	beq.n	8009ac4 <UART_SetConfig+0x6d8>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a9a:	2b0a      	cmp	r3, #10
 8009a9c:	d00d      	beq.n	8009aba <UART_SetConfig+0x6ce>
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa2:	2b0b      	cmp	r3, #11
 8009aa4:	d104      	bne.n	8009ab0 <UART_SetConfig+0x6c4>
 8009aa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009aaa:	f04f 0300 	mov.w	r3, #0
 8009aae:	e03a      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009ab0:	f04f 0201 	mov.w	r2, #1
 8009ab4:	f04f 0300 	mov.w	r3, #0
 8009ab8:	e035      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009aba:	f04f 0280 	mov.w	r2, #128	; 0x80
 8009abe:	f04f 0300 	mov.w	r3, #0
 8009ac2:	e030      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009ac4:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009ac8:	f04f 0300 	mov.w	r3, #0
 8009acc:	e02b      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009ace:	f04f 0220 	mov.w	r2, #32
 8009ad2:	f04f 0300 	mov.w	r3, #0
 8009ad6:	e026      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009ad8:	f04f 0210 	mov.w	r2, #16
 8009adc:	f04f 0300 	mov.w	r3, #0
 8009ae0:	e021      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009ae2:	f04f 020c 	mov.w	r2, #12
 8009ae6:	f04f 0300 	mov.w	r3, #0
 8009aea:	e01c      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009aec:	f04f 020a 	mov.w	r2, #10
 8009af0:	f04f 0300 	mov.w	r3, #0
 8009af4:	e017      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009af6:	f04f 0208 	mov.w	r2, #8
 8009afa:	f04f 0300 	mov.w	r3, #0
 8009afe:	e012      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009b00:	f04f 0206 	mov.w	r2, #6
 8009b04:	f04f 0300 	mov.w	r3, #0
 8009b08:	e00d      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009b0a:	f04f 0204 	mov.w	r2, #4
 8009b0e:	f04f 0300 	mov.w	r3, #0
 8009b12:	e008      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009b14:	f04f 0202 	mov.w	r2, #2
 8009b18:	f04f 0300 	mov.w	r3, #0
 8009b1c:	e003      	b.n	8009b26 <UART_SetConfig+0x73a>
 8009b1e:	f04f 0201 	mov.w	r2, #1
 8009b22:	f04f 0300 	mov.w	r3, #0
 8009b26:	f7f7 f899 	bl	8000c5c <__aeabi_uldivmod>
 8009b2a:	4602      	mov	r2, r0
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	4610      	mov	r0, r2
 8009b30:	4619      	mov	r1, r3
 8009b32:	f04f 0200 	mov.w	r2, #0
 8009b36:	f04f 0300 	mov.w	r3, #0
 8009b3a:	020b      	lsls	r3, r1, #8
 8009b3c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009b40:	0202      	lsls	r2, r0, #8
 8009b42:	68f9      	ldr	r1, [r7, #12]
 8009b44:	6849      	ldr	r1, [r1, #4]
 8009b46:	0849      	lsrs	r1, r1, #1
 8009b48:	4608      	mov	r0, r1
 8009b4a:	f04f 0100 	mov.w	r1, #0
 8009b4e:	1814      	adds	r4, r2, r0
 8009b50:	603c      	str	r4, [r7, #0]
 8009b52:	414b      	adcs	r3, r1
 8009b54:	607b      	str	r3, [r7, #4]
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	f04f 0300 	mov.w	r3, #0
 8009b60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b64:	f7f7 f87a 	bl	8000c5c <__aeabi_uldivmod>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	460b      	mov	r3, r1
 8009b6c:	4613      	mov	r3, r2
 8009b6e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009b70:	e1d2      	b.n	8009f18 <UART_SetConfig+0xb2c>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d067      	beq.n	8009c4a <UART_SetConfig+0x85e>
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	d05e      	beq.n	8009c40 <UART_SetConfig+0x854>
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b86:	2b02      	cmp	r3, #2
 8009b88:	d055      	beq.n	8009c36 <UART_SetConfig+0x84a>
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b8e:	2b03      	cmp	r3, #3
 8009b90:	d04c      	beq.n	8009c2c <UART_SetConfig+0x840>
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b96:	2b04      	cmp	r3, #4
 8009b98:	d043      	beq.n	8009c22 <UART_SetConfig+0x836>
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b9e:	2b05      	cmp	r3, #5
 8009ba0:	d03a      	beq.n	8009c18 <UART_SetConfig+0x82c>
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ba6:	2b06      	cmp	r3, #6
 8009ba8:	d031      	beq.n	8009c0e <UART_SetConfig+0x822>
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bae:	2b07      	cmp	r3, #7
 8009bb0:	d028      	beq.n	8009c04 <UART_SetConfig+0x818>
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb6:	2b08      	cmp	r3, #8
 8009bb8:	d01f      	beq.n	8009bfa <UART_SetConfig+0x80e>
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bbe:	2b09      	cmp	r3, #9
 8009bc0:	d016      	beq.n	8009bf0 <UART_SetConfig+0x804>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bc6:	2b0a      	cmp	r3, #10
 8009bc8:	d00d      	beq.n	8009be6 <UART_SetConfig+0x7fa>
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bce:	2b0b      	cmp	r3, #11
 8009bd0:	d104      	bne.n	8009bdc <UART_SetConfig+0x7f0>
 8009bd2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009bd6:	f04f 0300 	mov.w	r3, #0
 8009bda:	e03a      	b.n	8009c52 <UART_SetConfig+0x866>
 8009bdc:	f04f 0201 	mov.w	r2, #1
 8009be0:	f04f 0300 	mov.w	r3, #0
 8009be4:	e035      	b.n	8009c52 <UART_SetConfig+0x866>
 8009be6:	f04f 0280 	mov.w	r2, #128	; 0x80
 8009bea:	f04f 0300 	mov.w	r3, #0
 8009bee:	e030      	b.n	8009c52 <UART_SetConfig+0x866>
 8009bf0:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009bf4:	f04f 0300 	mov.w	r3, #0
 8009bf8:	e02b      	b.n	8009c52 <UART_SetConfig+0x866>
 8009bfa:	f04f 0220 	mov.w	r2, #32
 8009bfe:	f04f 0300 	mov.w	r3, #0
 8009c02:	e026      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c04:	f04f 0210 	mov.w	r2, #16
 8009c08:	f04f 0300 	mov.w	r3, #0
 8009c0c:	e021      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c0e:	f04f 020c 	mov.w	r2, #12
 8009c12:	f04f 0300 	mov.w	r3, #0
 8009c16:	e01c      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c18:	f04f 020a 	mov.w	r2, #10
 8009c1c:	f04f 0300 	mov.w	r3, #0
 8009c20:	e017      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c22:	f04f 0208 	mov.w	r2, #8
 8009c26:	f04f 0300 	mov.w	r3, #0
 8009c2a:	e012      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c2c:	f04f 0206 	mov.w	r2, #6
 8009c30:	f04f 0300 	mov.w	r3, #0
 8009c34:	e00d      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c36:	f04f 0204 	mov.w	r2, #4
 8009c3a:	f04f 0300 	mov.w	r3, #0
 8009c3e:	e008      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c40:	f04f 0202 	mov.w	r2, #2
 8009c44:	f04f 0300 	mov.w	r3, #0
 8009c48:	e003      	b.n	8009c52 <UART_SetConfig+0x866>
 8009c4a:	f04f 0201 	mov.w	r2, #1
 8009c4e:	f04f 0300 	mov.w	r3, #0
 8009c52:	48ba      	ldr	r0, [pc, #744]	; (8009f3c <UART_SetConfig+0xb50>)
 8009c54:	f04f 0100 	mov.w	r1, #0
 8009c58:	f7f7 f800 	bl	8000c5c <__aeabi_uldivmod>
 8009c5c:	4602      	mov	r2, r0
 8009c5e:	460b      	mov	r3, r1
 8009c60:	4610      	mov	r0, r2
 8009c62:	4619      	mov	r1, r3
 8009c64:	f04f 0200 	mov.w	r2, #0
 8009c68:	f04f 0300 	mov.w	r3, #0
 8009c6c:	020b      	lsls	r3, r1, #8
 8009c6e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009c72:	0202      	lsls	r2, r0, #8
 8009c74:	68f9      	ldr	r1, [r7, #12]
 8009c76:	6849      	ldr	r1, [r1, #4]
 8009c78:	0849      	lsrs	r1, r1, #1
 8009c7a:	4608      	mov	r0, r1
 8009c7c:	f04f 0100 	mov.w	r1, #0
 8009c80:	eb12 0a00 	adds.w	sl, r2, r0
 8009c84:	eb43 0b01 	adc.w	fp, r3, r1
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	461a      	mov	r2, r3
 8009c8e:	f04f 0300 	mov.w	r3, #0
 8009c92:	4650      	mov	r0, sl
 8009c94:	4659      	mov	r1, fp
 8009c96:	f7f6 ffe1 	bl	8000c5c <__aeabi_uldivmod>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	4613      	mov	r3, r2
 8009ca0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009ca2:	e139      	b.n	8009f18 <UART_SetConfig+0xb2c>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 8009ca4:	f7fc fc86 	bl	80065b4 <HAL_RCC_GetSysClockFreq>
 8009ca8:	61b8      	str	r0, [r7, #24]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009caa:	69bb      	ldr	r3, [r7, #24]
 8009cac:	4618      	mov	r0, r3
 8009cae:	f04f 0100 	mov.w	r1, #0
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d067      	beq.n	8009d8a <UART_SetConfig+0x99e>
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d05e      	beq.n	8009d80 <UART_SetConfig+0x994>
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc6:	2b02      	cmp	r3, #2
 8009cc8:	d055      	beq.n	8009d76 <UART_SetConfig+0x98a>
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cce:	2b03      	cmp	r3, #3
 8009cd0:	d04c      	beq.n	8009d6c <UART_SetConfig+0x980>
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd6:	2b04      	cmp	r3, #4
 8009cd8:	d043      	beq.n	8009d62 <UART_SetConfig+0x976>
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cde:	2b05      	cmp	r3, #5
 8009ce0:	d03a      	beq.n	8009d58 <UART_SetConfig+0x96c>
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ce6:	2b06      	cmp	r3, #6
 8009ce8:	d031      	beq.n	8009d4e <UART_SetConfig+0x962>
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cee:	2b07      	cmp	r3, #7
 8009cf0:	d028      	beq.n	8009d44 <UART_SetConfig+0x958>
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf6:	2b08      	cmp	r3, #8
 8009cf8:	d01f      	beq.n	8009d3a <UART_SetConfig+0x94e>
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cfe:	2b09      	cmp	r3, #9
 8009d00:	d016      	beq.n	8009d30 <UART_SetConfig+0x944>
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d06:	2b0a      	cmp	r3, #10
 8009d08:	d00d      	beq.n	8009d26 <UART_SetConfig+0x93a>
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d0e:	2b0b      	cmp	r3, #11
 8009d10:	d104      	bne.n	8009d1c <UART_SetConfig+0x930>
 8009d12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009d16:	f04f 0300 	mov.w	r3, #0
 8009d1a:	e03a      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d1c:	f04f 0201 	mov.w	r2, #1
 8009d20:	f04f 0300 	mov.w	r3, #0
 8009d24:	e035      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d26:	f04f 0280 	mov.w	r2, #128	; 0x80
 8009d2a:	f04f 0300 	mov.w	r3, #0
 8009d2e:	e030      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d30:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009d34:	f04f 0300 	mov.w	r3, #0
 8009d38:	e02b      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d3a:	f04f 0220 	mov.w	r2, #32
 8009d3e:	f04f 0300 	mov.w	r3, #0
 8009d42:	e026      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d44:	f04f 0210 	mov.w	r2, #16
 8009d48:	f04f 0300 	mov.w	r3, #0
 8009d4c:	e021      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d4e:	f04f 020c 	mov.w	r2, #12
 8009d52:	f04f 0300 	mov.w	r3, #0
 8009d56:	e01c      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d58:	f04f 020a 	mov.w	r2, #10
 8009d5c:	f04f 0300 	mov.w	r3, #0
 8009d60:	e017      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d62:	f04f 0208 	mov.w	r2, #8
 8009d66:	f04f 0300 	mov.w	r3, #0
 8009d6a:	e012      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d6c:	f04f 0206 	mov.w	r2, #6
 8009d70:	f04f 0300 	mov.w	r3, #0
 8009d74:	e00d      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d76:	f04f 0204 	mov.w	r2, #4
 8009d7a:	f04f 0300 	mov.w	r3, #0
 8009d7e:	e008      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d80:	f04f 0202 	mov.w	r2, #2
 8009d84:	f04f 0300 	mov.w	r3, #0
 8009d88:	e003      	b.n	8009d92 <UART_SetConfig+0x9a6>
 8009d8a:	f04f 0201 	mov.w	r2, #1
 8009d8e:	f04f 0300 	mov.w	r3, #0
 8009d92:	f7f6 ff63 	bl	8000c5c <__aeabi_uldivmod>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4610      	mov	r0, r2
 8009d9c:	4619      	mov	r1, r3
 8009d9e:	f04f 0200 	mov.w	r2, #0
 8009da2:	f04f 0300 	mov.w	r3, #0
 8009da6:	020b      	lsls	r3, r1, #8
 8009da8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009dac:	0202      	lsls	r2, r0, #8
 8009dae:	68f9      	ldr	r1, [r7, #12]
 8009db0:	6849      	ldr	r1, [r1, #4]
 8009db2:	0849      	lsrs	r1, r1, #1
 8009db4:	4608      	mov	r0, r1
 8009db6:	f04f 0100 	mov.w	r1, #0
 8009dba:	eb12 0800 	adds.w	r8, r2, r0
 8009dbe:	eb43 0901 	adc.w	r9, r3, r1
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	685b      	ldr	r3, [r3, #4]
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	f04f 0300 	mov.w	r3, #0
 8009dcc:	4640      	mov	r0, r8
 8009dce:	4649      	mov	r1, r9
 8009dd0:	f7f6 ff44 	bl	8000c5c <__aeabi_uldivmod>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4613      	mov	r3, r2
 8009dda:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009ddc:	e09c      	b.n	8009f18 <UART_SetConfig+0xb2c>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d067      	beq.n	8009eb6 <UART_SetConfig+0xaca>
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d05e      	beq.n	8009eac <UART_SetConfig+0xac0>
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df2:	2b02      	cmp	r3, #2
 8009df4:	d055      	beq.n	8009ea2 <UART_SetConfig+0xab6>
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dfa:	2b03      	cmp	r3, #3
 8009dfc:	d04c      	beq.n	8009e98 <UART_SetConfig+0xaac>
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e02:	2b04      	cmp	r3, #4
 8009e04:	d043      	beq.n	8009e8e <UART_SetConfig+0xaa2>
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e0a:	2b05      	cmp	r3, #5
 8009e0c:	d03a      	beq.n	8009e84 <UART_SetConfig+0xa98>
 8009e0e:	68fb      	ldr	r3, [r7, #12]
 8009e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e12:	2b06      	cmp	r3, #6
 8009e14:	d031      	beq.n	8009e7a <UART_SetConfig+0xa8e>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e1a:	2b07      	cmp	r3, #7
 8009e1c:	d028      	beq.n	8009e70 <UART_SetConfig+0xa84>
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e22:	2b08      	cmp	r3, #8
 8009e24:	d01f      	beq.n	8009e66 <UART_SetConfig+0xa7a>
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e2a:	2b09      	cmp	r3, #9
 8009e2c:	d016      	beq.n	8009e5c <UART_SetConfig+0xa70>
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e32:	2b0a      	cmp	r3, #10
 8009e34:	d00d      	beq.n	8009e52 <UART_SetConfig+0xa66>
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e3a:	2b0b      	cmp	r3, #11
 8009e3c:	d104      	bne.n	8009e48 <UART_SetConfig+0xa5c>
 8009e3e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e42:	f04f 0300 	mov.w	r3, #0
 8009e46:	e03a      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e48:	f04f 0201 	mov.w	r2, #1
 8009e4c:	f04f 0300 	mov.w	r3, #0
 8009e50:	e035      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e52:	f04f 0280 	mov.w	r2, #128	; 0x80
 8009e56:	f04f 0300 	mov.w	r3, #0
 8009e5a:	e030      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e5c:	f04f 0240 	mov.w	r2, #64	; 0x40
 8009e60:	f04f 0300 	mov.w	r3, #0
 8009e64:	e02b      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e66:	f04f 0220 	mov.w	r2, #32
 8009e6a:	f04f 0300 	mov.w	r3, #0
 8009e6e:	e026      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e70:	f04f 0210 	mov.w	r2, #16
 8009e74:	f04f 0300 	mov.w	r3, #0
 8009e78:	e021      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e7a:	f04f 020c 	mov.w	r2, #12
 8009e7e:	f04f 0300 	mov.w	r3, #0
 8009e82:	e01c      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e84:	f04f 020a 	mov.w	r2, #10
 8009e88:	f04f 0300 	mov.w	r3, #0
 8009e8c:	e017      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e8e:	f04f 0208 	mov.w	r2, #8
 8009e92:	f04f 0300 	mov.w	r3, #0
 8009e96:	e012      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009e98:	f04f 0206 	mov.w	r2, #6
 8009e9c:	f04f 0300 	mov.w	r3, #0
 8009ea0:	e00d      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009ea2:	f04f 0204 	mov.w	r2, #4
 8009ea6:	f04f 0300 	mov.w	r3, #0
 8009eaa:	e008      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009eac:	f04f 0202 	mov.w	r2, #2
 8009eb0:	f04f 0300 	mov.w	r3, #0
 8009eb4:	e003      	b.n	8009ebe <UART_SetConfig+0xad2>
 8009eb6:	f04f 0201 	mov.w	r2, #1
 8009eba:	f04f 0300 	mov.w	r3, #0
 8009ebe:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8009ec2:	f04f 0100 	mov.w	r1, #0
 8009ec6:	f7f6 fec9 	bl	8000c5c <__aeabi_uldivmod>
 8009eca:	4602      	mov	r2, r0
 8009ecc:	460b      	mov	r3, r1
 8009ece:	4610      	mov	r0, r2
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	f04f 0200 	mov.w	r2, #0
 8009ed6:	f04f 0300 	mov.w	r3, #0
 8009eda:	020b      	lsls	r3, r1, #8
 8009edc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009ee0:	0202      	lsls	r2, r0, #8
 8009ee2:	68f9      	ldr	r1, [r7, #12]
 8009ee4:	6849      	ldr	r1, [r1, #4]
 8009ee6:	0849      	lsrs	r1, r1, #1
 8009ee8:	4608      	mov	r0, r1
 8009eea:	f04f 0100 	mov.w	r1, #0
 8009eee:	1814      	adds	r4, r2, r0
 8009ef0:	eb43 0501 	adc.w	r5, r3, r1
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	685b      	ldr	r3, [r3, #4]
 8009ef8:	461a      	mov	r2, r3
 8009efa:	f04f 0300 	mov.w	r3, #0
 8009efe:	4620      	mov	r0, r4
 8009f00:	4629      	mov	r1, r5
 8009f02:	f7f6 feab 	bl	8000c5c <__aeabi_uldivmod>
 8009f06:	4602      	mov	r2, r0
 8009f08:	460b      	mov	r3, r1
 8009f0a:	4613      	mov	r3, r2
 8009f0c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8009f0e:	e003      	b.n	8009f18 <UART_SetConfig+0xb2c>
          default:
            ret = HAL_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            break;
 8009f16:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009f1e:	d309      	bcc.n	8009f34 <UART_SetConfig+0xb48>
 8009f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009f26:	d205      	bcs.n	8009f34 <UART_SetConfig+0xb48>
        {
          huart->Instance->BRR = usartdiv;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f2e:	60da      	str	r2, [r3, #12]
 8009f30:	f000 bc01 	b.w	800a736 <UART_SetConfig+0x134a>
        }
        else
        {
          ret = HAL_ERROR;
 8009f34:	2301      	movs	r3, #1
 8009f36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f3a:	e3fc      	b.n	800a736 <UART_SetConfig+0x134a>
 8009f3c:	00f42400 	.word	0x00f42400
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	69db      	ldr	r3, [r3, #28]
 8009f44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009f48:	f040 8203 	bne.w	800a352 <UART_SetConfig+0xf66>
  {
    switch (clocksource)
 8009f4c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009f50:	2b08      	cmp	r3, #8
 8009f52:	f200 81dc 	bhi.w	800a30e <UART_SetConfig+0xf22>
 8009f56:	a201      	add	r2, pc, #4	; (adr r2, 8009f5c <UART_SetConfig+0xb70>)
 8009f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f5c:	08009f81 	.word	0x08009f81
 8009f60:	0800a039 	.word	0x0800a039
 8009f64:	0800a0f1 	.word	0x0800a0f1
 8009f68:	0800a30f 	.word	0x0800a30f
 8009f6c:	0800a1a3 	.word	0x0800a1a3
 8009f70:	0800a30f 	.word	0x0800a30f
 8009f74:	0800a30f 	.word	0x0800a30f
 8009f78:	0800a30f 	.word	0x0800a30f
 8009f7c:	0800a25b 	.word	0x0800a25b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f80:	f7fc fb86 	bl	8006690 <HAL_RCC_GetPCLK1Freq>
 8009f84:	61b8      	str	r0, [r7, #24]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d044      	beq.n	800a018 <UART_SetConfig+0xc2c>
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f92:	2b01      	cmp	r3, #1
 8009f94:	d03e      	beq.n	800a014 <UART_SetConfig+0xc28>
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f9a:	2b02      	cmp	r3, #2
 8009f9c:	d038      	beq.n	800a010 <UART_SetConfig+0xc24>
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa2:	2b03      	cmp	r3, #3
 8009fa4:	d032      	beq.n	800a00c <UART_SetConfig+0xc20>
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009faa:	2b04      	cmp	r3, #4
 8009fac:	d02c      	beq.n	800a008 <UART_SetConfig+0xc1c>
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb2:	2b05      	cmp	r3, #5
 8009fb4:	d026      	beq.n	800a004 <UART_SetConfig+0xc18>
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fba:	2b06      	cmp	r3, #6
 8009fbc:	d020      	beq.n	800a000 <UART_SetConfig+0xc14>
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc2:	2b07      	cmp	r3, #7
 8009fc4:	d01a      	beq.n	8009ffc <UART_SetConfig+0xc10>
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fca:	2b08      	cmp	r3, #8
 8009fcc:	d014      	beq.n	8009ff8 <UART_SetConfig+0xc0c>
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd2:	2b09      	cmp	r3, #9
 8009fd4:	d00e      	beq.n	8009ff4 <UART_SetConfig+0xc08>
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fda:	2b0a      	cmp	r3, #10
 8009fdc:	d008      	beq.n	8009ff0 <UART_SetConfig+0xc04>
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fe2:	2b0b      	cmp	r3, #11
 8009fe4:	d102      	bne.n	8009fec <UART_SetConfig+0xc00>
 8009fe6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009fea:	e016      	b.n	800a01a <UART_SetConfig+0xc2e>
 8009fec:	2301      	movs	r3, #1
 8009fee:	e014      	b.n	800a01a <UART_SetConfig+0xc2e>
 8009ff0:	2380      	movs	r3, #128	; 0x80
 8009ff2:	e012      	b.n	800a01a <UART_SetConfig+0xc2e>
 8009ff4:	2340      	movs	r3, #64	; 0x40
 8009ff6:	e010      	b.n	800a01a <UART_SetConfig+0xc2e>
 8009ff8:	2320      	movs	r3, #32
 8009ffa:	e00e      	b.n	800a01a <UART_SetConfig+0xc2e>
 8009ffc:	2310      	movs	r3, #16
 8009ffe:	e00c      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a000:	230c      	movs	r3, #12
 800a002:	e00a      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a004:	230a      	movs	r3, #10
 800a006:	e008      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a008:	2308      	movs	r3, #8
 800a00a:	e006      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a00c:	2306      	movs	r3, #6
 800a00e:	e004      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a010:	2304      	movs	r3, #4
 800a012:	e002      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a014:	2302      	movs	r3, #2
 800a016:	e000      	b.n	800a01a <UART_SetConfig+0xc2e>
 800a018:	2301      	movs	r3, #1
 800a01a:	69ba      	ldr	r2, [r7, #24]
 800a01c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a020:	005a      	lsls	r2, r3, #1
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	085b      	lsrs	r3, r3, #1
 800a028:	441a      	add	r2, r3
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a032:	b29b      	uxth	r3, r3
 800a034:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a036:	e16e      	b.n	800a316 <UART_SetConfig+0xf2a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a038:	f7fc fb40 	bl	80066bc <HAL_RCC_GetPCLK2Freq>
 800a03c:	61b8      	str	r0, [r7, #24]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a042:	2b00      	cmp	r3, #0
 800a044:	d044      	beq.n	800a0d0 <UART_SetConfig+0xce4>
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d03e      	beq.n	800a0cc <UART_SetConfig+0xce0>
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a052:	2b02      	cmp	r3, #2
 800a054:	d038      	beq.n	800a0c8 <UART_SetConfig+0xcdc>
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a05a:	2b03      	cmp	r3, #3
 800a05c:	d032      	beq.n	800a0c4 <UART_SetConfig+0xcd8>
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a062:	2b04      	cmp	r3, #4
 800a064:	d02c      	beq.n	800a0c0 <UART_SetConfig+0xcd4>
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a06a:	2b05      	cmp	r3, #5
 800a06c:	d026      	beq.n	800a0bc <UART_SetConfig+0xcd0>
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a072:	2b06      	cmp	r3, #6
 800a074:	d020      	beq.n	800a0b8 <UART_SetConfig+0xccc>
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a07a:	2b07      	cmp	r3, #7
 800a07c:	d01a      	beq.n	800a0b4 <UART_SetConfig+0xcc8>
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a082:	2b08      	cmp	r3, #8
 800a084:	d014      	beq.n	800a0b0 <UART_SetConfig+0xcc4>
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08a:	2b09      	cmp	r3, #9
 800a08c:	d00e      	beq.n	800a0ac <UART_SetConfig+0xcc0>
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a092:	2b0a      	cmp	r3, #10
 800a094:	d008      	beq.n	800a0a8 <UART_SetConfig+0xcbc>
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a09a:	2b0b      	cmp	r3, #11
 800a09c:	d102      	bne.n	800a0a4 <UART_SetConfig+0xcb8>
 800a09e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a0a2:	e016      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	e014      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0a8:	2380      	movs	r3, #128	; 0x80
 800a0aa:	e012      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0ac:	2340      	movs	r3, #64	; 0x40
 800a0ae:	e010      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0b0:	2320      	movs	r3, #32
 800a0b2:	e00e      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0b4:	2310      	movs	r3, #16
 800a0b6:	e00c      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0b8:	230c      	movs	r3, #12
 800a0ba:	e00a      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0bc:	230a      	movs	r3, #10
 800a0be:	e008      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0c0:	2308      	movs	r3, #8
 800a0c2:	e006      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0c4:	2306      	movs	r3, #6
 800a0c6:	e004      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0c8:	2304      	movs	r3, #4
 800a0ca:	e002      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0cc:	2302      	movs	r3, #2
 800a0ce:	e000      	b.n	800a0d2 <UART_SetConfig+0xce6>
 800a0d0:	2301      	movs	r3, #1
 800a0d2:	69ba      	ldr	r2, [r7, #24]
 800a0d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0d8:	005a      	lsls	r2, r3, #1
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	085b      	lsrs	r3, r3, #1
 800a0e0:	441a      	add	r2, r3
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0ea:	b29b      	uxth	r3, r3
 800a0ec:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a0ee:	e112      	b.n	800a316 <UART_SetConfig+0xf2a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d044      	beq.n	800a182 <UART_SetConfig+0xd96>
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d03e      	beq.n	800a17e <UART_SetConfig+0xd92>
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a104:	2b02      	cmp	r3, #2
 800a106:	d038      	beq.n	800a17a <UART_SetConfig+0xd8e>
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a10c:	2b03      	cmp	r3, #3
 800a10e:	d032      	beq.n	800a176 <UART_SetConfig+0xd8a>
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a114:	2b04      	cmp	r3, #4
 800a116:	d02c      	beq.n	800a172 <UART_SetConfig+0xd86>
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a11c:	2b05      	cmp	r3, #5
 800a11e:	d026      	beq.n	800a16e <UART_SetConfig+0xd82>
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a124:	2b06      	cmp	r3, #6
 800a126:	d020      	beq.n	800a16a <UART_SetConfig+0xd7e>
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a12c:	2b07      	cmp	r3, #7
 800a12e:	d01a      	beq.n	800a166 <UART_SetConfig+0xd7a>
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a134:	2b08      	cmp	r3, #8
 800a136:	d014      	beq.n	800a162 <UART_SetConfig+0xd76>
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a13c:	2b09      	cmp	r3, #9
 800a13e:	d00e      	beq.n	800a15e <UART_SetConfig+0xd72>
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a144:	2b0a      	cmp	r3, #10
 800a146:	d008      	beq.n	800a15a <UART_SetConfig+0xd6e>
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a14c:	2b0b      	cmp	r3, #11
 800a14e:	d102      	bne.n	800a156 <UART_SetConfig+0xd6a>
 800a150:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a154:	e016      	b.n	800a184 <UART_SetConfig+0xd98>
 800a156:	2301      	movs	r3, #1
 800a158:	e014      	b.n	800a184 <UART_SetConfig+0xd98>
 800a15a:	2380      	movs	r3, #128	; 0x80
 800a15c:	e012      	b.n	800a184 <UART_SetConfig+0xd98>
 800a15e:	2340      	movs	r3, #64	; 0x40
 800a160:	e010      	b.n	800a184 <UART_SetConfig+0xd98>
 800a162:	2320      	movs	r3, #32
 800a164:	e00e      	b.n	800a184 <UART_SetConfig+0xd98>
 800a166:	2310      	movs	r3, #16
 800a168:	e00c      	b.n	800a184 <UART_SetConfig+0xd98>
 800a16a:	230c      	movs	r3, #12
 800a16c:	e00a      	b.n	800a184 <UART_SetConfig+0xd98>
 800a16e:	230a      	movs	r3, #10
 800a170:	e008      	b.n	800a184 <UART_SetConfig+0xd98>
 800a172:	2308      	movs	r3, #8
 800a174:	e006      	b.n	800a184 <UART_SetConfig+0xd98>
 800a176:	2306      	movs	r3, #6
 800a178:	e004      	b.n	800a184 <UART_SetConfig+0xd98>
 800a17a:	2304      	movs	r3, #4
 800a17c:	e002      	b.n	800a184 <UART_SetConfig+0xd98>
 800a17e:	2302      	movs	r3, #2
 800a180:	e000      	b.n	800a184 <UART_SetConfig+0xd98>
 800a182:	2301      	movs	r3, #1
 800a184:	4aa1      	ldr	r2, [pc, #644]	; (800a40c <UART_SetConfig+0x1020>)
 800a186:	fbb2 f3f3 	udiv	r3, r2, r3
 800a18a:	005a      	lsls	r2, r3, #1
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	685b      	ldr	r3, [r3, #4]
 800a190:	085b      	lsrs	r3, r3, #1
 800a192:	441a      	add	r2, r3
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	fbb2 f3f3 	udiv	r3, r2, r3
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a1a0:	e0b9      	b.n	800a316 <UART_SetConfig+0xf2a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a1a2:	f7fc fa07 	bl	80065b4 <HAL_RCC_GetSysClockFreq>
 800a1a6:	61b8      	str	r0, [r7, #24]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d044      	beq.n	800a23a <UART_SetConfig+0xe4e>
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1b4:	2b01      	cmp	r3, #1
 800a1b6:	d03e      	beq.n	800a236 <UART_SetConfig+0xe4a>
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1bc:	2b02      	cmp	r3, #2
 800a1be:	d038      	beq.n	800a232 <UART_SetConfig+0xe46>
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c4:	2b03      	cmp	r3, #3
 800a1c6:	d032      	beq.n	800a22e <UART_SetConfig+0xe42>
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1cc:	2b04      	cmp	r3, #4
 800a1ce:	d02c      	beq.n	800a22a <UART_SetConfig+0xe3e>
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d4:	2b05      	cmp	r3, #5
 800a1d6:	d026      	beq.n	800a226 <UART_SetConfig+0xe3a>
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1dc:	2b06      	cmp	r3, #6
 800a1de:	d020      	beq.n	800a222 <UART_SetConfig+0xe36>
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1e4:	2b07      	cmp	r3, #7
 800a1e6:	d01a      	beq.n	800a21e <UART_SetConfig+0xe32>
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1ec:	2b08      	cmp	r3, #8
 800a1ee:	d014      	beq.n	800a21a <UART_SetConfig+0xe2e>
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f4:	2b09      	cmp	r3, #9
 800a1f6:	d00e      	beq.n	800a216 <UART_SetConfig+0xe2a>
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1fc:	2b0a      	cmp	r3, #10
 800a1fe:	d008      	beq.n	800a212 <UART_SetConfig+0xe26>
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a204:	2b0b      	cmp	r3, #11
 800a206:	d102      	bne.n	800a20e <UART_SetConfig+0xe22>
 800a208:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a20c:	e016      	b.n	800a23c <UART_SetConfig+0xe50>
 800a20e:	2301      	movs	r3, #1
 800a210:	e014      	b.n	800a23c <UART_SetConfig+0xe50>
 800a212:	2380      	movs	r3, #128	; 0x80
 800a214:	e012      	b.n	800a23c <UART_SetConfig+0xe50>
 800a216:	2340      	movs	r3, #64	; 0x40
 800a218:	e010      	b.n	800a23c <UART_SetConfig+0xe50>
 800a21a:	2320      	movs	r3, #32
 800a21c:	e00e      	b.n	800a23c <UART_SetConfig+0xe50>
 800a21e:	2310      	movs	r3, #16
 800a220:	e00c      	b.n	800a23c <UART_SetConfig+0xe50>
 800a222:	230c      	movs	r3, #12
 800a224:	e00a      	b.n	800a23c <UART_SetConfig+0xe50>
 800a226:	230a      	movs	r3, #10
 800a228:	e008      	b.n	800a23c <UART_SetConfig+0xe50>
 800a22a:	2308      	movs	r3, #8
 800a22c:	e006      	b.n	800a23c <UART_SetConfig+0xe50>
 800a22e:	2306      	movs	r3, #6
 800a230:	e004      	b.n	800a23c <UART_SetConfig+0xe50>
 800a232:	2304      	movs	r3, #4
 800a234:	e002      	b.n	800a23c <UART_SetConfig+0xe50>
 800a236:	2302      	movs	r3, #2
 800a238:	e000      	b.n	800a23c <UART_SetConfig+0xe50>
 800a23a:	2301      	movs	r3, #1
 800a23c:	69ba      	ldr	r2, [r7, #24]
 800a23e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a242:	005a      	lsls	r2, r3, #1
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	085b      	lsrs	r3, r3, #1
 800a24a:	441a      	add	r2, r3
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	fbb2 f3f3 	udiv	r3, r2, r3
 800a254:	b29b      	uxth	r3, r3
 800a256:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a258:	e05d      	b.n	800a316 <UART_SetConfig+0xf2a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d044      	beq.n	800a2ec <UART_SetConfig+0xf00>
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a266:	2b01      	cmp	r3, #1
 800a268:	d03e      	beq.n	800a2e8 <UART_SetConfig+0xefc>
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d038      	beq.n	800a2e4 <UART_SetConfig+0xef8>
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a276:	2b03      	cmp	r3, #3
 800a278:	d032      	beq.n	800a2e0 <UART_SetConfig+0xef4>
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a27e:	2b04      	cmp	r3, #4
 800a280:	d02c      	beq.n	800a2dc <UART_SetConfig+0xef0>
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a286:	2b05      	cmp	r3, #5
 800a288:	d026      	beq.n	800a2d8 <UART_SetConfig+0xeec>
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a28e:	2b06      	cmp	r3, #6
 800a290:	d020      	beq.n	800a2d4 <UART_SetConfig+0xee8>
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a296:	2b07      	cmp	r3, #7
 800a298:	d01a      	beq.n	800a2d0 <UART_SetConfig+0xee4>
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a29e:	2b08      	cmp	r3, #8
 800a2a0:	d014      	beq.n	800a2cc <UART_SetConfig+0xee0>
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a6:	2b09      	cmp	r3, #9
 800a2a8:	d00e      	beq.n	800a2c8 <UART_SetConfig+0xedc>
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ae:	2b0a      	cmp	r3, #10
 800a2b0:	d008      	beq.n	800a2c4 <UART_SetConfig+0xed8>
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2b6:	2b0b      	cmp	r3, #11
 800a2b8:	d102      	bne.n	800a2c0 <UART_SetConfig+0xed4>
 800a2ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a2be:	e016      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e014      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2c4:	2380      	movs	r3, #128	; 0x80
 800a2c6:	e012      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2c8:	2340      	movs	r3, #64	; 0x40
 800a2ca:	e010      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2cc:	2320      	movs	r3, #32
 800a2ce:	e00e      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2d0:	2310      	movs	r3, #16
 800a2d2:	e00c      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2d4:	230c      	movs	r3, #12
 800a2d6:	e00a      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2d8:	230a      	movs	r3, #10
 800a2da:	e008      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2dc:	2308      	movs	r3, #8
 800a2de:	e006      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2e0:	2306      	movs	r3, #6
 800a2e2:	e004      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2e4:	2304      	movs	r3, #4
 800a2e6:	e002      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2e8:	2302      	movs	r3, #2
 800a2ea:	e000      	b.n	800a2ee <UART_SetConfig+0xf02>
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a2f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2f6:	005a      	lsls	r2, r3, #1
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	085b      	lsrs	r3, r3, #1
 800a2fe:	441a      	add	r2, r3
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	fbb2 f3f3 	udiv	r3, r2, r3
 800a308:	b29b      	uxth	r3, r3
 800a30a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a30c:	e003      	b.n	800a316 <UART_SetConfig+0xf2a>
      default:
        ret = HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        break;
 800a314:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a318:	2b0f      	cmp	r3, #15
 800a31a:	d916      	bls.n	800a34a <UART_SetConfig+0xf5e>
 800a31c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a31e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a322:	d212      	bcs.n	800a34a <UART_SetConfig+0xf5e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a326:	b29b      	uxth	r3, r3
 800a328:	f023 030f 	bic.w	r3, r3, #15
 800a32c:	82fb      	strh	r3, [r7, #22]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a330:	085b      	lsrs	r3, r3, #1
 800a332:	b29b      	uxth	r3, r3
 800a334:	f003 0307 	and.w	r3, r3, #7
 800a338:	b29a      	uxth	r2, r3
 800a33a:	8afb      	ldrh	r3, [r7, #22]
 800a33c:	4313      	orrs	r3, r2
 800a33e:	82fb      	strh	r3, [r7, #22]
      huart->Instance->BRR = brrtemp;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	8afa      	ldrh	r2, [r7, #22]
 800a346:	60da      	str	r2, [r3, #12]
 800a348:	e1f5      	b.n	800a736 <UART_SetConfig+0x134a>
    }
    else
    {
      ret = HAL_ERROR;
 800a34a:	2301      	movs	r3, #1
 800a34c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800a350:	e1f1      	b.n	800a736 <UART_SetConfig+0x134a>
    }
  }
  else
  {
    switch (clocksource)
 800a352:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800a356:	2b08      	cmp	r3, #8
 800a358:	f200 81da 	bhi.w	800a710 <UART_SetConfig+0x1324>
 800a35c:	a201      	add	r2, pc, #4	; (adr r2, 800a364 <UART_SetConfig+0xf78>)
 800a35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a362:	bf00      	nop
 800a364:	0800a389 	.word	0x0800a389
 800a368:	0800a443 	.word	0x0800a443
 800a36c:	0800a4f9 	.word	0x0800a4f9
 800a370:	0800a711 	.word	0x0800a711
 800a374:	0800a5a9 	.word	0x0800a5a9
 800a378:	0800a711 	.word	0x0800a711
 800a37c:	0800a711 	.word	0x0800a711
 800a380:	0800a711 	.word	0x0800a711
 800a384:	0800a65f 	.word	0x0800a65f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a388:	f7fc f982 	bl	8006690 <HAL_RCC_GetPCLK1Freq>
 800a38c:	61b8      	str	r0, [r7, #24]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a392:	2b00      	cmp	r3, #0
 800a394:	d046      	beq.n	800a424 <UART_SetConfig+0x1038>
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d040      	beq.n	800a420 <UART_SetConfig+0x1034>
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3a2:	2b02      	cmp	r3, #2
 800a3a4:	d03a      	beq.n	800a41c <UART_SetConfig+0x1030>
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3aa:	2b03      	cmp	r3, #3
 800a3ac:	d034      	beq.n	800a418 <UART_SetConfig+0x102c>
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3b2:	2b04      	cmp	r3, #4
 800a3b4:	d02e      	beq.n	800a414 <UART_SetConfig+0x1028>
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ba:	2b05      	cmp	r3, #5
 800a3bc:	d028      	beq.n	800a410 <UART_SetConfig+0x1024>
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3c2:	2b06      	cmp	r3, #6
 800a3c4:	d020      	beq.n	800a408 <UART_SetConfig+0x101c>
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ca:	2b07      	cmp	r3, #7
 800a3cc:	d01a      	beq.n	800a404 <UART_SetConfig+0x1018>
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3d2:	2b08      	cmp	r3, #8
 800a3d4:	d014      	beq.n	800a400 <UART_SetConfig+0x1014>
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3da:	2b09      	cmp	r3, #9
 800a3dc:	d00e      	beq.n	800a3fc <UART_SetConfig+0x1010>
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3e2:	2b0a      	cmp	r3, #10
 800a3e4:	d008      	beq.n	800a3f8 <UART_SetConfig+0x100c>
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3ea:	2b0b      	cmp	r3, #11
 800a3ec:	d102      	bne.n	800a3f4 <UART_SetConfig+0x1008>
 800a3ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a3f2:	e018      	b.n	800a426 <UART_SetConfig+0x103a>
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	e016      	b.n	800a426 <UART_SetConfig+0x103a>
 800a3f8:	2380      	movs	r3, #128	; 0x80
 800a3fa:	e014      	b.n	800a426 <UART_SetConfig+0x103a>
 800a3fc:	2340      	movs	r3, #64	; 0x40
 800a3fe:	e012      	b.n	800a426 <UART_SetConfig+0x103a>
 800a400:	2320      	movs	r3, #32
 800a402:	e010      	b.n	800a426 <UART_SetConfig+0x103a>
 800a404:	2310      	movs	r3, #16
 800a406:	e00e      	b.n	800a426 <UART_SetConfig+0x103a>
 800a408:	230c      	movs	r3, #12
 800a40a:	e00c      	b.n	800a426 <UART_SetConfig+0x103a>
 800a40c:	00f42400 	.word	0x00f42400
 800a410:	230a      	movs	r3, #10
 800a412:	e008      	b.n	800a426 <UART_SetConfig+0x103a>
 800a414:	2308      	movs	r3, #8
 800a416:	e006      	b.n	800a426 <UART_SetConfig+0x103a>
 800a418:	2306      	movs	r3, #6
 800a41a:	e004      	b.n	800a426 <UART_SetConfig+0x103a>
 800a41c:	2304      	movs	r3, #4
 800a41e:	e002      	b.n	800a426 <UART_SetConfig+0x103a>
 800a420:	2302      	movs	r3, #2
 800a422:	e000      	b.n	800a426 <UART_SetConfig+0x103a>
 800a424:	2301      	movs	r3, #1
 800a426:	69ba      	ldr	r2, [r7, #24]
 800a428:	fbb2 f2f3 	udiv	r2, r2, r3
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	085b      	lsrs	r3, r3, #1
 800a432:	441a      	add	r2, r3
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	fbb2 f3f3 	udiv	r3, r2, r3
 800a43c:	b29b      	uxth	r3, r3
 800a43e:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a440:	e16a      	b.n	800a718 <UART_SetConfig+0x132c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a442:	f7fc f93b 	bl	80066bc <HAL_RCC_GetPCLK2Freq>
 800a446:	61b8      	str	r0, [r7, #24]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d044      	beq.n	800a4da <UART_SetConfig+0x10ee>
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a454:	2b01      	cmp	r3, #1
 800a456:	d03e      	beq.n	800a4d6 <UART_SetConfig+0x10ea>
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a45c:	2b02      	cmp	r3, #2
 800a45e:	d038      	beq.n	800a4d2 <UART_SetConfig+0x10e6>
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a464:	2b03      	cmp	r3, #3
 800a466:	d032      	beq.n	800a4ce <UART_SetConfig+0x10e2>
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a46c:	2b04      	cmp	r3, #4
 800a46e:	d02c      	beq.n	800a4ca <UART_SetConfig+0x10de>
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a474:	2b05      	cmp	r3, #5
 800a476:	d026      	beq.n	800a4c6 <UART_SetConfig+0x10da>
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a47c:	2b06      	cmp	r3, #6
 800a47e:	d020      	beq.n	800a4c2 <UART_SetConfig+0x10d6>
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a484:	2b07      	cmp	r3, #7
 800a486:	d01a      	beq.n	800a4be <UART_SetConfig+0x10d2>
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a48c:	2b08      	cmp	r3, #8
 800a48e:	d014      	beq.n	800a4ba <UART_SetConfig+0x10ce>
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a494:	2b09      	cmp	r3, #9
 800a496:	d00e      	beq.n	800a4b6 <UART_SetConfig+0x10ca>
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a49c:	2b0a      	cmp	r3, #10
 800a49e:	d008      	beq.n	800a4b2 <UART_SetConfig+0x10c6>
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4a4:	2b0b      	cmp	r3, #11
 800a4a6:	d102      	bne.n	800a4ae <UART_SetConfig+0x10c2>
 800a4a8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a4ac:	e016      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	e014      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4b2:	2380      	movs	r3, #128	; 0x80
 800a4b4:	e012      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4b6:	2340      	movs	r3, #64	; 0x40
 800a4b8:	e010      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4ba:	2320      	movs	r3, #32
 800a4bc:	e00e      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4be:	2310      	movs	r3, #16
 800a4c0:	e00c      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4c2:	230c      	movs	r3, #12
 800a4c4:	e00a      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4c6:	230a      	movs	r3, #10
 800a4c8:	e008      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4ca:	2308      	movs	r3, #8
 800a4cc:	e006      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4ce:	2306      	movs	r3, #6
 800a4d0:	e004      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4d2:	2304      	movs	r3, #4
 800a4d4:	e002      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4d6:	2302      	movs	r3, #2
 800a4d8:	e000      	b.n	800a4dc <UART_SetConfig+0x10f0>
 800a4da:	2301      	movs	r3, #1
 800a4dc:	69ba      	ldr	r2, [r7, #24]
 800a4de:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	685b      	ldr	r3, [r3, #4]
 800a4e6:	085b      	lsrs	r3, r3, #1
 800a4e8:	441a      	add	r2, r3
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4f2:	b29b      	uxth	r3, r3
 800a4f4:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a4f6:	e10f      	b.n	800a718 <UART_SetConfig+0x132c>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d044      	beq.n	800a58a <UART_SetConfig+0x119e>
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a504:	2b01      	cmp	r3, #1
 800a506:	d03e      	beq.n	800a586 <UART_SetConfig+0x119a>
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a50c:	2b02      	cmp	r3, #2
 800a50e:	d038      	beq.n	800a582 <UART_SetConfig+0x1196>
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a514:	2b03      	cmp	r3, #3
 800a516:	d032      	beq.n	800a57e <UART_SetConfig+0x1192>
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a51c:	2b04      	cmp	r3, #4
 800a51e:	d02c      	beq.n	800a57a <UART_SetConfig+0x118e>
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a524:	2b05      	cmp	r3, #5
 800a526:	d026      	beq.n	800a576 <UART_SetConfig+0x118a>
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a52c:	2b06      	cmp	r3, #6
 800a52e:	d020      	beq.n	800a572 <UART_SetConfig+0x1186>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a534:	2b07      	cmp	r3, #7
 800a536:	d01a      	beq.n	800a56e <UART_SetConfig+0x1182>
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a53c:	2b08      	cmp	r3, #8
 800a53e:	d014      	beq.n	800a56a <UART_SetConfig+0x117e>
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a544:	2b09      	cmp	r3, #9
 800a546:	d00e      	beq.n	800a566 <UART_SetConfig+0x117a>
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a54c:	2b0a      	cmp	r3, #10
 800a54e:	d008      	beq.n	800a562 <UART_SetConfig+0x1176>
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a554:	2b0b      	cmp	r3, #11
 800a556:	d102      	bne.n	800a55e <UART_SetConfig+0x1172>
 800a558:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a55c:	e016      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a55e:	2301      	movs	r3, #1
 800a560:	e014      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a562:	2380      	movs	r3, #128	; 0x80
 800a564:	e012      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a566:	2340      	movs	r3, #64	; 0x40
 800a568:	e010      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a56a:	2320      	movs	r3, #32
 800a56c:	e00e      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a56e:	2310      	movs	r3, #16
 800a570:	e00c      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a572:	230c      	movs	r3, #12
 800a574:	e00a      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a576:	230a      	movs	r3, #10
 800a578:	e008      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a57a:	2308      	movs	r3, #8
 800a57c:	e006      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a57e:	2306      	movs	r3, #6
 800a580:	e004      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a582:	2304      	movs	r3, #4
 800a584:	e002      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a586:	2302      	movs	r3, #2
 800a588:	e000      	b.n	800a58c <UART_SetConfig+0x11a0>
 800a58a:	2301      	movs	r3, #1
 800a58c:	4a74      	ldr	r2, [pc, #464]	; (800a760 <UART_SetConfig+0x1374>)
 800a58e:	fbb2 f2f3 	udiv	r2, r2, r3
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	685b      	ldr	r3, [r3, #4]
 800a596:	085b      	lsrs	r3, r3, #1
 800a598:	441a      	add	r2, r3
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	685b      	ldr	r3, [r3, #4]
 800a59e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5a2:	b29b      	uxth	r3, r3
 800a5a4:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a5a6:	e0b7      	b.n	800a718 <UART_SetConfig+0x132c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a5a8:	f7fc f804 	bl	80065b4 <HAL_RCC_GetSysClockFreq>
 800a5ac:	61b8      	str	r0, [r7, #24]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d044      	beq.n	800a640 <UART_SetConfig+0x1254>
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ba:	2b01      	cmp	r3, #1
 800a5bc:	d03e      	beq.n	800a63c <UART_SetConfig+0x1250>
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5c2:	2b02      	cmp	r3, #2
 800a5c4:	d038      	beq.n	800a638 <UART_SetConfig+0x124c>
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ca:	2b03      	cmp	r3, #3
 800a5cc:	d032      	beq.n	800a634 <UART_SetConfig+0x1248>
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5d2:	2b04      	cmp	r3, #4
 800a5d4:	d02c      	beq.n	800a630 <UART_SetConfig+0x1244>
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5da:	2b05      	cmp	r3, #5
 800a5dc:	d026      	beq.n	800a62c <UART_SetConfig+0x1240>
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5e2:	2b06      	cmp	r3, #6
 800a5e4:	d020      	beq.n	800a628 <UART_SetConfig+0x123c>
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5ea:	2b07      	cmp	r3, #7
 800a5ec:	d01a      	beq.n	800a624 <UART_SetConfig+0x1238>
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5f2:	2b08      	cmp	r3, #8
 800a5f4:	d014      	beq.n	800a620 <UART_SetConfig+0x1234>
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a5fa:	2b09      	cmp	r3, #9
 800a5fc:	d00e      	beq.n	800a61c <UART_SetConfig+0x1230>
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a602:	2b0a      	cmp	r3, #10
 800a604:	d008      	beq.n	800a618 <UART_SetConfig+0x122c>
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a60a:	2b0b      	cmp	r3, #11
 800a60c:	d102      	bne.n	800a614 <UART_SetConfig+0x1228>
 800a60e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a612:	e016      	b.n	800a642 <UART_SetConfig+0x1256>
 800a614:	2301      	movs	r3, #1
 800a616:	e014      	b.n	800a642 <UART_SetConfig+0x1256>
 800a618:	2380      	movs	r3, #128	; 0x80
 800a61a:	e012      	b.n	800a642 <UART_SetConfig+0x1256>
 800a61c:	2340      	movs	r3, #64	; 0x40
 800a61e:	e010      	b.n	800a642 <UART_SetConfig+0x1256>
 800a620:	2320      	movs	r3, #32
 800a622:	e00e      	b.n	800a642 <UART_SetConfig+0x1256>
 800a624:	2310      	movs	r3, #16
 800a626:	e00c      	b.n	800a642 <UART_SetConfig+0x1256>
 800a628:	230c      	movs	r3, #12
 800a62a:	e00a      	b.n	800a642 <UART_SetConfig+0x1256>
 800a62c:	230a      	movs	r3, #10
 800a62e:	e008      	b.n	800a642 <UART_SetConfig+0x1256>
 800a630:	2308      	movs	r3, #8
 800a632:	e006      	b.n	800a642 <UART_SetConfig+0x1256>
 800a634:	2306      	movs	r3, #6
 800a636:	e004      	b.n	800a642 <UART_SetConfig+0x1256>
 800a638:	2304      	movs	r3, #4
 800a63a:	e002      	b.n	800a642 <UART_SetConfig+0x1256>
 800a63c:	2302      	movs	r3, #2
 800a63e:	e000      	b.n	800a642 <UART_SetConfig+0x1256>
 800a640:	2301      	movs	r3, #1
 800a642:	69ba      	ldr	r2, [r7, #24]
 800a644:	fbb2 f2f3 	udiv	r2, r2, r3
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	685b      	ldr	r3, [r3, #4]
 800a64c:	085b      	lsrs	r3, r3, #1
 800a64e:	441a      	add	r2, r3
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	685b      	ldr	r3, [r3, #4]
 800a654:	fbb2 f3f3 	udiv	r3, r2, r3
 800a658:	b29b      	uxth	r3, r3
 800a65a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a65c:	e05c      	b.n	800a718 <UART_SetConfig+0x132c>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a662:	2b00      	cmp	r3, #0
 800a664:	d044      	beq.n	800a6f0 <UART_SetConfig+0x1304>
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a66a:	2b01      	cmp	r3, #1
 800a66c:	d03e      	beq.n	800a6ec <UART_SetConfig+0x1300>
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a672:	2b02      	cmp	r3, #2
 800a674:	d038      	beq.n	800a6e8 <UART_SetConfig+0x12fc>
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a67a:	2b03      	cmp	r3, #3
 800a67c:	d032      	beq.n	800a6e4 <UART_SetConfig+0x12f8>
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a682:	2b04      	cmp	r3, #4
 800a684:	d02c      	beq.n	800a6e0 <UART_SetConfig+0x12f4>
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a68a:	2b05      	cmp	r3, #5
 800a68c:	d026      	beq.n	800a6dc <UART_SetConfig+0x12f0>
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a692:	2b06      	cmp	r3, #6
 800a694:	d020      	beq.n	800a6d8 <UART_SetConfig+0x12ec>
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a69a:	2b07      	cmp	r3, #7
 800a69c:	d01a      	beq.n	800a6d4 <UART_SetConfig+0x12e8>
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6a2:	2b08      	cmp	r3, #8
 800a6a4:	d014      	beq.n	800a6d0 <UART_SetConfig+0x12e4>
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6aa:	2b09      	cmp	r3, #9
 800a6ac:	d00e      	beq.n	800a6cc <UART_SetConfig+0x12e0>
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6b2:	2b0a      	cmp	r3, #10
 800a6b4:	d008      	beq.n	800a6c8 <UART_SetConfig+0x12dc>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6ba:	2b0b      	cmp	r3, #11
 800a6bc:	d102      	bne.n	800a6c4 <UART_SetConfig+0x12d8>
 800a6be:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a6c2:	e016      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6c4:	2301      	movs	r3, #1
 800a6c6:	e014      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6c8:	2380      	movs	r3, #128	; 0x80
 800a6ca:	e012      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6cc:	2340      	movs	r3, #64	; 0x40
 800a6ce:	e010      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6d0:	2320      	movs	r3, #32
 800a6d2:	e00e      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6d4:	2310      	movs	r3, #16
 800a6d6:	e00c      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6d8:	230c      	movs	r3, #12
 800a6da:	e00a      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6dc:	230a      	movs	r3, #10
 800a6de:	e008      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6e0:	2308      	movs	r3, #8
 800a6e2:	e006      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6e4:	2306      	movs	r3, #6
 800a6e6:	e004      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6e8:	2304      	movs	r3, #4
 800a6ea:	e002      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6ec:	2302      	movs	r3, #2
 800a6ee:	e000      	b.n	800a6f2 <UART_SetConfig+0x1306>
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a6f6:	fbb2 f2f3 	udiv	r2, r2, r3
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	685b      	ldr	r3, [r3, #4]
 800a6fe:	085b      	lsrs	r3, r3, #1
 800a700:	441a      	add	r2, r3
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	685b      	ldr	r3, [r3, #4]
 800a706:	fbb2 f3f3 	udiv	r3, r2, r3
 800a70a:	b29b      	uxth	r3, r3
 800a70c:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800a70e:	e003      	b.n	800a718 <UART_SetConfig+0x132c>
      default:
        ret = HAL_ERROR;
 800a710:	2301      	movs	r3, #1
 800a712:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        break;
 800a716:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71a:	2b0f      	cmp	r3, #15
 800a71c:	d908      	bls.n	800a730 <UART_SetConfig+0x1344>
 800a71e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a720:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a724:	d204      	bcs.n	800a730 <UART_SetConfig+0x1344>
    {
      huart->Instance->BRR = usartdiv;
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a72c:	60da      	str	r2, [r3, #12]
 800a72e:	e002      	b.n	800a736 <UART_SetConfig+0x134a>
    }
    else
    {
      ret = HAL_ERROR;
 800a730:	2301      	movs	r3, #1
 800a732:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	2201      	movs	r2, #1
 800a73a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	2201      	movs	r2, #1
 800a742:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2200      	movs	r2, #0
 800a74a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	2200      	movs	r2, #0
 800a750:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800a752:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a756:	4618      	mov	r0, r3
 800a758:	3730      	adds	r7, #48	; 0x30
 800a75a:	46bd      	mov	sp, r7
 800a75c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a760:	00f42400 	.word	0x00f42400

0800a764 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a770:	f003 0301 	and.w	r3, r3, #1
 800a774:	2b00      	cmp	r3, #0
 800a776:	d00a      	beq.n	800a78e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	685b      	ldr	r3, [r3, #4]
 800a77e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	430a      	orrs	r2, r1
 800a78c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a792:	f003 0302 	and.w	r3, r3, #2
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00a      	beq.n	800a7b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	685b      	ldr	r3, [r3, #4]
 800a7a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	430a      	orrs	r2, r1
 800a7ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7b4:	f003 0304 	and.w	r3, r3, #4
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d00a      	beq.n	800a7d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	430a      	orrs	r2, r1
 800a7d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7d6:	f003 0308 	and.w	r3, r3, #8
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7f8:	f003 0310 	and.w	r3, r3, #16
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d00a      	beq.n	800a816 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	689b      	ldr	r3, [r3, #8]
 800a806:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	430a      	orrs	r2, r1
 800a814:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81a:	f003 0320 	and.w	r3, r3, #32
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d00a      	beq.n	800a838 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	681b      	ldr	r3, [r3, #0]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	430a      	orrs	r2, r1
 800a836:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a83c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a840:	2b00      	cmp	r3, #0
 800a842:	d01a      	beq.n	800a87a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	685b      	ldr	r3, [r3, #4]
 800a84a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	430a      	orrs	r2, r1
 800a858:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a85e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a862:	d10a      	bne.n	800a87a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	685b      	ldr	r3, [r3, #4]
 800a86a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	430a      	orrs	r2, r1
 800a878:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a87e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a882:	2b00      	cmp	r3, #0
 800a884:	d00a      	beq.n	800a89c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	685b      	ldr	r3, [r3, #4]
 800a88c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	430a      	orrs	r2, r1
 800a89a:	605a      	str	r2, [r3, #4]
  }
}
 800a89c:	bf00      	nop
 800a89e:	370c      	adds	r7, #12
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8a6:	4770      	bx	lr

0800a8a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a8a8:	b580      	push	{r7, lr}
 800a8aa:	b086      	sub	sp, #24
 800a8ac:	af02      	add	r7, sp, #8
 800a8ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a8b8:	f7f9 fd20 	bl	80042fc <HAL_GetTick>
 800a8bc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f003 0308 	and.w	r3, r3, #8
 800a8c8:	2b08      	cmp	r3, #8
 800a8ca:	d10e      	bne.n	800a8ea <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a8d0:	9300      	str	r3, [sp, #0]
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a8da:	6878      	ldr	r0, [r7, #4]
 800a8dc:	f000 f82c 	bl	800a938 <UART_WaitOnFlagUntilTimeout>
 800a8e0:	4603      	mov	r3, r0
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d001      	beq.n	800a8ea <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a8e6:	2303      	movs	r3, #3
 800a8e8:	e022      	b.n	800a930 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f003 0304 	and.w	r3, r3, #4
 800a8f4:	2b04      	cmp	r3, #4
 800a8f6:	d10e      	bne.n	800a916 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a8f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a8fc:	9300      	str	r3, [sp, #0]
 800a8fe:	68fb      	ldr	r3, [r7, #12]
 800a900:	2200      	movs	r2, #0
 800a902:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a906:	6878      	ldr	r0, [r7, #4]
 800a908:	f000 f816 	bl	800a938 <UART_WaitOnFlagUntilTimeout>
 800a90c:	4603      	mov	r3, r0
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d001      	beq.n	800a916 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a912:	2303      	movs	r3, #3
 800a914:	e00c      	b.n	800a930 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	2220      	movs	r2, #32
 800a91a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2220      	movs	r2, #32
 800a922:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2200      	movs	r2, #0
 800a92a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a92e:	2300      	movs	r3, #0
}
 800a930:	4618      	mov	r0, r3
 800a932:	3710      	adds	r7, #16
 800a934:	46bd      	mov	sp, r7
 800a936:	bd80      	pop	{r7, pc}

0800a938 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b084      	sub	sp, #16
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	60f8      	str	r0, [r7, #12]
 800a940:	60b9      	str	r1, [r7, #8]
 800a942:	603b      	str	r3, [r7, #0]
 800a944:	4613      	mov	r3, r2
 800a946:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a948:	e02c      	b.n	800a9a4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a950:	d028      	beq.n	800a9a4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a952:	f7f9 fcd3 	bl	80042fc <HAL_GetTick>
 800a956:	4602      	mov	r2, r0
 800a958:	683b      	ldr	r3, [r7, #0]
 800a95a:	1ad3      	subs	r3, r2, r3
 800a95c:	69ba      	ldr	r2, [r7, #24]
 800a95e:	429a      	cmp	r2, r3
 800a960:	d302      	bcc.n	800a968 <UART_WaitOnFlagUntilTimeout+0x30>
 800a962:	69bb      	ldr	r3, [r7, #24]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d11d      	bne.n	800a9a4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	681a      	ldr	r2, [r3, #0]
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a976:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	689a      	ldr	r2, [r3, #8]
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	f022 0201 	bic.w	r2, r2, #1
 800a986:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	2220      	movs	r2, #32
 800a98c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	2220      	movs	r2, #32
 800a994:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	2200      	movs	r2, #0
 800a99c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800a9a0:	2303      	movs	r3, #3
 800a9a2:	e00f      	b.n	800a9c4 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	69da      	ldr	r2, [r3, #28]
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	68ba      	ldr	r2, [r7, #8]
 800a9b0:	429a      	cmp	r2, r3
 800a9b2:	bf0c      	ite	eq
 800a9b4:	2301      	moveq	r3, #1
 800a9b6:	2300      	movne	r3, #0
 800a9b8:	b2db      	uxtb	r3, r3
 800a9ba:	461a      	mov	r2, r3
 800a9bc:	79fb      	ldrb	r3, [r7, #7]
 800a9be:	429a      	cmp	r2, r3
 800a9c0:	d0c3      	beq.n	800a94a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a9c2:	2300      	movs	r3, #0
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3710      	adds	r7, #16
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b083      	sub	sp, #12
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	681a      	ldr	r2, [r3, #0]
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a9e2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	689a      	ldr	r2, [r3, #8]
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800a9f2:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2220      	movs	r2, #32
 800a9f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800a9fc:	bf00      	nop
 800a9fe:	370c      	adds	r7, #12
 800aa00:	46bd      	mov	sp, r7
 800aa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa06:	4770      	bx	lr

0800aa08 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800aa08:	b480      	push	{r7}
 800aa0a:	b083      	sub	sp, #12
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800aa1e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	689b      	ldr	r3, [r3, #8]
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	6812      	ldr	r2, [r2, #0]
 800aa2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa2e:	f023 0301 	bic.w	r3, r3, #1
 800aa32:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2220      	movs	r2, #32
 800aa38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800aa42:	bf00      	nop
 800aa44:	370c      	adds	r7, #12
 800aa46:	46bd      	mov	sp, r7
 800aa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4c:	4770      	bx	lr

0800aa4e <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800aa4e:	b580      	push	{r7, lr}
 800aa50:	b084      	sub	sp, #16
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa5a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f003 0320 	and.w	r3, r3, #32
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d114      	bne.n	800aa94 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	689a      	ldr	r2, [r3, #8]
 800aa78:	68fb      	ldr	r3, [r7, #12]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aa80:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	681a      	ldr	r2, [r3, #0]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aa90:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aa92:	e002      	b.n	800aa9a <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800aa94:	68f8      	ldr	r0, [r7, #12]
 800aa96:	f7f6 fc21 	bl	80012dc <HAL_UART_TxCpltCallback>
}
 800aa9a:	bf00      	nop
 800aa9c:	3710      	adds	r7, #16
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}

0800aaa2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aaa2:	b580      	push	{r7, lr}
 800aaa4:	b084      	sub	sp, #16
 800aaa6:	af00      	add	r7, sp, #0
 800aaa8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800aab0:	68f8      	ldr	r0, [r7, #12]
 800aab2:	f7fe fc7d 	bl	80093b0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800aab6:	bf00      	nop
 800aab8:	3710      	adds	r7, #16
 800aaba:	46bd      	mov	sp, r7
 800aabc:	bd80      	pop	{r7, pc}

0800aabe <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aabe:	b580      	push	{r7, lr}
 800aac0:	b084      	sub	sp, #16
 800aac2:	af00      	add	r7, sp, #0
 800aac4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaca:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	f003 0320 	and.w	r3, r3, #32
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d11f      	bne.n	800ab1a <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2200      	movs	r2, #0
 800aade:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	681a      	ldr	r2, [r3, #0]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800aaf0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	689a      	ldr	r2, [r3, #8]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f022 0201 	bic.w	r2, r2, #1
 800ab00:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	689a      	ldr	r2, [r3, #8]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ab10:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	2220      	movs	r2, #32
 800ab16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800ab1a:	68f8      	ldr	r0, [r7, #12]
 800ab1c:	f7f6 fc6c 	bl	80013f8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab20:	bf00      	nop
 800ab22:	3710      	adds	r7, #16
 800ab24:	46bd      	mov	sp, r7
 800ab26:	bd80      	pop	{r7, pc}

0800ab28 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b084      	sub	sp, #16
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab34:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800ab36:	68f8      	ldr	r0, [r7, #12]
 800ab38:	f7fe fc44 	bl	80093c4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ab3c:	bf00      	nop
 800ab3e:	3710      	adds	r7, #16
 800ab40:	46bd      	mov	sp, r7
 800ab42:	bd80      	pop	{r7, pc}

0800ab44 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b086      	sub	sp, #24
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab50:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ab58:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800ab5a:	697b      	ldr	r3, [r7, #20]
 800ab5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ab60:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800ab62:	697b      	ldr	r3, [r7, #20]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	689b      	ldr	r3, [r3, #8]
 800ab68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab6c:	2b80      	cmp	r3, #128	; 0x80
 800ab6e:	d109      	bne.n	800ab84 <UART_DMAError+0x40>
 800ab70:	693b      	ldr	r3, [r7, #16]
 800ab72:	2b21      	cmp	r3, #33	; 0x21
 800ab74:	d106      	bne.n	800ab84 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800ab76:	697b      	ldr	r3, [r7, #20]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800ab7e:	6978      	ldr	r0, [r7, #20]
 800ab80:	f7ff ff24 	bl	800a9cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab8e:	2b40      	cmp	r3, #64	; 0x40
 800ab90:	d109      	bne.n	800aba6 <UART_DMAError+0x62>
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	2b22      	cmp	r3, #34	; 0x22
 800ab96:	d106      	bne.n	800aba6 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800ab98:	697b      	ldr	r3, [r7, #20]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800aba0:	6978      	ldr	r0, [r7, #20]
 800aba2:	f7ff ff31 	bl	800aa08 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800aba6:	697b      	ldr	r3, [r7, #20]
 800aba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abac:	f043 0210 	orr.w	r2, r3, #16
 800abb0:	697b      	ldr	r3, [r7, #20]
 800abb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abb6:	6978      	ldr	r0, [r7, #20]
 800abb8:	f7fe fc0e 	bl	80093d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abbc:	bf00      	nop
 800abbe:	3718      	adds	r7, #24
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b084      	sub	sp, #16
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	2200      	movs	r2, #0
 800abd6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	2200      	movs	r2, #0
 800abde:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800abe2:	68f8      	ldr	r0, [r7, #12]
 800abe4:	f7fe fbf8 	bl	80093d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800abe8:	bf00      	nop
 800abea:	3710      	adds	r7, #16
 800abec:	46bd      	mov	sp, r7
 800abee:	bd80      	pop	{r7, pc}

0800abf0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	681a      	ldr	r2, [r3, #0]
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ac06:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2220      	movs	r2, #32
 800ac0c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2200      	movs	r2, #0
 800ac14:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f7f6 fb60 	bl	80012dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ac1c:	bf00      	nop
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800ac24:	b480      	push	{r7}
 800ac26:	b083      	sub	sp, #12
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800ac2c:	bf00      	nop
 800ac2e:	370c      	adds	r7, #12
 800ac30:	46bd      	mov	sp, r7
 800ac32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac36:	4770      	bx	lr

0800ac38 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b083      	sub	sp, #12
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800ac40:	bf00      	nop
 800ac42:	370c      	adds	r7, #12
 800ac44:	46bd      	mov	sp, r7
 800ac46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac4a:	4770      	bx	lr

0800ac4c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	b083      	sub	sp, #12
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800ac54:	bf00      	nop
 800ac56:	370c      	adds	r7, #12
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5e:	4770      	bx	lr

0800ac60 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b085      	sub	sp, #20
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d101      	bne.n	800ac76 <HAL_UARTEx_DisableFifoMode+0x16>
 800ac72:	2302      	movs	r3, #2
 800ac74:	e027      	b.n	800acc6 <HAL_UARTEx_DisableFifoMode+0x66>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2224      	movs	r2, #36	; 0x24
 800ac82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	681b      	ldr	r3, [r3, #0]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	681a      	ldr	r2, [r3, #0]
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	f022 0201 	bic.w	r2, r2, #1
 800ac9c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800aca4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2200      	movs	r2, #0
 800acaa:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	68fa      	ldr	r2, [r7, #12]
 800acb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	2220      	movs	r2, #32
 800acb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2200      	movs	r2, #0
 800acc0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800acc4:	2300      	movs	r3, #0
}
 800acc6:	4618      	mov	r0, r3
 800acc8:	3714      	adds	r7, #20
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr

0800acd2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800acd2:	b580      	push	{r7, lr}
 800acd4:	b084      	sub	sp, #16
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6078      	str	r0, [r7, #4]
 800acda:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d101      	bne.n	800acea <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800ace6:	2302      	movs	r3, #2
 800ace8:	e02d      	b.n	800ad46 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	2201      	movs	r2, #1
 800acee:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	2224      	movs	r2, #36	; 0x24
 800acf6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	681a      	ldr	r2, [r3, #0]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	f022 0201 	bic.w	r2, r2, #1
 800ad10:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	689b      	ldr	r3, [r3, #8]
 800ad18:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	683a      	ldr	r2, [r7, #0]
 800ad22:	430a      	orrs	r2, r1
 800ad24:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f000 f850 	bl	800adcc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	68fa      	ldr	r2, [r7, #12]
 800ad32:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2220      	movs	r2, #32
 800ad38:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	2200      	movs	r2, #0
 800ad40:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800ad44:	2300      	movs	r3, #0
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3710      	adds	r7, #16
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}

0800ad4e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800ad4e:	b580      	push	{r7, lr}
 800ad50:	b084      	sub	sp, #16
 800ad52:	af00      	add	r7, sp, #0
 800ad54:	6078      	str	r0, [r7, #4]
 800ad56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d101      	bne.n	800ad66 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800ad62:	2302      	movs	r3, #2
 800ad64:	e02d      	b.n	800adc2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	2201      	movs	r2, #1
 800ad6a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2224      	movs	r2, #36	; 0x24
 800ad72:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f022 0201 	bic.w	r2, r2, #1
 800ad8c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	689b      	ldr	r3, [r3, #8]
 800ad94:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	683a      	ldr	r2, [r7, #0]
 800ad9e:	430a      	orrs	r2, r1
 800ada0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ada2:	6878      	ldr	r0, [r7, #4]
 800ada4:	f000 f812 	bl	800adcc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	2220      	movs	r2, #32
 800adb4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2200      	movs	r2, #0
 800adbc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800adc0:	2300      	movs	r3, #0
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3710      	adds	r7, #16
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
	...

0800adcc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800adcc:	b480      	push	{r7}
 800adce:	b089      	sub	sp, #36	; 0x24
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800add4:	4a2f      	ldr	r2, [pc, #188]	; (800ae94 <UARTEx_SetNbDataToProcess+0xc8>)
 800add6:	f107 0314 	add.w	r3, r7, #20
 800adda:	e892 0003 	ldmia.w	r2, {r0, r1}
 800adde:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800ade2:	4a2d      	ldr	r2, [pc, #180]	; (800ae98 <UARTEx_SetNbDataToProcess+0xcc>)
 800ade4:	f107 030c 	add.w	r3, r7, #12
 800ade8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800adec:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d108      	bne.n	800ae0a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	2201      	movs	r2, #1
 800adfc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	2201      	movs	r2, #1
 800ae04:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ae08:	e03d      	b.n	800ae86 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ae0a:	2308      	movs	r3, #8
 800ae0c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ae0e:	2308      	movs	r3, #8
 800ae10:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	689b      	ldr	r3, [r3, #8]
 800ae18:	0e5b      	lsrs	r3, r3, #25
 800ae1a:	b2db      	uxtb	r3, r3
 800ae1c:	f003 0307 	and.w	r3, r3, #7
 800ae20:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	689b      	ldr	r3, [r3, #8]
 800ae28:	0f5b      	lsrs	r3, r3, #29
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	f003 0307 	and.w	r3, r3, #7
 800ae30:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800ae32:	7fbb      	ldrb	r3, [r7, #30]
 800ae34:	7f3a      	ldrb	r2, [r7, #28]
 800ae36:	f107 0120 	add.w	r1, r7, #32
 800ae3a:	440a      	add	r2, r1
 800ae3c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800ae40:	fb02 f303 	mul.w	r3, r2, r3
 800ae44:	7f3a      	ldrb	r2, [r7, #28]
 800ae46:	f107 0120 	add.w	r1, r7, #32
 800ae4a:	440a      	add	r2, r1
 800ae4c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800ae50:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae54:	b29a      	uxth	r2, r3
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800ae5c:	7ffb      	ldrb	r3, [r7, #31]
 800ae5e:	7f7a      	ldrb	r2, [r7, #29]
 800ae60:	f107 0120 	add.w	r1, r7, #32
 800ae64:	440a      	add	r2, r1
 800ae66:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800ae6a:	fb02 f303 	mul.w	r3, r2, r3
 800ae6e:	7f7a      	ldrb	r2, [r7, #29]
 800ae70:	f107 0120 	add.w	r1, r7, #32
 800ae74:	440a      	add	r2, r1
 800ae76:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800ae7a:	fb93 f3f2 	sdiv	r3, r3, r2
 800ae7e:	b29a      	uxth	r2, r3
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800ae86:	bf00      	nop
 800ae88:	3724      	adds	r7, #36	; 0x24
 800ae8a:	46bd      	mov	sp, r7
 800ae8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae90:	4770      	bx	lr
 800ae92:	bf00      	nop
 800ae94:	0800b8cc 	.word	0x0800b8cc
 800ae98:	0800b8d4 	.word	0x0800b8d4

0800ae9c <__errno>:
 800ae9c:	4b01      	ldr	r3, [pc, #4]	; (800aea4 <__errno+0x8>)
 800ae9e:	6818      	ldr	r0, [r3, #0]
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	2000000c 	.word	0x2000000c

0800aea8 <__libc_init_array>:
 800aea8:	b570      	push	{r4, r5, r6, lr}
 800aeaa:	4d0d      	ldr	r5, [pc, #52]	; (800aee0 <__libc_init_array+0x38>)
 800aeac:	4c0d      	ldr	r4, [pc, #52]	; (800aee4 <__libc_init_array+0x3c>)
 800aeae:	1b64      	subs	r4, r4, r5
 800aeb0:	10a4      	asrs	r4, r4, #2
 800aeb2:	2600      	movs	r6, #0
 800aeb4:	42a6      	cmp	r6, r4
 800aeb6:	d109      	bne.n	800aecc <__libc_init_array+0x24>
 800aeb8:	4d0b      	ldr	r5, [pc, #44]	; (800aee8 <__libc_init_array+0x40>)
 800aeba:	4c0c      	ldr	r4, [pc, #48]	; (800aeec <__libc_init_array+0x44>)
 800aebc:	f000 fcdc 	bl	800b878 <_init>
 800aec0:	1b64      	subs	r4, r4, r5
 800aec2:	10a4      	asrs	r4, r4, #2
 800aec4:	2600      	movs	r6, #0
 800aec6:	42a6      	cmp	r6, r4
 800aec8:	d105      	bne.n	800aed6 <__libc_init_array+0x2e>
 800aeca:	bd70      	pop	{r4, r5, r6, pc}
 800aecc:	f855 3b04 	ldr.w	r3, [r5], #4
 800aed0:	4798      	blx	r3
 800aed2:	3601      	adds	r6, #1
 800aed4:	e7ee      	b.n	800aeb4 <__libc_init_array+0xc>
 800aed6:	f855 3b04 	ldr.w	r3, [r5], #4
 800aeda:	4798      	blx	r3
 800aedc:	3601      	adds	r6, #1
 800aede:	e7f2      	b.n	800aec6 <__libc_init_array+0x1e>
 800aee0:	0800ba24 	.word	0x0800ba24
 800aee4:	0800ba24 	.word	0x0800ba24
 800aee8:	0800ba24 	.word	0x0800ba24
 800aeec:	0800ba28 	.word	0x0800ba28

0800aef0 <memcmp>:
 800aef0:	b530      	push	{r4, r5, lr}
 800aef2:	3901      	subs	r1, #1
 800aef4:	2400      	movs	r4, #0
 800aef6:	42a2      	cmp	r2, r4
 800aef8:	d101      	bne.n	800aefe <memcmp+0xe>
 800aefa:	2000      	movs	r0, #0
 800aefc:	e005      	b.n	800af0a <memcmp+0x1a>
 800aefe:	5d03      	ldrb	r3, [r0, r4]
 800af00:	3401      	adds	r4, #1
 800af02:	5d0d      	ldrb	r5, [r1, r4]
 800af04:	42ab      	cmp	r3, r5
 800af06:	d0f6      	beq.n	800aef6 <memcmp+0x6>
 800af08:	1b58      	subs	r0, r3, r5
 800af0a:	bd30      	pop	{r4, r5, pc}

0800af0c <memcpy>:
 800af0c:	440a      	add	r2, r1
 800af0e:	4291      	cmp	r1, r2
 800af10:	f100 33ff 	add.w	r3, r0, #4294967295
 800af14:	d100      	bne.n	800af18 <memcpy+0xc>
 800af16:	4770      	bx	lr
 800af18:	b510      	push	{r4, lr}
 800af1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800af22:	4291      	cmp	r1, r2
 800af24:	d1f9      	bne.n	800af1a <memcpy+0xe>
 800af26:	bd10      	pop	{r4, pc}

0800af28 <memset>:
 800af28:	4402      	add	r2, r0
 800af2a:	4603      	mov	r3, r0
 800af2c:	4293      	cmp	r3, r2
 800af2e:	d100      	bne.n	800af32 <memset+0xa>
 800af30:	4770      	bx	lr
 800af32:	f803 1b01 	strb.w	r1, [r3], #1
 800af36:	e7f9      	b.n	800af2c <memset+0x4>

0800af38 <siprintf>:
 800af38:	b40e      	push	{r1, r2, r3}
 800af3a:	b500      	push	{lr}
 800af3c:	b09c      	sub	sp, #112	; 0x70
 800af3e:	ab1d      	add	r3, sp, #116	; 0x74
 800af40:	9002      	str	r0, [sp, #8]
 800af42:	9006      	str	r0, [sp, #24]
 800af44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800af48:	4809      	ldr	r0, [pc, #36]	; (800af70 <siprintf+0x38>)
 800af4a:	9107      	str	r1, [sp, #28]
 800af4c:	9104      	str	r1, [sp, #16]
 800af4e:	4909      	ldr	r1, [pc, #36]	; (800af74 <siprintf+0x3c>)
 800af50:	f853 2b04 	ldr.w	r2, [r3], #4
 800af54:	9105      	str	r1, [sp, #20]
 800af56:	6800      	ldr	r0, [r0, #0]
 800af58:	9301      	str	r3, [sp, #4]
 800af5a:	a902      	add	r1, sp, #8
 800af5c:	f000 f868 	bl	800b030 <_svfiprintf_r>
 800af60:	9b02      	ldr	r3, [sp, #8]
 800af62:	2200      	movs	r2, #0
 800af64:	701a      	strb	r2, [r3, #0]
 800af66:	b01c      	add	sp, #112	; 0x70
 800af68:	f85d eb04 	ldr.w	lr, [sp], #4
 800af6c:	b003      	add	sp, #12
 800af6e:	4770      	bx	lr
 800af70:	2000000c 	.word	0x2000000c
 800af74:	ffff0208 	.word	0xffff0208

0800af78 <__ssputs_r>:
 800af78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af7c:	688e      	ldr	r6, [r1, #8]
 800af7e:	429e      	cmp	r6, r3
 800af80:	4682      	mov	sl, r0
 800af82:	460c      	mov	r4, r1
 800af84:	4690      	mov	r8, r2
 800af86:	461f      	mov	r7, r3
 800af88:	d838      	bhi.n	800affc <__ssputs_r+0x84>
 800af8a:	898a      	ldrh	r2, [r1, #12]
 800af8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af90:	d032      	beq.n	800aff8 <__ssputs_r+0x80>
 800af92:	6825      	ldr	r5, [r4, #0]
 800af94:	6909      	ldr	r1, [r1, #16]
 800af96:	eba5 0901 	sub.w	r9, r5, r1
 800af9a:	6965      	ldr	r5, [r4, #20]
 800af9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800afa0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800afa4:	3301      	adds	r3, #1
 800afa6:	444b      	add	r3, r9
 800afa8:	106d      	asrs	r5, r5, #1
 800afaa:	429d      	cmp	r5, r3
 800afac:	bf38      	it	cc
 800afae:	461d      	movcc	r5, r3
 800afb0:	0553      	lsls	r3, r2, #21
 800afb2:	d531      	bpl.n	800b018 <__ssputs_r+0xa0>
 800afb4:	4629      	mov	r1, r5
 800afb6:	f000 fb39 	bl	800b62c <_malloc_r>
 800afba:	4606      	mov	r6, r0
 800afbc:	b950      	cbnz	r0, 800afd4 <__ssputs_r+0x5c>
 800afbe:	230c      	movs	r3, #12
 800afc0:	f8ca 3000 	str.w	r3, [sl]
 800afc4:	89a3      	ldrh	r3, [r4, #12]
 800afc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800afca:	81a3      	strh	r3, [r4, #12]
 800afcc:	f04f 30ff 	mov.w	r0, #4294967295
 800afd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afd4:	6921      	ldr	r1, [r4, #16]
 800afd6:	464a      	mov	r2, r9
 800afd8:	f7ff ff98 	bl	800af0c <memcpy>
 800afdc:	89a3      	ldrh	r3, [r4, #12]
 800afde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800afe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afe6:	81a3      	strh	r3, [r4, #12]
 800afe8:	6126      	str	r6, [r4, #16]
 800afea:	6165      	str	r5, [r4, #20]
 800afec:	444e      	add	r6, r9
 800afee:	eba5 0509 	sub.w	r5, r5, r9
 800aff2:	6026      	str	r6, [r4, #0]
 800aff4:	60a5      	str	r5, [r4, #8]
 800aff6:	463e      	mov	r6, r7
 800aff8:	42be      	cmp	r6, r7
 800affa:	d900      	bls.n	800affe <__ssputs_r+0x86>
 800affc:	463e      	mov	r6, r7
 800affe:	4632      	mov	r2, r6
 800b000:	6820      	ldr	r0, [r4, #0]
 800b002:	4641      	mov	r1, r8
 800b004:	f000 faa8 	bl	800b558 <memmove>
 800b008:	68a3      	ldr	r3, [r4, #8]
 800b00a:	6822      	ldr	r2, [r4, #0]
 800b00c:	1b9b      	subs	r3, r3, r6
 800b00e:	4432      	add	r2, r6
 800b010:	60a3      	str	r3, [r4, #8]
 800b012:	6022      	str	r2, [r4, #0]
 800b014:	2000      	movs	r0, #0
 800b016:	e7db      	b.n	800afd0 <__ssputs_r+0x58>
 800b018:	462a      	mov	r2, r5
 800b01a:	f000 fb61 	bl	800b6e0 <_realloc_r>
 800b01e:	4606      	mov	r6, r0
 800b020:	2800      	cmp	r0, #0
 800b022:	d1e1      	bne.n	800afe8 <__ssputs_r+0x70>
 800b024:	6921      	ldr	r1, [r4, #16]
 800b026:	4650      	mov	r0, sl
 800b028:	f000 fab0 	bl	800b58c <_free_r>
 800b02c:	e7c7      	b.n	800afbe <__ssputs_r+0x46>
	...

0800b030 <_svfiprintf_r>:
 800b030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b034:	4698      	mov	r8, r3
 800b036:	898b      	ldrh	r3, [r1, #12]
 800b038:	061b      	lsls	r3, r3, #24
 800b03a:	b09d      	sub	sp, #116	; 0x74
 800b03c:	4607      	mov	r7, r0
 800b03e:	460d      	mov	r5, r1
 800b040:	4614      	mov	r4, r2
 800b042:	d50e      	bpl.n	800b062 <_svfiprintf_r+0x32>
 800b044:	690b      	ldr	r3, [r1, #16]
 800b046:	b963      	cbnz	r3, 800b062 <_svfiprintf_r+0x32>
 800b048:	2140      	movs	r1, #64	; 0x40
 800b04a:	f000 faef 	bl	800b62c <_malloc_r>
 800b04e:	6028      	str	r0, [r5, #0]
 800b050:	6128      	str	r0, [r5, #16]
 800b052:	b920      	cbnz	r0, 800b05e <_svfiprintf_r+0x2e>
 800b054:	230c      	movs	r3, #12
 800b056:	603b      	str	r3, [r7, #0]
 800b058:	f04f 30ff 	mov.w	r0, #4294967295
 800b05c:	e0d1      	b.n	800b202 <_svfiprintf_r+0x1d2>
 800b05e:	2340      	movs	r3, #64	; 0x40
 800b060:	616b      	str	r3, [r5, #20]
 800b062:	2300      	movs	r3, #0
 800b064:	9309      	str	r3, [sp, #36]	; 0x24
 800b066:	2320      	movs	r3, #32
 800b068:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b06c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b070:	2330      	movs	r3, #48	; 0x30
 800b072:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b21c <_svfiprintf_r+0x1ec>
 800b076:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b07a:	f04f 0901 	mov.w	r9, #1
 800b07e:	4623      	mov	r3, r4
 800b080:	469a      	mov	sl, r3
 800b082:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b086:	b10a      	cbz	r2, 800b08c <_svfiprintf_r+0x5c>
 800b088:	2a25      	cmp	r2, #37	; 0x25
 800b08a:	d1f9      	bne.n	800b080 <_svfiprintf_r+0x50>
 800b08c:	ebba 0b04 	subs.w	fp, sl, r4
 800b090:	d00b      	beq.n	800b0aa <_svfiprintf_r+0x7a>
 800b092:	465b      	mov	r3, fp
 800b094:	4622      	mov	r2, r4
 800b096:	4629      	mov	r1, r5
 800b098:	4638      	mov	r0, r7
 800b09a:	f7ff ff6d 	bl	800af78 <__ssputs_r>
 800b09e:	3001      	adds	r0, #1
 800b0a0:	f000 80aa 	beq.w	800b1f8 <_svfiprintf_r+0x1c8>
 800b0a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0a6:	445a      	add	r2, fp
 800b0a8:	9209      	str	r2, [sp, #36]	; 0x24
 800b0aa:	f89a 3000 	ldrb.w	r3, [sl]
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	f000 80a2 	beq.w	800b1f8 <_svfiprintf_r+0x1c8>
 800b0b4:	2300      	movs	r3, #0
 800b0b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b0ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b0be:	f10a 0a01 	add.w	sl, sl, #1
 800b0c2:	9304      	str	r3, [sp, #16]
 800b0c4:	9307      	str	r3, [sp, #28]
 800b0c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b0ca:	931a      	str	r3, [sp, #104]	; 0x68
 800b0cc:	4654      	mov	r4, sl
 800b0ce:	2205      	movs	r2, #5
 800b0d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b0d4:	4851      	ldr	r0, [pc, #324]	; (800b21c <_svfiprintf_r+0x1ec>)
 800b0d6:	f7f5 f8ab 	bl	8000230 <memchr>
 800b0da:	9a04      	ldr	r2, [sp, #16]
 800b0dc:	b9d8      	cbnz	r0, 800b116 <_svfiprintf_r+0xe6>
 800b0de:	06d0      	lsls	r0, r2, #27
 800b0e0:	bf44      	itt	mi
 800b0e2:	2320      	movmi	r3, #32
 800b0e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0e8:	0711      	lsls	r1, r2, #28
 800b0ea:	bf44      	itt	mi
 800b0ec:	232b      	movmi	r3, #43	; 0x2b
 800b0ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b0f2:	f89a 3000 	ldrb.w	r3, [sl]
 800b0f6:	2b2a      	cmp	r3, #42	; 0x2a
 800b0f8:	d015      	beq.n	800b126 <_svfiprintf_r+0xf6>
 800b0fa:	9a07      	ldr	r2, [sp, #28]
 800b0fc:	4654      	mov	r4, sl
 800b0fe:	2000      	movs	r0, #0
 800b100:	f04f 0c0a 	mov.w	ip, #10
 800b104:	4621      	mov	r1, r4
 800b106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b10a:	3b30      	subs	r3, #48	; 0x30
 800b10c:	2b09      	cmp	r3, #9
 800b10e:	d94e      	bls.n	800b1ae <_svfiprintf_r+0x17e>
 800b110:	b1b0      	cbz	r0, 800b140 <_svfiprintf_r+0x110>
 800b112:	9207      	str	r2, [sp, #28]
 800b114:	e014      	b.n	800b140 <_svfiprintf_r+0x110>
 800b116:	eba0 0308 	sub.w	r3, r0, r8
 800b11a:	fa09 f303 	lsl.w	r3, r9, r3
 800b11e:	4313      	orrs	r3, r2
 800b120:	9304      	str	r3, [sp, #16]
 800b122:	46a2      	mov	sl, r4
 800b124:	e7d2      	b.n	800b0cc <_svfiprintf_r+0x9c>
 800b126:	9b03      	ldr	r3, [sp, #12]
 800b128:	1d19      	adds	r1, r3, #4
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	9103      	str	r1, [sp, #12]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	bfbb      	ittet	lt
 800b132:	425b      	neglt	r3, r3
 800b134:	f042 0202 	orrlt.w	r2, r2, #2
 800b138:	9307      	strge	r3, [sp, #28]
 800b13a:	9307      	strlt	r3, [sp, #28]
 800b13c:	bfb8      	it	lt
 800b13e:	9204      	strlt	r2, [sp, #16]
 800b140:	7823      	ldrb	r3, [r4, #0]
 800b142:	2b2e      	cmp	r3, #46	; 0x2e
 800b144:	d10c      	bne.n	800b160 <_svfiprintf_r+0x130>
 800b146:	7863      	ldrb	r3, [r4, #1]
 800b148:	2b2a      	cmp	r3, #42	; 0x2a
 800b14a:	d135      	bne.n	800b1b8 <_svfiprintf_r+0x188>
 800b14c:	9b03      	ldr	r3, [sp, #12]
 800b14e:	1d1a      	adds	r2, r3, #4
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	9203      	str	r2, [sp, #12]
 800b154:	2b00      	cmp	r3, #0
 800b156:	bfb8      	it	lt
 800b158:	f04f 33ff 	movlt.w	r3, #4294967295
 800b15c:	3402      	adds	r4, #2
 800b15e:	9305      	str	r3, [sp, #20]
 800b160:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b22c <_svfiprintf_r+0x1fc>
 800b164:	7821      	ldrb	r1, [r4, #0]
 800b166:	2203      	movs	r2, #3
 800b168:	4650      	mov	r0, sl
 800b16a:	f7f5 f861 	bl	8000230 <memchr>
 800b16e:	b140      	cbz	r0, 800b182 <_svfiprintf_r+0x152>
 800b170:	2340      	movs	r3, #64	; 0x40
 800b172:	eba0 000a 	sub.w	r0, r0, sl
 800b176:	fa03 f000 	lsl.w	r0, r3, r0
 800b17a:	9b04      	ldr	r3, [sp, #16]
 800b17c:	4303      	orrs	r3, r0
 800b17e:	3401      	adds	r4, #1
 800b180:	9304      	str	r3, [sp, #16]
 800b182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b186:	4826      	ldr	r0, [pc, #152]	; (800b220 <_svfiprintf_r+0x1f0>)
 800b188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b18c:	2206      	movs	r2, #6
 800b18e:	f7f5 f84f 	bl	8000230 <memchr>
 800b192:	2800      	cmp	r0, #0
 800b194:	d038      	beq.n	800b208 <_svfiprintf_r+0x1d8>
 800b196:	4b23      	ldr	r3, [pc, #140]	; (800b224 <_svfiprintf_r+0x1f4>)
 800b198:	bb1b      	cbnz	r3, 800b1e2 <_svfiprintf_r+0x1b2>
 800b19a:	9b03      	ldr	r3, [sp, #12]
 800b19c:	3307      	adds	r3, #7
 800b19e:	f023 0307 	bic.w	r3, r3, #7
 800b1a2:	3308      	adds	r3, #8
 800b1a4:	9303      	str	r3, [sp, #12]
 800b1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1a8:	4433      	add	r3, r6
 800b1aa:	9309      	str	r3, [sp, #36]	; 0x24
 800b1ac:	e767      	b.n	800b07e <_svfiprintf_r+0x4e>
 800b1ae:	fb0c 3202 	mla	r2, ip, r2, r3
 800b1b2:	460c      	mov	r4, r1
 800b1b4:	2001      	movs	r0, #1
 800b1b6:	e7a5      	b.n	800b104 <_svfiprintf_r+0xd4>
 800b1b8:	2300      	movs	r3, #0
 800b1ba:	3401      	adds	r4, #1
 800b1bc:	9305      	str	r3, [sp, #20]
 800b1be:	4619      	mov	r1, r3
 800b1c0:	f04f 0c0a 	mov.w	ip, #10
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b1ca:	3a30      	subs	r2, #48	; 0x30
 800b1cc:	2a09      	cmp	r2, #9
 800b1ce:	d903      	bls.n	800b1d8 <_svfiprintf_r+0x1a8>
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d0c5      	beq.n	800b160 <_svfiprintf_r+0x130>
 800b1d4:	9105      	str	r1, [sp, #20]
 800b1d6:	e7c3      	b.n	800b160 <_svfiprintf_r+0x130>
 800b1d8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b1dc:	4604      	mov	r4, r0
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e7f0      	b.n	800b1c4 <_svfiprintf_r+0x194>
 800b1e2:	ab03      	add	r3, sp, #12
 800b1e4:	9300      	str	r3, [sp, #0]
 800b1e6:	462a      	mov	r2, r5
 800b1e8:	4b0f      	ldr	r3, [pc, #60]	; (800b228 <_svfiprintf_r+0x1f8>)
 800b1ea:	a904      	add	r1, sp, #16
 800b1ec:	4638      	mov	r0, r7
 800b1ee:	f3af 8000 	nop.w
 800b1f2:	1c42      	adds	r2, r0, #1
 800b1f4:	4606      	mov	r6, r0
 800b1f6:	d1d6      	bne.n	800b1a6 <_svfiprintf_r+0x176>
 800b1f8:	89ab      	ldrh	r3, [r5, #12]
 800b1fa:	065b      	lsls	r3, r3, #25
 800b1fc:	f53f af2c 	bmi.w	800b058 <_svfiprintf_r+0x28>
 800b200:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b202:	b01d      	add	sp, #116	; 0x74
 800b204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b208:	ab03      	add	r3, sp, #12
 800b20a:	9300      	str	r3, [sp, #0]
 800b20c:	462a      	mov	r2, r5
 800b20e:	4b06      	ldr	r3, [pc, #24]	; (800b228 <_svfiprintf_r+0x1f8>)
 800b210:	a904      	add	r1, sp, #16
 800b212:	4638      	mov	r0, r7
 800b214:	f000 f87a 	bl	800b30c <_printf_i>
 800b218:	e7eb      	b.n	800b1f2 <_svfiprintf_r+0x1c2>
 800b21a:	bf00      	nop
 800b21c:	0800b9e8 	.word	0x0800b9e8
 800b220:	0800b9f2 	.word	0x0800b9f2
 800b224:	00000000 	.word	0x00000000
 800b228:	0800af79 	.word	0x0800af79
 800b22c:	0800b9ee 	.word	0x0800b9ee

0800b230 <_printf_common>:
 800b230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b234:	4616      	mov	r6, r2
 800b236:	4699      	mov	r9, r3
 800b238:	688a      	ldr	r2, [r1, #8]
 800b23a:	690b      	ldr	r3, [r1, #16]
 800b23c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b240:	4293      	cmp	r3, r2
 800b242:	bfb8      	it	lt
 800b244:	4613      	movlt	r3, r2
 800b246:	6033      	str	r3, [r6, #0]
 800b248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b24c:	4607      	mov	r7, r0
 800b24e:	460c      	mov	r4, r1
 800b250:	b10a      	cbz	r2, 800b256 <_printf_common+0x26>
 800b252:	3301      	adds	r3, #1
 800b254:	6033      	str	r3, [r6, #0]
 800b256:	6823      	ldr	r3, [r4, #0]
 800b258:	0699      	lsls	r1, r3, #26
 800b25a:	bf42      	ittt	mi
 800b25c:	6833      	ldrmi	r3, [r6, #0]
 800b25e:	3302      	addmi	r3, #2
 800b260:	6033      	strmi	r3, [r6, #0]
 800b262:	6825      	ldr	r5, [r4, #0]
 800b264:	f015 0506 	ands.w	r5, r5, #6
 800b268:	d106      	bne.n	800b278 <_printf_common+0x48>
 800b26a:	f104 0a19 	add.w	sl, r4, #25
 800b26e:	68e3      	ldr	r3, [r4, #12]
 800b270:	6832      	ldr	r2, [r6, #0]
 800b272:	1a9b      	subs	r3, r3, r2
 800b274:	42ab      	cmp	r3, r5
 800b276:	dc26      	bgt.n	800b2c6 <_printf_common+0x96>
 800b278:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b27c:	1e13      	subs	r3, r2, #0
 800b27e:	6822      	ldr	r2, [r4, #0]
 800b280:	bf18      	it	ne
 800b282:	2301      	movne	r3, #1
 800b284:	0692      	lsls	r2, r2, #26
 800b286:	d42b      	bmi.n	800b2e0 <_printf_common+0xb0>
 800b288:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b28c:	4649      	mov	r1, r9
 800b28e:	4638      	mov	r0, r7
 800b290:	47c0      	blx	r8
 800b292:	3001      	adds	r0, #1
 800b294:	d01e      	beq.n	800b2d4 <_printf_common+0xa4>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	68e5      	ldr	r5, [r4, #12]
 800b29a:	6832      	ldr	r2, [r6, #0]
 800b29c:	f003 0306 	and.w	r3, r3, #6
 800b2a0:	2b04      	cmp	r3, #4
 800b2a2:	bf08      	it	eq
 800b2a4:	1aad      	subeq	r5, r5, r2
 800b2a6:	68a3      	ldr	r3, [r4, #8]
 800b2a8:	6922      	ldr	r2, [r4, #16]
 800b2aa:	bf0c      	ite	eq
 800b2ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b2b0:	2500      	movne	r5, #0
 800b2b2:	4293      	cmp	r3, r2
 800b2b4:	bfc4      	itt	gt
 800b2b6:	1a9b      	subgt	r3, r3, r2
 800b2b8:	18ed      	addgt	r5, r5, r3
 800b2ba:	2600      	movs	r6, #0
 800b2bc:	341a      	adds	r4, #26
 800b2be:	42b5      	cmp	r5, r6
 800b2c0:	d11a      	bne.n	800b2f8 <_printf_common+0xc8>
 800b2c2:	2000      	movs	r0, #0
 800b2c4:	e008      	b.n	800b2d8 <_printf_common+0xa8>
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	4652      	mov	r2, sl
 800b2ca:	4649      	mov	r1, r9
 800b2cc:	4638      	mov	r0, r7
 800b2ce:	47c0      	blx	r8
 800b2d0:	3001      	adds	r0, #1
 800b2d2:	d103      	bne.n	800b2dc <_printf_common+0xac>
 800b2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b2dc:	3501      	adds	r5, #1
 800b2de:	e7c6      	b.n	800b26e <_printf_common+0x3e>
 800b2e0:	18e1      	adds	r1, r4, r3
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	2030      	movs	r0, #48	; 0x30
 800b2e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b2ea:	4422      	add	r2, r4
 800b2ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b2f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b2f4:	3302      	adds	r3, #2
 800b2f6:	e7c7      	b.n	800b288 <_printf_common+0x58>
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	4622      	mov	r2, r4
 800b2fc:	4649      	mov	r1, r9
 800b2fe:	4638      	mov	r0, r7
 800b300:	47c0      	blx	r8
 800b302:	3001      	adds	r0, #1
 800b304:	d0e6      	beq.n	800b2d4 <_printf_common+0xa4>
 800b306:	3601      	adds	r6, #1
 800b308:	e7d9      	b.n	800b2be <_printf_common+0x8e>
	...

0800b30c <_printf_i>:
 800b30c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b310:	460c      	mov	r4, r1
 800b312:	4691      	mov	r9, r2
 800b314:	7e27      	ldrb	r7, [r4, #24]
 800b316:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b318:	2f78      	cmp	r7, #120	; 0x78
 800b31a:	4680      	mov	r8, r0
 800b31c:	469a      	mov	sl, r3
 800b31e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b322:	d807      	bhi.n	800b334 <_printf_i+0x28>
 800b324:	2f62      	cmp	r7, #98	; 0x62
 800b326:	d80a      	bhi.n	800b33e <_printf_i+0x32>
 800b328:	2f00      	cmp	r7, #0
 800b32a:	f000 80d8 	beq.w	800b4de <_printf_i+0x1d2>
 800b32e:	2f58      	cmp	r7, #88	; 0x58
 800b330:	f000 80a3 	beq.w	800b47a <_printf_i+0x16e>
 800b334:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b338:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b33c:	e03a      	b.n	800b3b4 <_printf_i+0xa8>
 800b33e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b342:	2b15      	cmp	r3, #21
 800b344:	d8f6      	bhi.n	800b334 <_printf_i+0x28>
 800b346:	a001      	add	r0, pc, #4	; (adr r0, 800b34c <_printf_i+0x40>)
 800b348:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b34c:	0800b3a5 	.word	0x0800b3a5
 800b350:	0800b3b9 	.word	0x0800b3b9
 800b354:	0800b335 	.word	0x0800b335
 800b358:	0800b335 	.word	0x0800b335
 800b35c:	0800b335 	.word	0x0800b335
 800b360:	0800b335 	.word	0x0800b335
 800b364:	0800b3b9 	.word	0x0800b3b9
 800b368:	0800b335 	.word	0x0800b335
 800b36c:	0800b335 	.word	0x0800b335
 800b370:	0800b335 	.word	0x0800b335
 800b374:	0800b335 	.word	0x0800b335
 800b378:	0800b4c5 	.word	0x0800b4c5
 800b37c:	0800b3e9 	.word	0x0800b3e9
 800b380:	0800b4a7 	.word	0x0800b4a7
 800b384:	0800b335 	.word	0x0800b335
 800b388:	0800b335 	.word	0x0800b335
 800b38c:	0800b4e7 	.word	0x0800b4e7
 800b390:	0800b335 	.word	0x0800b335
 800b394:	0800b3e9 	.word	0x0800b3e9
 800b398:	0800b335 	.word	0x0800b335
 800b39c:	0800b335 	.word	0x0800b335
 800b3a0:	0800b4af 	.word	0x0800b4af
 800b3a4:	680b      	ldr	r3, [r1, #0]
 800b3a6:	1d1a      	adds	r2, r3, #4
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	600a      	str	r2, [r1, #0]
 800b3ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b3b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b3b4:	2301      	movs	r3, #1
 800b3b6:	e0a3      	b.n	800b500 <_printf_i+0x1f4>
 800b3b8:	6825      	ldr	r5, [r4, #0]
 800b3ba:	6808      	ldr	r0, [r1, #0]
 800b3bc:	062e      	lsls	r6, r5, #24
 800b3be:	f100 0304 	add.w	r3, r0, #4
 800b3c2:	d50a      	bpl.n	800b3da <_printf_i+0xce>
 800b3c4:	6805      	ldr	r5, [r0, #0]
 800b3c6:	600b      	str	r3, [r1, #0]
 800b3c8:	2d00      	cmp	r5, #0
 800b3ca:	da03      	bge.n	800b3d4 <_printf_i+0xc8>
 800b3cc:	232d      	movs	r3, #45	; 0x2d
 800b3ce:	426d      	negs	r5, r5
 800b3d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b3d4:	485e      	ldr	r0, [pc, #376]	; (800b550 <_printf_i+0x244>)
 800b3d6:	230a      	movs	r3, #10
 800b3d8:	e019      	b.n	800b40e <_printf_i+0x102>
 800b3da:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b3de:	6805      	ldr	r5, [r0, #0]
 800b3e0:	600b      	str	r3, [r1, #0]
 800b3e2:	bf18      	it	ne
 800b3e4:	b22d      	sxthne	r5, r5
 800b3e6:	e7ef      	b.n	800b3c8 <_printf_i+0xbc>
 800b3e8:	680b      	ldr	r3, [r1, #0]
 800b3ea:	6825      	ldr	r5, [r4, #0]
 800b3ec:	1d18      	adds	r0, r3, #4
 800b3ee:	6008      	str	r0, [r1, #0]
 800b3f0:	0628      	lsls	r0, r5, #24
 800b3f2:	d501      	bpl.n	800b3f8 <_printf_i+0xec>
 800b3f4:	681d      	ldr	r5, [r3, #0]
 800b3f6:	e002      	b.n	800b3fe <_printf_i+0xf2>
 800b3f8:	0669      	lsls	r1, r5, #25
 800b3fa:	d5fb      	bpl.n	800b3f4 <_printf_i+0xe8>
 800b3fc:	881d      	ldrh	r5, [r3, #0]
 800b3fe:	4854      	ldr	r0, [pc, #336]	; (800b550 <_printf_i+0x244>)
 800b400:	2f6f      	cmp	r7, #111	; 0x6f
 800b402:	bf0c      	ite	eq
 800b404:	2308      	moveq	r3, #8
 800b406:	230a      	movne	r3, #10
 800b408:	2100      	movs	r1, #0
 800b40a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b40e:	6866      	ldr	r6, [r4, #4]
 800b410:	60a6      	str	r6, [r4, #8]
 800b412:	2e00      	cmp	r6, #0
 800b414:	bfa2      	ittt	ge
 800b416:	6821      	ldrge	r1, [r4, #0]
 800b418:	f021 0104 	bicge.w	r1, r1, #4
 800b41c:	6021      	strge	r1, [r4, #0]
 800b41e:	b90d      	cbnz	r5, 800b424 <_printf_i+0x118>
 800b420:	2e00      	cmp	r6, #0
 800b422:	d04d      	beq.n	800b4c0 <_printf_i+0x1b4>
 800b424:	4616      	mov	r6, r2
 800b426:	fbb5 f1f3 	udiv	r1, r5, r3
 800b42a:	fb03 5711 	mls	r7, r3, r1, r5
 800b42e:	5dc7      	ldrb	r7, [r0, r7]
 800b430:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b434:	462f      	mov	r7, r5
 800b436:	42bb      	cmp	r3, r7
 800b438:	460d      	mov	r5, r1
 800b43a:	d9f4      	bls.n	800b426 <_printf_i+0x11a>
 800b43c:	2b08      	cmp	r3, #8
 800b43e:	d10b      	bne.n	800b458 <_printf_i+0x14c>
 800b440:	6823      	ldr	r3, [r4, #0]
 800b442:	07df      	lsls	r7, r3, #31
 800b444:	d508      	bpl.n	800b458 <_printf_i+0x14c>
 800b446:	6923      	ldr	r3, [r4, #16]
 800b448:	6861      	ldr	r1, [r4, #4]
 800b44a:	4299      	cmp	r1, r3
 800b44c:	bfde      	ittt	le
 800b44e:	2330      	movle	r3, #48	; 0x30
 800b450:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b454:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b458:	1b92      	subs	r2, r2, r6
 800b45a:	6122      	str	r2, [r4, #16]
 800b45c:	f8cd a000 	str.w	sl, [sp]
 800b460:	464b      	mov	r3, r9
 800b462:	aa03      	add	r2, sp, #12
 800b464:	4621      	mov	r1, r4
 800b466:	4640      	mov	r0, r8
 800b468:	f7ff fee2 	bl	800b230 <_printf_common>
 800b46c:	3001      	adds	r0, #1
 800b46e:	d14c      	bne.n	800b50a <_printf_i+0x1fe>
 800b470:	f04f 30ff 	mov.w	r0, #4294967295
 800b474:	b004      	add	sp, #16
 800b476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b47a:	4835      	ldr	r0, [pc, #212]	; (800b550 <_printf_i+0x244>)
 800b47c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b480:	6823      	ldr	r3, [r4, #0]
 800b482:	680e      	ldr	r6, [r1, #0]
 800b484:	061f      	lsls	r7, r3, #24
 800b486:	f856 5b04 	ldr.w	r5, [r6], #4
 800b48a:	600e      	str	r6, [r1, #0]
 800b48c:	d514      	bpl.n	800b4b8 <_printf_i+0x1ac>
 800b48e:	07d9      	lsls	r1, r3, #31
 800b490:	bf44      	itt	mi
 800b492:	f043 0320 	orrmi.w	r3, r3, #32
 800b496:	6023      	strmi	r3, [r4, #0]
 800b498:	b91d      	cbnz	r5, 800b4a2 <_printf_i+0x196>
 800b49a:	6823      	ldr	r3, [r4, #0]
 800b49c:	f023 0320 	bic.w	r3, r3, #32
 800b4a0:	6023      	str	r3, [r4, #0]
 800b4a2:	2310      	movs	r3, #16
 800b4a4:	e7b0      	b.n	800b408 <_printf_i+0xfc>
 800b4a6:	6823      	ldr	r3, [r4, #0]
 800b4a8:	f043 0320 	orr.w	r3, r3, #32
 800b4ac:	6023      	str	r3, [r4, #0]
 800b4ae:	2378      	movs	r3, #120	; 0x78
 800b4b0:	4828      	ldr	r0, [pc, #160]	; (800b554 <_printf_i+0x248>)
 800b4b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b4b6:	e7e3      	b.n	800b480 <_printf_i+0x174>
 800b4b8:	065e      	lsls	r6, r3, #25
 800b4ba:	bf48      	it	mi
 800b4bc:	b2ad      	uxthmi	r5, r5
 800b4be:	e7e6      	b.n	800b48e <_printf_i+0x182>
 800b4c0:	4616      	mov	r6, r2
 800b4c2:	e7bb      	b.n	800b43c <_printf_i+0x130>
 800b4c4:	680b      	ldr	r3, [r1, #0]
 800b4c6:	6826      	ldr	r6, [r4, #0]
 800b4c8:	6960      	ldr	r0, [r4, #20]
 800b4ca:	1d1d      	adds	r5, r3, #4
 800b4cc:	600d      	str	r5, [r1, #0]
 800b4ce:	0635      	lsls	r5, r6, #24
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	d501      	bpl.n	800b4d8 <_printf_i+0x1cc>
 800b4d4:	6018      	str	r0, [r3, #0]
 800b4d6:	e002      	b.n	800b4de <_printf_i+0x1d2>
 800b4d8:	0671      	lsls	r1, r6, #25
 800b4da:	d5fb      	bpl.n	800b4d4 <_printf_i+0x1c8>
 800b4dc:	8018      	strh	r0, [r3, #0]
 800b4de:	2300      	movs	r3, #0
 800b4e0:	6123      	str	r3, [r4, #16]
 800b4e2:	4616      	mov	r6, r2
 800b4e4:	e7ba      	b.n	800b45c <_printf_i+0x150>
 800b4e6:	680b      	ldr	r3, [r1, #0]
 800b4e8:	1d1a      	adds	r2, r3, #4
 800b4ea:	600a      	str	r2, [r1, #0]
 800b4ec:	681e      	ldr	r6, [r3, #0]
 800b4ee:	6862      	ldr	r2, [r4, #4]
 800b4f0:	2100      	movs	r1, #0
 800b4f2:	4630      	mov	r0, r6
 800b4f4:	f7f4 fe9c 	bl	8000230 <memchr>
 800b4f8:	b108      	cbz	r0, 800b4fe <_printf_i+0x1f2>
 800b4fa:	1b80      	subs	r0, r0, r6
 800b4fc:	6060      	str	r0, [r4, #4]
 800b4fe:	6863      	ldr	r3, [r4, #4]
 800b500:	6123      	str	r3, [r4, #16]
 800b502:	2300      	movs	r3, #0
 800b504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b508:	e7a8      	b.n	800b45c <_printf_i+0x150>
 800b50a:	6923      	ldr	r3, [r4, #16]
 800b50c:	4632      	mov	r2, r6
 800b50e:	4649      	mov	r1, r9
 800b510:	4640      	mov	r0, r8
 800b512:	47d0      	blx	sl
 800b514:	3001      	adds	r0, #1
 800b516:	d0ab      	beq.n	800b470 <_printf_i+0x164>
 800b518:	6823      	ldr	r3, [r4, #0]
 800b51a:	079b      	lsls	r3, r3, #30
 800b51c:	d413      	bmi.n	800b546 <_printf_i+0x23a>
 800b51e:	68e0      	ldr	r0, [r4, #12]
 800b520:	9b03      	ldr	r3, [sp, #12]
 800b522:	4298      	cmp	r0, r3
 800b524:	bfb8      	it	lt
 800b526:	4618      	movlt	r0, r3
 800b528:	e7a4      	b.n	800b474 <_printf_i+0x168>
 800b52a:	2301      	movs	r3, #1
 800b52c:	4632      	mov	r2, r6
 800b52e:	4649      	mov	r1, r9
 800b530:	4640      	mov	r0, r8
 800b532:	47d0      	blx	sl
 800b534:	3001      	adds	r0, #1
 800b536:	d09b      	beq.n	800b470 <_printf_i+0x164>
 800b538:	3501      	adds	r5, #1
 800b53a:	68e3      	ldr	r3, [r4, #12]
 800b53c:	9903      	ldr	r1, [sp, #12]
 800b53e:	1a5b      	subs	r3, r3, r1
 800b540:	42ab      	cmp	r3, r5
 800b542:	dcf2      	bgt.n	800b52a <_printf_i+0x21e>
 800b544:	e7eb      	b.n	800b51e <_printf_i+0x212>
 800b546:	2500      	movs	r5, #0
 800b548:	f104 0619 	add.w	r6, r4, #25
 800b54c:	e7f5      	b.n	800b53a <_printf_i+0x22e>
 800b54e:	bf00      	nop
 800b550:	0800b9f9 	.word	0x0800b9f9
 800b554:	0800ba0a 	.word	0x0800ba0a

0800b558 <memmove>:
 800b558:	4288      	cmp	r0, r1
 800b55a:	b510      	push	{r4, lr}
 800b55c:	eb01 0402 	add.w	r4, r1, r2
 800b560:	d902      	bls.n	800b568 <memmove+0x10>
 800b562:	4284      	cmp	r4, r0
 800b564:	4623      	mov	r3, r4
 800b566:	d807      	bhi.n	800b578 <memmove+0x20>
 800b568:	1e43      	subs	r3, r0, #1
 800b56a:	42a1      	cmp	r1, r4
 800b56c:	d008      	beq.n	800b580 <memmove+0x28>
 800b56e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b572:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b576:	e7f8      	b.n	800b56a <memmove+0x12>
 800b578:	4402      	add	r2, r0
 800b57a:	4601      	mov	r1, r0
 800b57c:	428a      	cmp	r2, r1
 800b57e:	d100      	bne.n	800b582 <memmove+0x2a>
 800b580:	bd10      	pop	{r4, pc}
 800b582:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b586:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b58a:	e7f7      	b.n	800b57c <memmove+0x24>

0800b58c <_free_r>:
 800b58c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b58e:	2900      	cmp	r1, #0
 800b590:	d048      	beq.n	800b624 <_free_r+0x98>
 800b592:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b596:	9001      	str	r0, [sp, #4]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	f1a1 0404 	sub.w	r4, r1, #4
 800b59e:	bfb8      	it	lt
 800b5a0:	18e4      	addlt	r4, r4, r3
 800b5a2:	f000 f8d3 	bl	800b74c <__malloc_lock>
 800b5a6:	4a20      	ldr	r2, [pc, #128]	; (800b628 <_free_r+0x9c>)
 800b5a8:	9801      	ldr	r0, [sp, #4]
 800b5aa:	6813      	ldr	r3, [r2, #0]
 800b5ac:	4615      	mov	r5, r2
 800b5ae:	b933      	cbnz	r3, 800b5be <_free_r+0x32>
 800b5b0:	6063      	str	r3, [r4, #4]
 800b5b2:	6014      	str	r4, [r2, #0]
 800b5b4:	b003      	add	sp, #12
 800b5b6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b5ba:	f000 b8cd 	b.w	800b758 <__malloc_unlock>
 800b5be:	42a3      	cmp	r3, r4
 800b5c0:	d90b      	bls.n	800b5da <_free_r+0x4e>
 800b5c2:	6821      	ldr	r1, [r4, #0]
 800b5c4:	1862      	adds	r2, r4, r1
 800b5c6:	4293      	cmp	r3, r2
 800b5c8:	bf04      	itt	eq
 800b5ca:	681a      	ldreq	r2, [r3, #0]
 800b5cc:	685b      	ldreq	r3, [r3, #4]
 800b5ce:	6063      	str	r3, [r4, #4]
 800b5d0:	bf04      	itt	eq
 800b5d2:	1852      	addeq	r2, r2, r1
 800b5d4:	6022      	streq	r2, [r4, #0]
 800b5d6:	602c      	str	r4, [r5, #0]
 800b5d8:	e7ec      	b.n	800b5b4 <_free_r+0x28>
 800b5da:	461a      	mov	r2, r3
 800b5dc:	685b      	ldr	r3, [r3, #4]
 800b5de:	b10b      	cbz	r3, 800b5e4 <_free_r+0x58>
 800b5e0:	42a3      	cmp	r3, r4
 800b5e2:	d9fa      	bls.n	800b5da <_free_r+0x4e>
 800b5e4:	6811      	ldr	r1, [r2, #0]
 800b5e6:	1855      	adds	r5, r2, r1
 800b5e8:	42a5      	cmp	r5, r4
 800b5ea:	d10b      	bne.n	800b604 <_free_r+0x78>
 800b5ec:	6824      	ldr	r4, [r4, #0]
 800b5ee:	4421      	add	r1, r4
 800b5f0:	1854      	adds	r4, r2, r1
 800b5f2:	42a3      	cmp	r3, r4
 800b5f4:	6011      	str	r1, [r2, #0]
 800b5f6:	d1dd      	bne.n	800b5b4 <_free_r+0x28>
 800b5f8:	681c      	ldr	r4, [r3, #0]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	6053      	str	r3, [r2, #4]
 800b5fe:	4421      	add	r1, r4
 800b600:	6011      	str	r1, [r2, #0]
 800b602:	e7d7      	b.n	800b5b4 <_free_r+0x28>
 800b604:	d902      	bls.n	800b60c <_free_r+0x80>
 800b606:	230c      	movs	r3, #12
 800b608:	6003      	str	r3, [r0, #0]
 800b60a:	e7d3      	b.n	800b5b4 <_free_r+0x28>
 800b60c:	6825      	ldr	r5, [r4, #0]
 800b60e:	1961      	adds	r1, r4, r5
 800b610:	428b      	cmp	r3, r1
 800b612:	bf04      	itt	eq
 800b614:	6819      	ldreq	r1, [r3, #0]
 800b616:	685b      	ldreq	r3, [r3, #4]
 800b618:	6063      	str	r3, [r4, #4]
 800b61a:	bf04      	itt	eq
 800b61c:	1949      	addeq	r1, r1, r5
 800b61e:	6021      	streq	r1, [r4, #0]
 800b620:	6054      	str	r4, [r2, #4]
 800b622:	e7c7      	b.n	800b5b4 <_free_r+0x28>
 800b624:	b003      	add	sp, #12
 800b626:	bd30      	pop	{r4, r5, pc}
 800b628:	2000009c 	.word	0x2000009c

0800b62c <_malloc_r>:
 800b62c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b62e:	1ccd      	adds	r5, r1, #3
 800b630:	f025 0503 	bic.w	r5, r5, #3
 800b634:	3508      	adds	r5, #8
 800b636:	2d0c      	cmp	r5, #12
 800b638:	bf38      	it	cc
 800b63a:	250c      	movcc	r5, #12
 800b63c:	2d00      	cmp	r5, #0
 800b63e:	4606      	mov	r6, r0
 800b640:	db01      	blt.n	800b646 <_malloc_r+0x1a>
 800b642:	42a9      	cmp	r1, r5
 800b644:	d903      	bls.n	800b64e <_malloc_r+0x22>
 800b646:	230c      	movs	r3, #12
 800b648:	6033      	str	r3, [r6, #0]
 800b64a:	2000      	movs	r0, #0
 800b64c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b64e:	f000 f87d 	bl	800b74c <__malloc_lock>
 800b652:	4921      	ldr	r1, [pc, #132]	; (800b6d8 <_malloc_r+0xac>)
 800b654:	680a      	ldr	r2, [r1, #0]
 800b656:	4614      	mov	r4, r2
 800b658:	b99c      	cbnz	r4, 800b682 <_malloc_r+0x56>
 800b65a:	4f20      	ldr	r7, [pc, #128]	; (800b6dc <_malloc_r+0xb0>)
 800b65c:	683b      	ldr	r3, [r7, #0]
 800b65e:	b923      	cbnz	r3, 800b66a <_malloc_r+0x3e>
 800b660:	4621      	mov	r1, r4
 800b662:	4630      	mov	r0, r6
 800b664:	f000 f862 	bl	800b72c <_sbrk_r>
 800b668:	6038      	str	r0, [r7, #0]
 800b66a:	4629      	mov	r1, r5
 800b66c:	4630      	mov	r0, r6
 800b66e:	f000 f85d 	bl	800b72c <_sbrk_r>
 800b672:	1c43      	adds	r3, r0, #1
 800b674:	d123      	bne.n	800b6be <_malloc_r+0x92>
 800b676:	230c      	movs	r3, #12
 800b678:	6033      	str	r3, [r6, #0]
 800b67a:	4630      	mov	r0, r6
 800b67c:	f000 f86c 	bl	800b758 <__malloc_unlock>
 800b680:	e7e3      	b.n	800b64a <_malloc_r+0x1e>
 800b682:	6823      	ldr	r3, [r4, #0]
 800b684:	1b5b      	subs	r3, r3, r5
 800b686:	d417      	bmi.n	800b6b8 <_malloc_r+0x8c>
 800b688:	2b0b      	cmp	r3, #11
 800b68a:	d903      	bls.n	800b694 <_malloc_r+0x68>
 800b68c:	6023      	str	r3, [r4, #0]
 800b68e:	441c      	add	r4, r3
 800b690:	6025      	str	r5, [r4, #0]
 800b692:	e004      	b.n	800b69e <_malloc_r+0x72>
 800b694:	6863      	ldr	r3, [r4, #4]
 800b696:	42a2      	cmp	r2, r4
 800b698:	bf0c      	ite	eq
 800b69a:	600b      	streq	r3, [r1, #0]
 800b69c:	6053      	strne	r3, [r2, #4]
 800b69e:	4630      	mov	r0, r6
 800b6a0:	f000 f85a 	bl	800b758 <__malloc_unlock>
 800b6a4:	f104 000b 	add.w	r0, r4, #11
 800b6a8:	1d23      	adds	r3, r4, #4
 800b6aa:	f020 0007 	bic.w	r0, r0, #7
 800b6ae:	1ac2      	subs	r2, r0, r3
 800b6b0:	d0cc      	beq.n	800b64c <_malloc_r+0x20>
 800b6b2:	1a1b      	subs	r3, r3, r0
 800b6b4:	50a3      	str	r3, [r4, r2]
 800b6b6:	e7c9      	b.n	800b64c <_malloc_r+0x20>
 800b6b8:	4622      	mov	r2, r4
 800b6ba:	6864      	ldr	r4, [r4, #4]
 800b6bc:	e7cc      	b.n	800b658 <_malloc_r+0x2c>
 800b6be:	1cc4      	adds	r4, r0, #3
 800b6c0:	f024 0403 	bic.w	r4, r4, #3
 800b6c4:	42a0      	cmp	r0, r4
 800b6c6:	d0e3      	beq.n	800b690 <_malloc_r+0x64>
 800b6c8:	1a21      	subs	r1, r4, r0
 800b6ca:	4630      	mov	r0, r6
 800b6cc:	f000 f82e 	bl	800b72c <_sbrk_r>
 800b6d0:	3001      	adds	r0, #1
 800b6d2:	d1dd      	bne.n	800b690 <_malloc_r+0x64>
 800b6d4:	e7cf      	b.n	800b676 <_malloc_r+0x4a>
 800b6d6:	bf00      	nop
 800b6d8:	2000009c 	.word	0x2000009c
 800b6dc:	200000a0 	.word	0x200000a0

0800b6e0 <_realloc_r>:
 800b6e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6e2:	4607      	mov	r7, r0
 800b6e4:	4614      	mov	r4, r2
 800b6e6:	460e      	mov	r6, r1
 800b6e8:	b921      	cbnz	r1, 800b6f4 <_realloc_r+0x14>
 800b6ea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b6ee:	4611      	mov	r1, r2
 800b6f0:	f7ff bf9c 	b.w	800b62c <_malloc_r>
 800b6f4:	b922      	cbnz	r2, 800b700 <_realloc_r+0x20>
 800b6f6:	f7ff ff49 	bl	800b58c <_free_r>
 800b6fa:	4625      	mov	r5, r4
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b700:	f000 f830 	bl	800b764 <_malloc_usable_size_r>
 800b704:	42a0      	cmp	r0, r4
 800b706:	d20f      	bcs.n	800b728 <_realloc_r+0x48>
 800b708:	4621      	mov	r1, r4
 800b70a:	4638      	mov	r0, r7
 800b70c:	f7ff ff8e 	bl	800b62c <_malloc_r>
 800b710:	4605      	mov	r5, r0
 800b712:	2800      	cmp	r0, #0
 800b714:	d0f2      	beq.n	800b6fc <_realloc_r+0x1c>
 800b716:	4631      	mov	r1, r6
 800b718:	4622      	mov	r2, r4
 800b71a:	f7ff fbf7 	bl	800af0c <memcpy>
 800b71e:	4631      	mov	r1, r6
 800b720:	4638      	mov	r0, r7
 800b722:	f7ff ff33 	bl	800b58c <_free_r>
 800b726:	e7e9      	b.n	800b6fc <_realloc_r+0x1c>
 800b728:	4635      	mov	r5, r6
 800b72a:	e7e7      	b.n	800b6fc <_realloc_r+0x1c>

0800b72c <_sbrk_r>:
 800b72c:	b538      	push	{r3, r4, r5, lr}
 800b72e:	4d06      	ldr	r5, [pc, #24]	; (800b748 <_sbrk_r+0x1c>)
 800b730:	2300      	movs	r3, #0
 800b732:	4604      	mov	r4, r0
 800b734:	4608      	mov	r0, r1
 800b736:	602b      	str	r3, [r5, #0]
 800b738:	f7f7 fa48 	bl	8002bcc <_sbrk>
 800b73c:	1c43      	adds	r3, r0, #1
 800b73e:	d102      	bne.n	800b746 <_sbrk_r+0x1a>
 800b740:	682b      	ldr	r3, [r5, #0]
 800b742:	b103      	cbz	r3, 800b746 <_sbrk_r+0x1a>
 800b744:	6023      	str	r3, [r4, #0]
 800b746:	bd38      	pop	{r3, r4, r5, pc}
 800b748:	20000968 	.word	0x20000968

0800b74c <__malloc_lock>:
 800b74c:	4801      	ldr	r0, [pc, #4]	; (800b754 <__malloc_lock+0x8>)
 800b74e:	f000 b811 	b.w	800b774 <__retarget_lock_acquire_recursive>
 800b752:	bf00      	nop
 800b754:	20000970 	.word	0x20000970

0800b758 <__malloc_unlock>:
 800b758:	4801      	ldr	r0, [pc, #4]	; (800b760 <__malloc_unlock+0x8>)
 800b75a:	f000 b80c 	b.w	800b776 <__retarget_lock_release_recursive>
 800b75e:	bf00      	nop
 800b760:	20000970 	.word	0x20000970

0800b764 <_malloc_usable_size_r>:
 800b764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b768:	1f18      	subs	r0, r3, #4
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	bfbc      	itt	lt
 800b76e:	580b      	ldrlt	r3, [r1, r0]
 800b770:	18c0      	addlt	r0, r0, r3
 800b772:	4770      	bx	lr

0800b774 <__retarget_lock_acquire_recursive>:
 800b774:	4770      	bx	lr

0800b776 <__retarget_lock_release_recursive>:
 800b776:	4770      	bx	lr

0800b778 <floor>:
 800b778:	ec51 0b10 	vmov	r0, r1, d0
 800b77c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b780:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800b784:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800b788:	2e13      	cmp	r6, #19
 800b78a:	ee10 5a10 	vmov	r5, s0
 800b78e:	ee10 8a10 	vmov	r8, s0
 800b792:	460c      	mov	r4, r1
 800b794:	dc32      	bgt.n	800b7fc <floor+0x84>
 800b796:	2e00      	cmp	r6, #0
 800b798:	da14      	bge.n	800b7c4 <floor+0x4c>
 800b79a:	a333      	add	r3, pc, #204	; (adr r3, 800b868 <floor+0xf0>)
 800b79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7a0:	f7f4 fd9c 	bl	80002dc <__adddf3>
 800b7a4:	2200      	movs	r2, #0
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	f7f5 f9de 	bl	8000b68 <__aeabi_dcmpgt>
 800b7ac:	b138      	cbz	r0, 800b7be <floor+0x46>
 800b7ae:	2c00      	cmp	r4, #0
 800b7b0:	da57      	bge.n	800b862 <floor+0xea>
 800b7b2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800b7b6:	431d      	orrs	r5, r3
 800b7b8:	d001      	beq.n	800b7be <floor+0x46>
 800b7ba:	4c2d      	ldr	r4, [pc, #180]	; (800b870 <floor+0xf8>)
 800b7bc:	2500      	movs	r5, #0
 800b7be:	4621      	mov	r1, r4
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	e025      	b.n	800b810 <floor+0x98>
 800b7c4:	4f2b      	ldr	r7, [pc, #172]	; (800b874 <floor+0xfc>)
 800b7c6:	4137      	asrs	r7, r6
 800b7c8:	ea01 0307 	and.w	r3, r1, r7
 800b7cc:	4303      	orrs	r3, r0
 800b7ce:	d01f      	beq.n	800b810 <floor+0x98>
 800b7d0:	a325      	add	r3, pc, #148	; (adr r3, 800b868 <floor+0xf0>)
 800b7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7d6:	f7f4 fd81 	bl	80002dc <__adddf3>
 800b7da:	2200      	movs	r2, #0
 800b7dc:	2300      	movs	r3, #0
 800b7de:	f7f5 f9c3 	bl	8000b68 <__aeabi_dcmpgt>
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	d0eb      	beq.n	800b7be <floor+0x46>
 800b7e6:	2c00      	cmp	r4, #0
 800b7e8:	bfbe      	ittt	lt
 800b7ea:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800b7ee:	fa43 f606 	asrlt.w	r6, r3, r6
 800b7f2:	19a4      	addlt	r4, r4, r6
 800b7f4:	ea24 0407 	bic.w	r4, r4, r7
 800b7f8:	2500      	movs	r5, #0
 800b7fa:	e7e0      	b.n	800b7be <floor+0x46>
 800b7fc:	2e33      	cmp	r6, #51	; 0x33
 800b7fe:	dd0b      	ble.n	800b818 <floor+0xa0>
 800b800:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800b804:	d104      	bne.n	800b810 <floor+0x98>
 800b806:	ee10 2a10 	vmov	r2, s0
 800b80a:	460b      	mov	r3, r1
 800b80c:	f7f4 fd66 	bl	80002dc <__adddf3>
 800b810:	ec41 0b10 	vmov	d0, r0, r1
 800b814:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b818:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800b81c:	f04f 33ff 	mov.w	r3, #4294967295
 800b820:	fa23 f707 	lsr.w	r7, r3, r7
 800b824:	4207      	tst	r7, r0
 800b826:	d0f3      	beq.n	800b810 <floor+0x98>
 800b828:	a30f      	add	r3, pc, #60	; (adr r3, 800b868 <floor+0xf0>)
 800b82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82e:	f7f4 fd55 	bl	80002dc <__adddf3>
 800b832:	2200      	movs	r2, #0
 800b834:	2300      	movs	r3, #0
 800b836:	f7f5 f997 	bl	8000b68 <__aeabi_dcmpgt>
 800b83a:	2800      	cmp	r0, #0
 800b83c:	d0bf      	beq.n	800b7be <floor+0x46>
 800b83e:	2c00      	cmp	r4, #0
 800b840:	da02      	bge.n	800b848 <floor+0xd0>
 800b842:	2e14      	cmp	r6, #20
 800b844:	d103      	bne.n	800b84e <floor+0xd6>
 800b846:	3401      	adds	r4, #1
 800b848:	ea25 0507 	bic.w	r5, r5, r7
 800b84c:	e7b7      	b.n	800b7be <floor+0x46>
 800b84e:	2301      	movs	r3, #1
 800b850:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800b854:	fa03 f606 	lsl.w	r6, r3, r6
 800b858:	4435      	add	r5, r6
 800b85a:	4545      	cmp	r5, r8
 800b85c:	bf38      	it	cc
 800b85e:	18e4      	addcc	r4, r4, r3
 800b860:	e7f2      	b.n	800b848 <floor+0xd0>
 800b862:	2500      	movs	r5, #0
 800b864:	462c      	mov	r4, r5
 800b866:	e7aa      	b.n	800b7be <floor+0x46>
 800b868:	8800759c 	.word	0x8800759c
 800b86c:	7e37e43c 	.word	0x7e37e43c
 800b870:	bff00000 	.word	0xbff00000
 800b874:	000fffff 	.word	0x000fffff

0800b878 <_init>:
 800b878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b87a:	bf00      	nop
 800b87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b87e:	bc08      	pop	{r3}
 800b880:	469e      	mov	lr, r3
 800b882:	4770      	bx	lr

0800b884 <_fini>:
 800b884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b886:	bf00      	nop
 800b888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b88a:	bc08      	pop	{r3}
 800b88c:	469e      	mov	lr, r3
 800b88e:	4770      	bx	lr
