# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dts"
# 14 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dts"
/dts-v1/;

# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi"
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/skeleton64.dtsi" 1






/ {
 #address-cells = <2>;
 #size-cells = <2>;
 cpus { };
 soc { };
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0 0 0>; };
};
# 15 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/include/dt-bindings/clock/msm-clocks-8952.h" 1
# 16 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/include/dt-bindings/regulator/qcom,rpm-smd-regulator.h" 1
# 17 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "../arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "../arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 18 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2

/ {
 model = "Qualcomm Technologies, Inc. MSM8917";
 compatible = "qcom,msm8917";
 qcom,msm-id = <303 0x0>, <308 0x0>, <309 0x0>;
 interrupt-parent = <&intc>;

 chosen {
  bootargs = "boot_cpus=0,1,2,3 sched_enable_hmp=1";
 };

 aliases {

  smd0 = &smdtty_ds;
  smd1 = &smdtty_apps_fm;
  smd2 = &smdtty_apps_riva_bt_acl;
  smd3 = &smdtty_apps_riva_bt_cmd;
  smd4 = &smdtty_mbalbridge;
  smd5 = &smdtty_apps_riva_ant_cmd;
  smd6 = &smdtty_apps_riva_ant_data;
  smd7 = &smdtty_data1;
  smd8 = &smdtty_data4;
  smd11 = &smdtty_data11;
  smd21 = &smdtty_data21;
  smd36 = &smdtty_loopback;
  spi3 = &spi_3;
  spi6 = &spi_6;
  i2c2 = &i2c_2;
  i2c5 = &i2c_5;
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
  i2c6 = &i2c_6;
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait,verify";
     status = "disabled";
    };
   };
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  other_ext_mem: other_ext_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86100000 0x0 0x700000>;
  };

  tzapp_mem: tzapp_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x84500000 0x0 0xB00000>;
  };

  modem_mem: modem_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86800000 0x0 0x5000000>;
  };

  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8b800000 0x0 0x1100000>;
  };

  wcnss_fw_mem: wcnss_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8c900000 0x0 0x700000>;
  };

  venus_mem: venus_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alloc-ranges = <0x0 0x80000000 0x0 0x10000000>;
   alignment = <0 0x400000>;
   size = <0 0x0800000>;
  };

  secure_mem: secure_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x7000000>;
   status = "disabled";
  };

  qseecom_mem: qseecom_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x1000000>;
  };

  adsp_mem: adsp_region@0 {
   compatible = "shared-dma-pool";
   reusable;
   alignment = <0 0x400000>;
   size = <0 0x400000>;
  };

  cont_splash_mem: splash_region@83000000 {
   reg = <0x0 0x90000000 0x0 0x1400000>;
  };
 };
# 262 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi"
 soc: soc { };
};

# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-pinctrl.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-pinctrl.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8917-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-camera-pinctrl.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-camera-pinctrl.dtsi"
cci {
 cci0_active: cci0_active {

  mux {

   pins = "gpio29", "gpio30";
   function = "cci_i2c";
  };

  config {
   pins = "gpio29", "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci0_suspend: cci0_suspend {

  mux {

   pins = "gpio29", "gpio30";
   function = "cci_i2c";
  };

  config {
   pins = "gpio29", "gpio30";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci1_active: cci1_active {

  mux {

   pins = "gpio31", "gpio32";
   function = "cci_i2c";
  };

  config {
   pins = "gpio31", "gpio32";
   drive-strength = <2>;
   bias-disable;
  };
 };

 cci1_suspend: cci1_suspend {

  mux {

   pins = "gpio31", "gpio32";
   function = "cci_i2c";
  };

  config {
   pins = "gpio31", "gpio32";
   drive-strength = <2>;
   bias-disable;
  };
 };
};


cam_sensor_mclk0_default: cam_sensor_mclk0_default {

 mux {

  pins = "gpio26";
  function = "cam_mclk";
 };

 config {
  pins = "gpio26";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

 mux {

  pins = "gpio26";
  function = "cam_mclk";
 };

 config {
  pins = "gpio26";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_rear_default: cam_sensor_rear_default {

 mux {
  pins = "gpio36", "gpio35";
  function = "gpio";
 };

 config {
  pins = "gpio36","gpio35";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_sleep: cam_sensor_rear_sleep {

 mux {
  pins = "gpio36","gpio35";
  function = "gpio";
 };

 config {
  pins = "gpio36","gpio35";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig: cam_sensor_rear_vdig {

 mux {
  pins = "gpio62";
  function = "gpio";
 };

 config {
  pins = "gpio62";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_rear_vdig_sleep: cam_sensor_rear_vdig_sleep {

 mux {
  pins = "gpio62";
  function = "gpio";
 };

 config {
  pins = "gpio62";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk1_default: cam_sensor_mclk1_default {

 mux {

  pins = "gpio27";
  function = "cam_mclk";
 };

 config {
  pins = "gpio27";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

 mux {

  pins = "gpio27";
  function = "cam_mclk";
 };

 config {
  pins = "gpio27";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_front_default: cam_sensor_front_default {

 mux {
  pins = "gpio38","gpio50";
  function = "gpio";
 };

 config {
  pins = "gpio38","gpio50";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_front_sleep: cam_sensor_front_sleep {

 mux {
  pins = "gpio38","gpio50";
  function = "gpio";
 };

 config {
  pins = "gpio38","gpio50";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk2_default: cam_sensor_mclk2_default {

 mux {

  pins = "gpio28";
  function = "cam_mclk";
 };

 config {
  pins = "gpio28";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_mclk2_sleep: cam_sensor_mclk2_sleep {

 mux {

  pins = "gpio28";
  function = "cam_mclk";
 };

 config {
  pins = "gpio28";
  bias-pull-down;
  drive-strength = <2>;
 };
};

cam_sensor_front1_default: cam_sensor_front1_default {

 mux {
  pins = "gpio40", "gpio39";
  function = "gpio";
 };

 config {
  pins = "gpio40", "gpio39";
  bias-disable;
  drive-strength = <2>;
 };
};

cam_sensor_front1_sleep: cam_sensor_front1_sleep {

 mux {
  pins = "gpio40", "gpio39";
  function = "gpio";
 };

 config {
  pins = "gpio40", "gpio39";
  bias-disable;
  drive-strength = <2>;
 };
};
# 25 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-pinctrl.dtsi" 2


  pmx_ts_int_active {
   ts_int_active: ts_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_active {
   ts_reset_active: ts_reset_active {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   ts_release: ts_release {
    mux {
     pins = "gpio65", "gpio64";
     function = "gpio";
    };

    config {
     pins = "gpio65", "gpio64";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

  };

  blsp1_uart1 {
   blsp1_uart1_active: blsp1_uart1_active {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "blsp_uart1";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };

   blsp1_uart1_sleep: blsp1_uart1_sleep {
    mux {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1",
      "gpio2", "gpio3";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcnss_pmux_5wire {

   wcnss_default: wcnss_default {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };

   wcnss_sleep: wcnss_sleep {
    wcss_wlan2 {
     pins = "gpio76";
     function = "wcss_wlan2";
    };
    wcss_wlan1 {
     pins = "gpio77";
     function = "wcss_wlan1";
    };
    wcss_wlan0 {
     pins = "gpio78";
     function = "wcss_wlan0";
    };
    wcss_wlan {
     pins = "gpio79", "gpio80";
     function = "wcss_wlan";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  wcnss_pmux_gpio: wcnss_pmux_gpio {
   wcnss_gpio_default: wcnss_gpio_default {

    mux {

     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio76", "gpio77",
            "gpio78", "gpio79",
            "gpio80";
     drive-strength = <6>;
     bias-pull-up;
    };
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_dsi_active: mdss_dsi_active {
    mux {
     pins = "gpio60", "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98";
     drive-strength = <8>;
     bias-disable = <0>;
     output-high;
    };
   };
   mdss_dsi_suspend: mdss_dsi_suspend {
    mux {
     pins = "gpio60", "gpio98";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio98";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_te {
   mdss_te_active: mdss_te_active {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   mdss_te_suspend: mdss_te_suspend {
    mux {
     pins = "gpio24";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio24";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_qdsd_clk {
   qdsd_clk_sdcard: clk_sdcard {
    config {
     pins = "qdsd_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };
   qdsd_clk_trace: clk_trace {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_swdtrc: clk_swdtrc {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_clk_spmi: clk_spmi {
    config {
     pins = "qdsd_clk";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_cmd {
   qdsd_cmd_sdcard: cmd_sdcard {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_trace: cmd_trace {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swduart: cmd_uart {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_swdtrc: cmd_swdtrc {
    config {
     pins = "qdsd_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_cmd_jtag: cmd_jtag {
    config {
     pins = "qdsd_cmd";
     bias-disable;
     drive-strength = <8>;
    };
   };
   qdsd_cmd_spmi: cmd_spmi {
    config {
     pins = "qdsd_cmd";
     bias-pull-down;
     drive-strength = <10>;
    };
   };
  };

  pmx_qdsd_data0 {
   qdsd_data0_sdcard: data0_sdcard {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_trace: data0_trace {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data0_swduart: data0_uart {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_swdtrc: data0_swdtrc {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data0_jtag: data0_jtag {
    config {
     pins = "qdsd_data0";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data0_spmi: data0_spmi {
    config {
     pins = "qdsd_data0";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

   pmx_qdsd_data1 {
   qdsd_data1_sdcard: data1_sdcard {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_trace: data1_trace {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data1_swduart: data1_uart {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_swdtrc: data1_swdtrc {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data1_jtag: data1_jtag {
    config {
     pins = "qdsd_data1";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
  };

  pmx_qdsd_data2 {
   qdsd_data2_sdcard: data2_sdcard {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_trace: data2_trace {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data2_swduart: data2_uart {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_swdtrc: data2_swdtrc {
    config {
     pins = "qdsd_data2";
     bias-pull-down;
     drive-strength = <2>;
    };
   };
   qdsd_data2_jtag: data2_jtag {
    config {
     pins = "qdsd_data2";
     bias-pull-up;
     drive-strength = <8>;
    };
    };
  };

  pmx_qdsd_data3 {
   qdsd_data3_sdcard: data3_sdcard {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_trace: data3_trace {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
   qdsd_data3_swduart: data3_uart {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_swdtrc: data3_swdtrc {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_jtag: data3_jtag {
    config {
     pins = "qdsd_data3";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
   qdsd_data3_spmi: data3_spmi {
    config {
     pins = "qdsd_data3";
     bias-pull-down;
     drive-strength = <8>;
    };
   };
  };

  pmx_sdc1_rclk {
   sdc1_rclk_on: sdc1_rclk_on {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_rclk_off: sdc1_rclk_off {
    config {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  pmx_sdc1_clk {
   sdc1_clk_on: sdc1_clk_on {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };
   };

   sdc1_clk_off: sdc1_clk_off {
    config {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_cmd {
   sdc1_cmd_on: sdc1_cmd_on {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_cmd_off: sdc1_cmd_off {
    config {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc1_data {
   sdc1_data_on: sdc1_data_on {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc1_data_off: sdc1_data_off {
    config {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  sdhc2_cd_pin {
   sdc2_cd_on: cd_on {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };

   sdc2_cd_off: cd_off {
    mux {
     pins = "gpio67";
     function = "gpio";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_sdc2_clk {
   sdc2_clk_on: sdc2_clk_on {
    config {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };
   };

   sdc2_clk_off: sdc2_clk_off {
    config {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_cmd {
   sdc2_cmd_on: sdc2_cmd_on {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_cmd_off: sdc2_cmd_off {
    config {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  pmx_sdc2_data {
   sdc2_data_on: sdc2_data_on {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_data_off: sdc2_data_off {
    config {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
    };
  };

  sdc2_wlan_gpio {
   sdc2_wlan_gpio_active: sdc2_wlan_gpio_active {
    config {
     pins = "gpio99";
     output-high;
     drive-strength = <8>;
     bias-pull-up;
    };
   };
   sdc2_wlan_gpio_sleep: sdc2_wlan_gpio_sleep {
    config {
     pins = "gpio99";
     output-low;
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  wcd9xxx_intr {
   wcd_intr_default: wcd_intr_default{
    mux {
     pins = "gpio73";
     function = "gpio";
    };

    config {
     pins = "gpio73";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  pri_mi2s_mclk_b_lines {
   pri_mi2s_mclk_b_default: pri_mi2s_mclk_default {
    mux {
     pins = "gpio69";
     function = "pri_mi2s_mclk_b";
    };
    config {
     pins = "gpio69";
     drive-strength = <8>;
     bias-disable;
     input-enable;
    };
   };
  };

  sec_mi2s_mclk_a_lines {
   sec_mi2s_mclk_a_active: sec_mi2s_mclk_a_active {
    mux {
     pins = "gpio25";
     function = "sec_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
     bias-disable;
    };
   };

   sec_mi2s_mclk_a_sleep: sec_mi2s_mclk_a_sleep {
    mux {
     pins = "gpio25";
     function = "sec_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  cdc_reset_ctrl {
   cdc_reset_sleep: cdc_reset_sleep {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-disable;
     output-low;
    };
   };
   cdc_reset_active:cdc_reset_active {
    mux {
     pins = "gpio68";
     function = "gpio";
    };
    config {
     pins = "gpio68";
     drive-strength = <16>;
     bias-pull-down;
     output-high;
    };
   };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  cross-conn-det {
   cross_conn_det_act: lines_on {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <8>;
     output-low;
     bias-pull-down;
    };
   };

   cross_conn_det_sus: lines_off {
    mux {
     pins = "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio63";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa-vi {
   wsa_vi_on: wsa_vi_on {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <8>;
     bias-disable;
    };
   };

   wsa_vi_off: wsa_vi_off {
    mux {
     pins = "gpio94", "gpio95";
     function = "wsa_io";
    };

    config {
     pins = "gpio94", "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  wsa_reset {
   wsa_reset_on: wsa_reset_on {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-high;
    };
   };

   wsa_reset_off: wsa_reset_off {
    mux {
     pins = "gpio96";
     function = "gpio";
    };

    config {
     pins = "gpio96";
     drive-strength = <2>;
     output-low;
    };
   };
  };


  wsa_clk {
   wsa_clk_on: wsa_clk_on {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <8>;
     output-high;
    };
   };

   wsa_clk_off: wsa_clk_off {
    mux {
     pins = "gpio25";
     function = "pri_mi2s_mclk_a";
    };

    config {
     pins = "gpio25";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-lines {
   pri_tlmm_lines_act: pri_tlmm_lines_act {
    mux {
                    pins = "gpio85", "gpio88", "gpio86";
     function = "pri_mi2s";
    };

    config {
                    pins = "gpio85", "gpio88", "gpio86";
     drive-strength = <8>;
    };
   };

   pri_tlmm_lines_sus: pri_tlmm_lines_sus {
    mux {
                    pins = "gpio85", "gpio88", "gpio86";
     function = "pri_mi2s";
    };

    config {
                    pins = "gpio85", "gpio88", "gpio86";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri-tlmm-ws-lines {
   pri_tlmm_ws_act: pri_tlmm_ws_act {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };

   pri_tlmm_ws_sus: pri_tlmm_ws_sus {
    mux {
     pins = "gpio87";
     function = "pri_mi2s_ws";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
  };

  spi3 {
   spi3_default: spi3_default {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <12>;
     bias-disable = <0>;
    };
   };

   spi3_sleep: spi3_sleep {

    mux {

     pins = "gpio8", "gpio9", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio11";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi3_cs0_active: cs0_active {

    mux {
     pins = "gpio10";
     function = "blsp_spi3";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi3_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio10";
     function = "gpio";
    };

    config {
     pins = "gpio10";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  spi6 {
   spi6_default: spi6_default {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_sleep: spi6_sleep {

    mux {

     pins = "gpio20", "gpio21", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio23";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   spi6_cs0_active: cs0_active {

    mux {
     pins = "gpio47";
     function = "blsp6_spi";
    };

    config {
     pins = "gpio47";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio47";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi6_cs1_active: cs1_active {

    mux {
     pins = "gpio22";
     function = "blsp_spi6";
    };

    config {
     pins = "gpio22";
     drive-strength = <16>;
     bias-disable = <0>;
    };
   };

   spi6_cs1_sleep: cs1_sleep {

    mux {
     pins = "gpio22";
     function = "gpio";
    };

    config {
     pins = "gpio22";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_3 {
   i2c_3_active: i2c_3_active {

    mux {
     pins = "gpio10", "gpio11";
     function = "blsp_i2c3";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_3_sleep: i2c_3_sleep {

    mux {
     pins = "gpio10", "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio10", "gpio11";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  i2c_4 {
   i2c_4_active: i2c_4_active {

    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {

    mux {
     pins = "gpio14", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio14", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_5 {
   i2c_5_active: i2c_5_active {

    mux {
     pins = "gpio18", "gpio19";
     function = "blsp_i2c5";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_5_sleep: i2c_5_sleep {

    mux {
     pins = "gpio18", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  i2c_6 {
   i2c_6_active: i2c_6_active {

    mux {
     pins = "gpio22", "gpio23";
     function = "blsp_i2c6";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_6_sleep: i2c_6_sleep {

    mux {
     pins = "gpio22", "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio22", "gpio23";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_rd_nfc_int {

   pins = "gpio17";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_int";

   nfc_int_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_int_suspend: suspend {
    drive-strength = <6>;
    bias-pull-up;
   };
  };

  pmx_nfc_reset {

   pins = "gpio16";
   qcom,pin-func = <0>;
   qcom,num-grp-pins = <1>;
   label = "pmx_nfc_disable";

   nfc_disable_active: active {
    drive-strength = <6>;
    bias-pull-up;
   };

   nfc_disable_suspend: suspend {
    drive-strength = <6>;
    bias-disable;
   };
  };

  tlmm_gpio_key {
   gpio_key_active: gpio_key_active {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_key_suspend: gpio_key_suspend {
    mux {
     pins = "gpio91", "gpio127", "gpio128";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  tlmm_pmi_flash_led {
   rear_flash_led_enable: rear_flash_led_enable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <16>;
     output-high;
    };
   };

   rear_flash_led_disable: rear_flash_led_disable {
    mux {
     pins = "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio33";
     drive-strength = <2>;
     output-low;
    };
   };

   front_flash_led_enable: front_flash_led_enable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <16>;
     output-high;
    };
   };

   front_flash_led_disable: front_flash_led_disable {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     output-low;
    };
   };
  };

  usbc_int_default: usbc_int_default {
   mux {
    pins = "gpio97", "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio97", "gpio131";
    drive-strength = <2>;
    bias-pull-up;
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio85";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio85";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio85";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio88";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio88";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio88";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio86";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio86";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio86";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };
  sec_mi2s_ws {
   sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
    mux {
     pins = "gpio95";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_ws_active: sec_mi2s_ws_active {
    mux {
     pins = "gpio95";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio95";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };
  sec_mi2s_sck {
   sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
    mux {
     pins = "gpio94";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio94";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
   sec_mi2s_sck_active: sec_mi2s_sck_active {
    mux {
     pins = "gpio94";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio94";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio12";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio12";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio12";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio13";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };
   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio13";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio13";
     drive-strength = <16>;
     bias-disable;
    };
   };
  };

  usb_mode_select: usb_mode_select {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-disable;
    input-enable;
   };
  };

  usb2533_hub_reset: usb2533_hub_reset {
   mux {
    pins = "gpio100";
    function = "gpio";
   };

   config {
    pins = "gpio100";
    drive-strength = <2>;
    output-low;
   };
  };
 };
};
# 266 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-camera.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-camera.dtsi"
&soc {
 qcom,msm-cam@1b00000 {
  compatible = "qcom,msm-cam";
  reg = <0x1b00000 0x40000>;
  reg-names = "msm-cam";
  status = "ok";
  bus-vectors = "suspend", "svs", "nominal", "turbo";
  qcom,bus-votes = <0 160000000 320000000 320000000>;
 };

 qcom,csiphy@1b34000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.4.2", "qcom,csiphy";
  reg = <0x1b34000 0x1000>,
   <0x1b00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xc8a309be>,
   <&clock_gcc 0xf8897589>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x06a41ff7>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0 0>;
 };

 qcom,csiphy@1b35000 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.4.2", "qcom,csiphy";
  reg = <0x1b35000 0x1000>,
   <0x1b00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x7c0fe23a>,
   <&clock_gcc 0x4d26438f>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x0fd1d1fa>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csiphy_timer_src_clk", "csiphy_timer_clk",
   "camss_ahb_src", "csi_phy_clk",
   "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 200000000 0 0 0 0>;
 };

 qcom,csid@1b30000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,csid-v3.4.3", "qcom,csid";
  reg = <0x1b30000 0x400>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8917_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x175d672a>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b30400 {
  status = "ok";
  cell-index = <1>;
  compatible = "qcom,csid-v3.4.3", "qcom,csid";
  reg = <0x1b30400 0x400>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8917_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x2c2dc261>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,csid@1b30800 {
  status = "ok";
  cell-index = <2>;
  compatible = "qcom,csid-v3.4.3", "qcom,csid";
  reg = <0x1b30800 0x400>;
  reg-names = "csid";
  interrupts = <0 153 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8917_l2>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0xf3f25940>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csi_ahb_clk", "csi_src_clk",
   "csi_clk", "csi_pix_clk",
   "csi_rdi_clk", "camss_ahb_clk";
  qcom,clock-rates = <0 61540000 0 200000000 0 0 0 0>;
 };

 qcom,ispif@1b31000 {
  cell-index = <0>;
  compatible = "qcom,ispif-v3.0", "qcom,ispif";
  reg = <0x1b31000 0x500>,
   <0x1b00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  qcom,num-isps = <0x2>;
  vfe0-vdd-supply = <&gdsc_vfe>;
  vfe1-vdd-supply = <&gdsc_vfe1>;
  qcom,vdd-names = "vfe0-vdd", "vfe1-vdd";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x227e65bc>,
   <&clock_gcc 0x6b01b3e1>,
   <&clock_gcc 0x7053c7ae>,
   <&clock_gcc 0x61a8a930>,
   <&clock_gcc 0x6a2a6c36>,
   <&clock_gcc 0x1aba4a8c>,
   <&clock_gcc 0x6ac996fe>,
   <&clock_gcc 0x87fc98d8>,
   <&clock_gcc 0x4113589f>,
   <&clock_gcc 0xb6857fa2>,
   <&clock_gcc 0x019fd3f1>,
   <&clock_gcc 0xa619561a>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>;
  clock-names = "ispif_ahb_clk",
   "camss_ahb_clk", "camss_top_ahb_clk",
   "camss_ahb_src",
   "csi0_src_clk", "csi0_clk",
   "csi0_rdi_clk", "csi0_pix_clk",
   "csi1_src_clk", "csi1_clk",
   "csi1_rdi_clk", "csi1_pix_clk",
   "csi2_src_clk", "csi2_clk",
   "csi2_rdi_clk", "csi2_pix_clk",
   "vfe0_clk_src", "camss_vfe_vfe0_clk",
   "camss_csi_vfe0_clk", "vfe1_clk_src",
   "camss_vfe_vfe1_clk", "camss_csi_vfe1_clk";
  qcom,clock-rates = <61540000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   200000000 0 0 0
   0 0 0
   0 0 0>;
  qcom,clock-cntl-support;
  qcom,clock-control = "SET_RATE","NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "SET_RATE",
   "NO_SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "SET_RATE", "NO_SET_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE", "INIT_RATE", "NO_SET_RATE",
   "NO_SET_RATE";
 };

 vfe0: qcom,vfe0@1b10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0x1b10000 0x1000>,
   <0x1b40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0xa0c2bd8f>,
   <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0xcc73453c>,
   <&clock_gcc 0x4050f47a>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk", "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <400000000>;
  max-clk-turbo = <432000000>;
 };

 vfe1: qcom,vfe1@1b14000 {
  cell-index = <1>;
  compatible = "qcom,vfe40";
  reg = <0x1b14000 0x1000>,
   <0x1ba0000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 29 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe1>;
  clocks = <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e357366>,
   <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xb1ef6e8b>,
   <&clock_gcc 0x634a738a>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0x3c0a858f>;
  clock-names = "camss_top_ahb_clk" , "camss_ahb_clk",
   "vfe_clk_src", "camss_vfe_vfe_clk",
   "camss_csi_vfe_clk", "iface_clk",
   "bus_clk", "iface_ahb_clk";
  qcom,clock-rates = <0 0 266670000 0 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2c4 0x2c8 0x2cc 0x2d0 0x2d4 0x2d8
   0x2dc 0x2e0>;
  qos-settings = <0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55 0xaa55aa55
   0xaa55aa55>;
  vbif-entries = <1>;
  vbif-regs = <0x124>;
  vbif-settings = <0x3>;
  ds-entries = <17>;
  ds-regs = <0x988 0x98c 0x990 0x994 0x998
   0x99c 0x9a0 0x9a4 0x9a8 0x9ac 0x9b0
   0x9b4 0x9b8 0x9bc 0x9c0 0x9c4 0x9c8>;
  ds-settings = <0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0xcccc1111
   0xcccc1111 0x00000110>;
  max-clk-nominal = <400000000>;
  max-clk-turbo = <432000000>;
 };

 qcom,vfe {
  compatible = "qcom,vfe";
  num_child = <2>;
 };

 qcom,cam_smmu {
  status = "ok";
  compatible = "qcom,msm-cam-smmu";
  msm_cam_smmu_cb1: msm_cam_smmu_cb1 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x400>,
    <&apps_iommu 0x2400>;
   label = "vfe";
   qcom,scratch-buf-support;
  };

  msm_cam_smmu_cb2: msm_cam_smmu_cb2 {
   compatible = "qcom,qsmmu-cam-cb";
   label = "vfe_secure";
   qcom,secure-context;
  };

  msm_cam_smmu_cb3: msm_cam_smmu_cb3 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1c00>;
   label = "cpp";
  };

  msm_cam_smmu_cb4: msm_cam_smmu_cb4 {
   compatible = "qcom,qsmmu-cam-cb";
   iommus = <&apps_iommu 0x1800>;
   label = "jpeg_enc0";
  };
 };

 qcom,jpeg@1b1c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0x1b1c000 0x400>,
   <0x1b60000 0xc30>;
  reg-names = "jpeg_hw", "jpeg_vbif";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  qcom,vdd-names = "vdd";
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk", "camss_ahb_clk";
  clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3bfa7603>,
   <&clock_gcc 0x3e278896>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x9894b414>;
  qcom,clock-rates = <266670000 0 0 0 0>;
  qcom,qos-reg-settings = <0x28 0x0000555e>,
   <0xc8 0x00005555>;
  qcom,msm-bus,name = "msm_camera_jpeg0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <62 512 0 0>,
   <62 512 800000 800000>;
  qcom,vbif-reg-settings = <0xc0 0x10101000>,
   <0xb0 0x10100010>;
 };

 qcom,irqrouter@1b00000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0x1b00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@1b04000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0x1b04000 0x100>,
   <0x1b80000 0x3000>,
   <0x1b18000 0x4000>,
   <0x1858078 0x4>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw", "camss_cpp";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_cpp>;
  qcom,vdd-names = "vdd";
  clocks = <&clock_gcc 0xf92304fb>,
   <&clock_gcc 0x4e814a78>,
   <&clock_gcc 0x8382f56d>,
   <&clock_gcc 0x4ac95e14>,
   <&clock_gcc 0xbbf73861>,
   <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0x9894b414>;
  clock-names = "camss_ahb_src", "camss_top_ahb_clk",
   "cpp_core_clk", "camss_vfe_cpp_ahb_clk",
   "camss_vfe_cpp_axi_clk", "camss_vfe_cpp_clk",
   "micro_iface_clk", "camss_ahb_clk";
  qcom,clock-rates = <80000000 0 180000000 0 0 180000000 0 0>;
  qcom,min-clock-rate = <100000000>;
  qcom,bus-master = <1>;
  qcom,msm-bus,name = "msm_camera_cpp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <106 512 0 0>,
   <106 512 0 0>;
  qcom,msm-bus-vector-dyn-vote;
  qcom,cpp-fw-payload-info {
   qcom,stripe-base = <156>;
   qcom,plane-base = <141>;
   qcom,stripe-size = <27>;
   qcom,plane-size = <5>;
   qcom,fe-ptr-off = <5>;
   qcom,we-ptr-off = <11>;
  };
 };

 cci: qcom,cci@1b0c000 {
  status = "ok";
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0x1b0c000 0x4000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
  clocks = <&clock_gcc 0x3c0a858f>,
   <&clock_gcc 0x822f3d97>,
   <&clock_gcc 0xa81c11ba>,
   <&clock_gcc 0xb7dd8824>,
   <&clock_gcc 0x9894b414>,
   <&clock_gcc 0x4e814a78>;
  clock-names = "ispif_ahb_clk", "cci_src_clk",
   "cci_ahb_clk", "camss_cci_clk",
   "camss_ahb_clk", "camss_top_ahb_clk";
  qcom,clock-rates = <61540000 19200000 0 0 0 0>,
    <61540000 37500000 0 0 0 0>;
  pinctrl-names = "cci_default", "cci_suspend";
   pinctrl-0 = <&cci0_active &cci1_active>;
   pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 29 0>,
   <&tlmm 30 0>,
   <&tlmm 31 0>,
   <&tlmm 32 0>;
  qcom,gpio-tbl-num = <0 1 2 3>;
  qcom,gpio-tbl-flags = <1 1 1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
      "CCI_I2C_CLK0",
      "CCI_I2C_DATA1",
      "CCI_I2C_CLK1";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };

  i2c_freq_1Mhz: qcom,i2c_fast_plus_mode {
   status = "disabled";
  };

 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <32>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_1Mhz {
 qcom,hw-thigh = <16>;
 qcom,hw-tlow = <22>;
 qcom,hw-tsu-sto = <17>;
 qcom,hw-tsu-sta = <18>;
 qcom,hw-thd-dat = <16>;
 qcom,hw-thd-sta = <15>;
 qcom,hw-tbuf = <19>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <3>;
 qcom,hw-tsp = <3>;
 qcom,cci-clk-src = <37500000>;
 status = "ok";
};
# 267 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-cpu.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-cpu.dtsi"
/ {
 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {

   cluster0 {
   };

   cluster1 {
    core0 {
     cpu = <&CPU0>;
    };
    core1 {
     cpu = <&CPU1>;
    };
    core2 {
     cpu = <&CPU2>;
    };
    core3 {
     cpu = <&CPU3>;
    };
   };
  };

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   qcom,acc = <&acc0>;
   qcom,limits-info = <&mitigation_profile0>;
   next-level-cache = <&L2_1>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         power-domain = <&l2ccc_0>;

         qcom,dump-size = <0x0>;
   };
   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   qcom,acc = <&acc1>;
   qcom,limits-info = <&mitigation_profile1>;
   next-level-cache = <&L2_1>;
   L1_I_101: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_101: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   qcom,acc = <&acc2>;
   qcom,limits-info = <&mitigation_profile2>;
   next-level-cache = <&L2_1>;
   L1_I_102: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_102: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   qcom,acc = <&acc3>;
   qcom,limits-info = <&mitigation_profile3>;
   next-level-cache = <&L2_1>;
   L1_I_103: l1-icache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x8800>;
   };
   L1_D_103: l1-dcache {
    compatible = "arm,arch-cache";
    qcom,dump-size = <0x9000>;
   };
  };

 };
};

&soc {
 l2ccc_0: clock-controller@b011000 {
  compatible = "qcom,8937-l2ccc";
  reg = <0x0b011000 0x1000>;
 };

 acc0:clock-controller@b088000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b088000 0x1000>;
 };

 acc1:clock-controller@b098000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b098000 0x1000>;
 };

 acc2:clock-controller@b0a8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0a8000 0x1000>;
 };

 acc3:clock-controller@b0b8000 {
  compatible = "qcom,arm-cortex-acc";
  reg = <0x0b0b8000 0x1000>;
 };

 cpuss_dump {
  compatible = "qcom,cpuss-dump";
  qcom,l2_dump1 {

   qcom,dump-node = <&L2_1>;
   qcom,dump-id = <0xC1>;
  };
  qcom,l1_i_cache100 {
   qcom,dump-node = <&L1_I_100>;
   qcom,dump-id = <0x64>;
  };
  qcom,l1_i_cache101 {
   qcom,dump-node = <&L1_I_101>;
   qcom,dump-id = <0x65>;
  };
  qcom,l1_i_cache102 {
   qcom,dump-node = <&L1_I_102>;
   qcom,dump-id = <0x66>;
  };
  qcom,l1_i_cache103 {
   qcom,dump-node = <&L1_I_103>;
   qcom,dump-id = <0x67>;
  };
  qcom,l1_d_cache100 {
   qcom,dump-node = <&L1_D_100>;
   qcom,dump-id = <0x84>;
  };
  qcom,l1_d_cache101 {
   qcom,dump-node = <&L1_D_101>;
   qcom,dump-id = <0x85>;
  };
  qcom,l1_d_cache102 {
   qcom,dump-node = <&L1_D_102>;
   qcom,dump-id = <0x86>;
  };
  qcom,l1_d_cache103 {
   qcom,dump-node = <&L1_D_103>;
   qcom,dump-id = <0x87>;
  };
 };
};
# 268 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-gpu.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-gpu.dtsi"
&soc {
 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
 };


 gpubw: qcom,gpubw {
  compatible = "qcom,devbw";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;




  qcom,active-only;
  qcom,bw-tbl =
   < 0 >,
   < 769 >,
   < 1611 >,
   < 2270 >,
   < 2929 >,
   < 4248 >,
   < 4541 >,
   < 5126 >,
   < 5639 >;
 };

 msm_gpu: qcom,kgsl-3d0@1c00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0x1c00000 0x10000
         0x1c10000 0x10000
         0x00a0000 0x06fff>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory",
    "qfprom_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x03000620>;

  qcom,initial-pwrlevel = <3>;

  qcom,idle-timeout = <80>;
  qcom,deep-nap-timeout = <100>;
  qcom,strtstp-sleepwake;
  qcom,gpu-bimc-interface-clk-freq = <400000000>;

  clocks = <&clock_gcc 0x49a51fd9>,
   <&clock_gcc 0xd15c8a00>,
   <&clock_gcc 0x3edd69ad>,
   <&clock_gcc 0x19922503>,
   <&clock_gcc 0xb432168e>,
   <&clock_gcc 0x59505e55>,
   <&clock_gcc 0x18bb9a90>,
   <&clock_gcc 0xd3e0a327>;

  clock-names = "core_clk", "iface_clk", "mem_iface_clk",
    "alt_mem_iface_clk", "gtcu_iface_clk",
    "gtcu_clk", "gtbu_clk", "bimc_gpu_clk";


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;
  qcom,bus-width = <16>;
  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 806400>,
    <26 512 0 1689600>,
    <26 512 0 2380800>,
    <26 512 0 3072000>,
    <26 512 0 4454400>,
    <26 512 0 4761600>,
    <26 512 0 5376000>,
    <26 512 0 5913600>;


  regulator-names = "vdd";

  vdd-supply = <&gdsc_oxili_gx>;


  iommu = <&gfx_iommu>;


  qcom,pm-qos-active-latency = <651>;


  coresight-id = <67>;
  coresight-name = "coresight-gfx";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <6>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <8>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <598000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <7>;
    qcom,bus-max = <7>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <550000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <523200000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <484800000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
  };
 };
};

 kgsl_msm_iommu: qcom,kgsl-iommu@1f00000 {
  compatible = "qcom,kgsl-smmu-v2";
  reg = <0x1f00000 0x10000>;




  qcom,protect = <0xa000 0x1000>;
  clocks = <&clock_gcc 0x75eaefa5>,
   <&clock_gcc 0x59505e55>,
   <&clock_gcc 0xb432168e>,
   <&clock_gcc 0x18bb9a90>;
  clock-names = "scfg_clk", "gtcu_clk", "gtcu_iface_clk",
    "gtbu_clk";
  qcom,retention;
  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   qcom,gpu-offset = <0xa000>;
  };
 };
};
# 269 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-pm.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-pm.dtsi"
# 1 "../arch/arm/boot/dts/include/dt-bindings/msm/pm.h" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-pm.dtsi" 2

&soc {
 qcom,spm@b012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xb012000 0x1000>;
  qcom,name = "perf-l2";
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3C11840A>;
  qcom,saw2-spm-ctl = <0xe>;
  qcom,cpu-vctl-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,vctl-timeout-us = <500>;
  qcom,vctl-port = <0x0>;
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  qcom,use-psci;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk";
  clocks = <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>;

  qcom,pm-cluster@0{
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "perf";
   qcom,spm-device-names = "l2";
   qcom,default-level=<0>;
   qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xf>;

   qcom,pm-cluster-level@0{
    reg = <0>;
    label = "perf-l2-wfi";
    qcom,psci-mode = <1>;
    qcom,latency-us = <180>;
    qcom,ss-power = <429>;
    qcom,energy-overhead = <162991>;
    qcom,time-overhead = <305>;
   };

   qcom,pm-cluster-level@1{
    reg = <1>;
    label = "perf-l2-gdhs";
    qcom,psci-mode = <4>;
    qcom,latency-us = <280>;
    qcom,ss-power = <421>;
    qcom,energy-overhead = <257510>;
    qcom,time-overhead = <520>;
    qcom,min-child-idx = <1>;
    qcom,reset-level = <2>;
   };

   qcom,pm-cluster-level@2{
    reg = <2>;
    label = "perf-l2-retention";
    qcom,psci-mode = <2>;
    qcom,latency-us = <650>;
    qcom,ss-power = <350>;
    qcom,energy-overhead = <651061>;
    qcom,time-overhead = <1350>;
    qcom,min-child-idx = <1>;
    qcom,reset-level = <1>;
   };

   qcom,pm-cluster-level@3{
    reg = <3>;
    label = "perf-l2-pc";
    qcom,psci-mode = <5>;
    qcom,latency-us = <11200>;
    qcom,ss-power = <320>;
    qcom,energy-overhead = <917561>;
    qcom,time-overhead = <1700>;
    qcom,min-child-idx = <1>;
    qcom,is-reset;
    qcom,notify-rpm;
    qcom,reset-level = <3>;
   };

   qcom,pm-cpu {
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     qcom,psci-cpu-mode = <0>;
     qcom,spm-cpu-mode = "wfi";
     qcom,latency-us = <12>;
     qcom,ss-power = <463>;
     qcom,energy-overhead = <23520>;
     qcom,time-overhead = <25>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     qcom,psci-cpu-mode = <3>;
     qcom,spm-cpu-mode = "pc";
     qcom,latency-us = <180>;
     qcom,ss-power = <429>;
     qcom,energy-overhead = <162991>;
     qcom,time-overhead = <305>;
     qcom,use-broadcast-timer;
     qcom,is-reset;
     qcom,reset-level = <3>;
    };
   };
  };
 };

 qcom,mpm@601d0 {
  compatible = "qcom,mpm-v2";
  reg = <0x601d0 0x1000>,
      <0xb011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clocks = <&clock_gcc 0x2be48257>;
  clock-names = "xo";
  qcom,ipc-bit-offset = <1>;
  qcom,gic-parent = <&intc>;
  qcom,gic-map = <2 216>,
   <49 172>,
   <58 166>,
   <53 104>,
   <62 222>,
   <0xff 18>,
   <0xff 19>,
   <0xff 20>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 69>,
   <0xff 73>,
   <0xff 74>,
   <0xff 75>,
   <0xff 76>,
   <0xff 78>,
   <0xff 79>,
   <0xff 85>,
   <0xff 86>,
   <0xff 90>,
   <0xff 92>,
   <0xff 93>,
   <0xff 97>,
   <0xff 102>,
   <0xff 108>,
   <0xff 109>,
   <0xff 112>,
   <0xff 114>,
   <0xff 126>,
   <0xff 128>,
   <0xff 129>,
   <0xff 130>,
   <0xff 131>,
   <0xff 136>,
   <0xff 137>,
   <0xff 138>,
   <0xff 140>,
   <0xff 141>,
   <0xff 142>,
   <0xff 143>,
   <0xff 144>,
   <0xff 145>,
   <0xff 146>,
   <0xff 147>,
   <0xff 148>,
   <0xff 149>,
   <0xff 150>,
   <0xff 151>,
   <0xff 152>,
   <0xff 153>,
   <0xff 155>,
   <0xff 157>,
   <0xff 167>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 193>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 197>,
   <0xff 198>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 215>,
   <0xff 224>,
   <0xff 239>,
   <0xff 240>,
   <0xff 253>,
   <0xff 260>,
   <0xff 261>,
   <0xff 262>,
   <0xff 263>,
   <0xff 269>,
   <0xff 270>,
   <0xff 271>,
   <0xff 272>,
   <0xff 273>,
   <0xff 274>,
   <0xff 275>,
   <0xff 276>,
   <0xff 277>,
   <0xff 285>,
   <0xff 286>,
   <0xff 287>,
   <0xff 321>,
   <0xff 322>,
   <0xff 323>,
   <0xff 325>,
   <0xff 344>,
   <0xff 351>;

  qcom,gpio-parent = <&tlmm>;
  qcom,gpio-map = <3 38 >,
   <4 1 >,
   <5 5 >,
   <6 9 >,
   <8 37>,
   <9 36>,
   <10 13>,
   <11 35>,
   <12 17>,
   <13 21>,
   <14 54>,
   <15 34>,
   <16 31>,
   <17 58>,
   <18 28>,
   <19 42>,
   <20 25>,
   <21 12>,
   <22 43>,
   <23 44>,
   <24 45>,
   <25 46>,
   <26 48>,
   <27 65>,
   <28 93>,
   <29 97>,
   <30 63>,
   <31 70>,
   <32 71>,
   <33 72>,
   <34 81>,
   <35 126>,
   <36 90>,
   <37 128>,
   <38 91>,
   <39 41>,
   <40 127>,
   <41 86>,
   <50 67>,
   <51 73>,
   <52 74>,
   <53 62>,
   <54 124>,
   <55 61>,
   <56 130>,
   <57 59>,
   <59 50>;
 };

 qcom,cpu-sleep-status {
  compatible = "qcom,cpu-sleep-status";
 };

 qcom,rpm-log@29dc00 {
  compatible = "qcom,rpm-log";
  reg = <0x29dc00 0x4000>;
  qcom,rpm-addr-phys = <0x200000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@29dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0x200000 0x1000>,
        <0x290014 0x4>,
        <0x29001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr",
      "heap_phys_addrbase";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-master-stats@60150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0x60150 0x5000>;
  qcom,masters = "APSS", "MPSS", "PRONTO", "TZ", "LPASS";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <4096>;
 };
};
# 270 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-ion.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@8 {
   reg = <8>;
   memory-region = <&secure_mem>;
   qcom,ion-heap-type = "SECURE_DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };
 };
};
# 271 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-iommu.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-iommu.dtsi"
&soc {
 gfx_iommu: qcom,iommu@1f00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1f00000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 43 0>, <0 42 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "gfx_iommu";
  qcom,iommu-secure-id = <18>;
  clocks = <&clock_gcc 0x75eaefa5>,
    <&clock_gcc 0x59505e55>;
  clock-names = "iface_clk", "core_clk";
  status = "ok";

  qcom,iommu-ctx@1f08000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1f08000 0x1000>;
   interrupts = <0 240 0>;
   qcom,iommu-ctx-sids = <0x0 0x1>;
   label = "gfx3d_user";
  };
 };

 apps_iommu: qcom,iommu@1e00000 {
  compatible = "qcom,msm-smmu-v2", "qcom,msm-mmu-500";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0x1e00000 0x40000>;
  reg-names = "iommu_base";
  interrupts = <0 41 0>, <0 38 0>;
  interrupt-names = "global_cfg_NS_irq", "global_cfg_S_irq";
  label = "apps_iommu";
  qcom,iommu-secure-id = <17>;
  clocks = <&clock_gcc 0x75eaefa5>,
     <&clock_gcc 0xaf56a329>;
  clock-names = "iface_clk", "core_clk";
  qcom,cb-base-offset = <0x20000>;
  status = "ok";

  q6: qcom,iommu-ctx@1e20000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e20000 0x1000>;
   qcom,secure-context;
   interrupts = <0 253 0>, <0 253 0>;
   qcom,iommu-ctx-sids = <0x2000>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "q6";
  };

  adsp_sec_pixel: qcom,iommu-ctx@1e21000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e21000 0x1000>;
   qcom,secure-context;
   interrupts = <0 254 0>, <0 254 0>;
   qcom,iommu-ctx-sids = <0x2002>;
   qcom,iommu-sid-mask = <0x3f1>;
   label = "adsp_sec_pixel";
  };

  mdp_1: qcom,iommu-ctx@1e22000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e22000 0x1000>;
   qcom,secure-context;
   interrupts = <0 255 0>, <0 255 0>;
   qcom,iommu-ctx-sids = <0x2801>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mdp_1";
  };

  venus_fw: qcom,iommu-ctx@1e23000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e23000 0x1000>;
   qcom,secure-context;
   interrupts = <0 53 0>, <0 53 0>;
   qcom,iommu-ctx-sids = <0x980 0x986>;
   qcom,iommu-sid-mask = <0x200 0x200>;
   label = "venus_fw";
   qcom,report-error-on-fault;
  };

  venus_sec_non_pixel: qcom,iommu-ctx@1e24000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e24000 0x1000>;
   qcom,secure-context;
   interrupts = <0 54 0>, <0 54 0>;
   qcom,iommu-ctx-sids = <0x900 0x90a 0x909>;
   qcom,iommu-sid-mask = <0x200 0x20a4 0x222>;
   label = "venus_sec_non_pixel";
   qcom,report-error-on-fault;
  };

  venus_sec_bitstream: qcom,iommu-ctx@1e25000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e25000 0x1000>;
   qcom,secure-context;
   interrupts = <0 58 0>, <0 58 0>;
   qcom,iommu-ctx-sids = <0x90c>;
   qcom,iommu-sid-mask = <0x220>;
   label = "venus_sec_bitstream";
   qcom,report-error-on-fault;
  };

  venus_sec_pixel: qcom,iommu-ctx@1e26000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e26000 0x1000>;
   qcom,secure-context;
   interrupts = <0 60 0>, <0 60 0>;
   qcom,iommu-ctx-sids = <0x940 0x907 0x908 0x90d>;
   qcom,iommu-sid-mask = <0x200 0x208 0x220 0x220>;
   label = "venus_sec_pixel";
   qcom,report-error-on-fault;
  };

  pronto_pil: qcom,iommu-ctx@1e28000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e28000 0x1000>;
   interrupts = <0 76 0>;
   qcom,iommu-ctx-sids = <0x1401 0x1402 0x1404>;
   qcom,iommu-sid-mask = <0x3f2 0x3f0 0x3f0>;
   label = "pronto_pil";
  };

  mss_nav: qcom,iommu-ctx@1e29000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e29000 0x1000>;
   interrupts = <0 77 0>;
   qcom,iommu-ctx-sids = <0x1000>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mss_nav";
  };

  periph_rpm: qcom,iommu-ctx@1e2a000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2a000 0x1000>;
   interrupts = <0 80 0>;
   qcom,iommu-ctx-sids = <0x40>;
   qcom,iommu-sid-mask = <0x3f>;
   label = "periph_rpm";
  };

  lpass: qcom,iommu-ctx@1e2b000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2b000 0x1000>;
   interrupts = <0 94 0>;
   qcom,iommu-ctx-sids = <0x1c0 0x1ca 0x1cc
     0x1d0 0x1d6 0x1d8 0x1e0
     0x1e4 0x1e8 0x1f0>;
   qcom,iommu-sid-mask = <0x7 0x1 0x3
     0x3 0x1 0x7 0x3
     0x1 0x7 0x1>;
   label = "lpass";
  };

  adsp_io: qcom,iommu-ctx@1e2f000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e2f000 0x1000>;
   interrupts = <0 104 0>;
   qcom,iommu-ctx-sids = <0x2001>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_io";
  };

  adsp_opendsp: qcom,iommu-ctx@1e30000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e30000 0x1000>;
   interrupts = <0 105 0>;
   qcom,iommu-ctx-sids = <0x2004>;
   qcom,iommu-sid-mask = <0x3f0>;
   label = "adsp_opendsp";
  };

  adsp_shared: qcom,iommu-ctx@1e31000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e31000 0x1000>;
   interrupts = <0 106 0>;
   qcom,iommu-ctx-sids = <0x2008>;
   qcom,iommu-sid-mask = <0x3f7>;
   label = "adsp_shared";
  };

  cpp: qcom,iommu-ctx@1e32000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e32000 0x1000>;
   interrupts = <0 109 0>;
   qcom,iommu-ctx-sids = <0x1c00>;
   qcom,iommu-sid-mask = <0x3fc>;
   label = "cpp";
  };

  jpeg_enc0: qcom,iommu-ctx@1e33000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e33000 0x1000>;
   interrupts = <0 110 0>;
   qcom,iommu-ctx-sids = <0x1800>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "jpeg_enc0";
  };

  vfe: qcom,iommu-ctx@1e34000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e34000 0x1000>;
   interrupts = <0 111 0>;
   qcom,iommu-ctx-sids = <0x400 0x2400>;
   qcom,iommu-sid-mask = <0x3fc 0x3fc>;
   label = "vfe";
  };

  mdp_0: qcom,iommu-ctx@1e35000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e35000 0x1000>;
   interrupts = <0 112 0>;
   qcom,iommu-ctx-sids = <0x2800>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mdp_0";
  };

  venus_ns: qcom,iommu-ctx@1e36000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e36000 0x1000>;
   interrupts = <0 113 0>;
   qcom,iommu-ctx-sids = <0x800 0x807 0x808
     0x811>;
   qcom,iommu-sid-mask = <0x200 0x200 0x227
     0x220>;
   label = "venus_ns";
   qcom,report-error-on-fault;
  };

  mss_mcdma: qcom,iommu-ctx@1e38000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e38000 0x1000>;
   interrupts = <0 115 0>;
   qcom,iommu-ctx-sids = <0xc00>;
   qcom,iommu-sid-mask = <0x3fe>;
   label = "mss_mcdma";
  };

  access_control: qcom,iommu-ctx@1e37000 {
   compatible = "qcom,msm-smmu-v2-ctx";
   reg = <0x1e37000 0x1000>;
   interrupts = <0 114 0>;
   qcom,iommu-ctx-sids = <0x1406 0x1408 0x140c
     0x100 0x1d4 0x1e6 0x2c0
     0x340>;
   qcom,iommu-sid-mask = <0x3f1 0x3f3 0x3f1
     0x7f 0x1 0x1 0x3f
     0x3f>;
   label = "access_control";
  };
 };
};
# 272 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-iommu-domains.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";




  venus_domain_ns: qcom,iommu-domain2 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x5dc00000 0x7f000000
        0xdcc00000 0x1000000>;
  };


  venus_domain_sec_bitstream: qcom,iommu-domain3 {
   label = "venus_sec_bitstream";
   qcom,iommu-contexts = <&venus_sec_bitstream>;
   qcom,virtual-addr-pool = <0x4b000000 0x12c00000>;
   qcom,secure-domain;
  };


  venus_domain_sec_pixel: qcom,iommu-domain4 {
   label = "venus_sec_pixel";
   qcom,iommu-contexts = <&venus_sec_pixel>;
   qcom,virtual-addr-pool = <0x25800000 0x25800000>;
   qcom,secure-domain;
  };


  venus_domain_sec_non_pixel: qcom,iommu-domain5 {
   label = "venus_sec_non_pixel";
   qcom,iommu-contexts = <&venus_sec_non_pixel>;
   qcom,virtual-addr-pool = <0x1000000 0x24800000>;
   qcom,secure-domain;
  };
 };
};
# 273 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-smp2p.dtsi" 1
# 15 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-smp2p.dtsi"
&soc {
 qcom,smp2p-modem@0xb011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-wcnss@0xb011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 qcom,smp2p-adsp@0xb011008 {
  compatible = "qcom,smp2p";
  reg = <0xb011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 291 1>;
 };

 smp2pgpio_smp2p_15_in: qcom,smp2pgpio-smp2p-15-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_in {
  compatible = "qcom,smp2pgpio_test_smp2p_15_in";
  gpios = <&smp2pgpio_smp2p_15_in 0 0>;
 };

 smp2pgpio_smp2p_15_out: qcom,smp2pgpio-smp2p-15-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <15>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_15_out {
  compatible = "qcom,smp2pgpio_test_smp2p_15_out";
  gpios = <&smp2pgpio_smp2p_15_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

};
# 274 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-coresight.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-coresight.dtsi"
&soc {
 tmc_etr: tmc@6028000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6028000 0x1000>,
        <0x6044000 0x15000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x2000000>;
  qcom,sg-enable;
  qcom,force-reg-dump;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpiu: tpiu@6020000 {
  compatible = "arm,coresight-tpiu";
  reg = <0x6020000 0x1000>,
        <0x1100000 0xb0000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  pinctrl-names = "sdcard", "trace", "swduart",
    "swdtrc", "jtag", "spmi";

  pinctrl-0 = <&qdsd_clk_sdcard &qdsd_cmd_sdcard
        &qdsd_data0_sdcard &qdsd_data1_sdcard
        &qdsd_data2_sdcard &qdsd_data3_sdcard>;
  pinctrl-1 = <&qdsd_clk_trace &qdsd_cmd_trace
        &qdsd_data0_trace &qdsd_data1_trace
        &qdsd_data2_trace &qdsd_data3_trace>;
  pinctrl-2 = <&qdsd_cmd_swduart &qdsd_data0_swduart
        &qdsd_data1_swduart &qdsd_data2_swduart
        &qdsd_data3_swduart>;
  pinctrl-3 = <&qdsd_clk_swdtrc &qdsd_cmd_swdtrc
        &qdsd_data0_swdtrc &qdsd_data1_swdtrc
        &qdsd_data2_swdtrc &qdsd_data3_swdtrc>;
  pinctrl-4 = <&qdsd_cmd_jtag &qdsd_data0_jtag
        &qdsd_data1_jtag &qdsd_data2_jtag
        &qdsd_data3_jtag>;
  pinctrl-5 = <&qdsd_clk_spmi &qdsd_cmd_spmi
       &qdsd_data0_spmi &qdsd_data3_spmi>;

  qcom,nidnthw;
  qcom,nidnt-swduart;
  qcom,nidnt-swdtrc;
  qcom,nidnt-jtag;
  qcom,nidnt-spmi;
  nidnt-gpio = <67>;
  nidnt-gpio-polarity = <1>;

  interrupts = <0 82 0>;
  interrupt-names = "nidnt-irq";

  vdd-supply = <&pm8917_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8917_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 replicator: replicator@6026000 {
  compatible = "qcom,coresight-replicator";
  reg = <0x6026000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tmc_etf: tmc@6027000 {
  compatible = "arm,coresight-tmc";
  reg = <0x6027000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;
  qcom,force-reg-dump;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_in0: funnel@6021000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6021000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_mm: funnel@6130000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6130000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-mm";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <5>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_center: funnel@6100000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6100000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-center";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_right: funnel@6120000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6120000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-right";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_cam: funnel@6132000 {
  compatible = "arm,coresight-funnel";
  reg = <0x6132000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <8>;
  coresight-name = "coresight-funnel-cam";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <4>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 funnel_apss: funnel@61a1000 {
  compatible = "arm,coresight-funnel";
  reg = <0x61a1000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <9>;
  coresight-name = "coresight-funnel-apss";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm0: etm@61bc000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bc000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm1: etm@61bd000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bd000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm2: etm@61be000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61be000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 etm3: etm@61bf000 {
  compatible = "arm,coresight-etmv4";
  reg = <0x61bf000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_apss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 stm: stm@6002000 {
  compatible = "arm,coresight-stm";
  reg = <0x6002000 0x1000>,
        <0x9280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <14>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <7>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti0: cti@6010000 {
  compatible = "arm,coresight-cti";
  reg = <0x6010000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <15>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti1: cti@6011000 {
  compatible = "arm,coresight-cti";
  reg = <0x6011000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <16>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti2: cti@6012000 {
  compatible = "arm,coresight-cti";
  reg = <0x6012000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <17>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti3: cti@6013000 {
  compatible = "arm,coresight-cti";
  reg = <0x6013000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <18>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti4: cti@6014000 {
  compatible = "arm,coresight-cti";
  reg = <0x6014000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti5: cti@6015000 {
  compatible = "arm,coresight-cti";
  reg = <0x6015000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti6: cti@6016000 {
  compatible = "arm,coresight-cti";
  reg = <0x6016000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti7: cti@6017000 {
  compatible = "arm,coresight-cti";
  reg = <0x6017000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti8: cti@6018000 {
  compatible = "arm,coresight-cti";
  reg = <0x6018000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti9: cti@6019000 {
  compatible = "arm,coresight-cti";
  reg = <0x6019000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti9";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti10: cti@601a000 {
  compatible = "arm,coresight-cti";
  reg = <0x601a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti10";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti11: cti@601b000 {
  compatible = "arm,coresight-cti";
  reg = <0x601b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti11";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti12: cti@601c000 {
  compatible = "arm,coresight-cti";
  reg = <0x601c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti12";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti13: cti@601d000 {
  compatible = "arm,coresight-cti";
  reg = <0x601d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti13";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti14: cti@601e000 {
  compatible = "arm,coresight-cti";
  reg = <0x601e000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti14";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti15: cti@601f000 {
  compatible = "arm,coresight-cti";
  reg = <0x601f000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti15";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu0: cti@61b8000 {
  compatible = "arm,coresight-cti";
  reg = <0x61b8000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu1: cti@61b9000 {
  compatible = "arm,coresight-cti";
  reg = <0x61b9000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu2: cti@61ba000 {
  compatible = "arm,coresight-cti";
  reg = <0x61ba000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_cpu3: cti@61bb000 {
  compatible = "arm,coresight-cti";
  reg = <0x61bb000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
  coresight-cti-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 cti_modem_cpu0: cti@6124000 {
  compatible = "arm,coresight-cti";
  reg = <0x6124000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_wcn_cpu0: cti@6139000 {
  compatible = "arm,coresight-cti";
  reg = <0x6139000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_video_cpu0: cti@6134000 {
  compatible = "arm,coresight-cti";
  reg = <0x6134000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_audio_cpu0: cti@613c000 {
  compatible = "arm,coresight-cti";
  reg = <0x613c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <38>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 cti_rpm_cpu0: cti@610c000 {
  compatible = "arm,coresight-cti";
  reg = <0x610c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <39>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };


 wcn_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <40>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <0>;

  qcom,inst-id = <3>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <41>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_center>;
  coresight-child-ports = <0>;

  qcom,inst-id = <4>;
 };


 audio_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <42>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_mm>;
  coresight-child-ports = <5>;

  qcom,inst-id = <5>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-remote-etm";

  coresight-id = <43>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_right>;
  coresight-child-ports = <1>;

  qcom,inst-id = <2>;
 };

 csr: csr@6001000 {
  compatible = "qcom,coresight-csr";
  reg = <0x6001000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <44>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;
  qcom,blk-size = <1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 dbgui: dbgui@6108000 {
  compatible = "qcom,coresight-dbgui";
  reg = <0x6108000 0x1000>;
  reg-names = "dbgui-base";

  coresight-id = <45>;
  coresight-name = "coresight-dbgui";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_center>;
  coresight-child-ports = <2>;

  qcom,dbgui-addr-offset = <0x30>;
  qcom,dbgui-data-offset = <0x130>;
  qcom,dbgui-size = <32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpda: tpda@6003000 {
  compatible = "qcom,coresight-tpda";
  reg = <0x6003000 0x1000>;
  reg-names = "tpda-base";

  coresight-id = <46>;
  coresight-name = "coresight-tpda";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;

  qcom,tpda-atid = <64>;
  qcom,cmb-elem-size = <0 32>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 tpdm_dcc: tpdm@6110000 {
  compatible = "qcom,coresight-tpdm";
  reg = <0x6110000 0x1000>;
  reg-names = "tpdm-base";

  coresight-id = <47>;
  coresight-name = "coresight-tpdm-dcc";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&tpda>;
  coresight-child-ports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 hwevent: hwevent@6101000 {
  compatible = "qcom,coresight-hwevent";
  reg = <0x6101000 0x148>,
        <0x6101fb0 0x4>,
        <0x6121000 0x148>,
        <0x6121fb0 0x4>,
        <0x6131000 0x148>,
        <0x6131fb0 0x4>,
        <0x78c5010 0x4>,
        <0x7885010 0x4>;
  reg-names = "center-wrapper-mux", "center-wrapper-lockaccess",
       "right-wrapper-mux", "right-wrapper-lockaccess",
       "mm-wrapper-mux", "mm-wrapper-lockaccess",
       "usbbam-mux", "blsp-mux";

  coresight-id = <48>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 fuse: fuse@a601c {
  compatible = "arm,coresight-fuse-v2";
  reg = <0xa601c 0x8>,
        <0xa6004 0x4>,
        <0xa600c 0x4>;
  reg-names = "fuse-base", "nidnt-fuse-base", "qpdi-fuse-base";

  coresight-id = <49>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };

 qpdi: qpdi@1941000 {
  compatible = "qcom,coresight-qpdi";
  reg = <0x1941000 0x4>;
  reg-names = "qpdi-base";

  coresight-id = <50>;
  coresight-name = "coresight-qpdi";
  coresight-nr-inports = <0>;

  vdd-supply = <&pm8917_l11>;
  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <15000 400000>;

  vdd-io-supply = <&pm8917_l12>;
  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <200 50000>;
 };
};
# 275 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-bus.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-bus.dtsi"
# 1 "../arch/arm/boot/dts/include/dt-bindings/msm/msm-bus-ids.h" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-bus.dtsi" 2

&soc {

 ad_hoc_bus: ad-hoc-bus@580000 {
  compatible = "qcom,msm-bus-device";
  reg = <0x580000 0x16080>,
   <0x580000 0x16080>,
   <0x400000 0x5A000>,
   <0x500000 0x13080>;
  reg-names = "snoc-base", "snoc-mm-base",
       "bimc-base", "pcnoc-base";


  fab_bimc: fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,fab-dev;
   qcom,base-name = "bimc-base";
   qcom,bus-type = <2>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd212feea>,
    <&clock_gcc 0x71d1a499>;

   coresight-id = <203>;
   coresight-name = "coresight-bimc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_in0>;
   coresight-child-ports = <2>;
  };

  fab_pcnoc: fab-pcnoc {
   cell-id = <4096>;
   label = "fab-pcnoc";
   qcom,fab-dev;
   qcom,base-name = "pcnoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0x2b53b688>,
    <&clock_gcc 0x9753a54f>;

   coresight-id = <201>;
   coresight-name = "coresight-pcnoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_center>;
   coresight-child-ports = <3>;
  };

  fab_snoc: fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,fab-dev;
   qcom,base-name = "snoc-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xe6900bb6>,
    <&clock_gcc 0x5d4683bd>;

   coresight-id = <200>;
   coresight-name = "coresight-snoc";
   coresight-nr-inports = <0>;
   coresight-outports = <0>;
   coresight-child-list = <&funnel_center>;
   coresight-child-ports = <4>;
  };

  fab_snoc_mm: fab-snoc-mm {
   cell-id = <2048>;
   label = "fab-snoc-mm";
   qcom,fab-dev;
   qcom,base-name = "snoc-mm-base";
   qcom,base-offset = <0x7000>;
   qcom,qos-off = <0x1000>;
   qcom,bus-type = <1>;
   qcom,util-fact = <154>;
   clock-names = "bus_clk", "bus_a_clk";
   clocks = <&clock_gcc 0xd61e5721>,
    <&clock_gcc 0x50600f1b>;
  };


  mas_apps_proc: mas-apps-proc {
   cell-id = <1>;
   label = "mas-apps-proc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <0>;
  };

  mas_oxili: mas-oxili {
   cell-id = <26>;
   label = "mas-oxili";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <2>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <6>;
  };

  mas_snoc_bimc_0: mas-snoc-bimc-0 {
   cell-id = <10007>;
   label = "mas-snoc-bimc-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <3>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <3>;
  };

  mas_snoc_bimc_2: mas-snoc-bimc-2 {
   cell-id = <10045>;
   label = "mas-snoc-bimc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <4>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <108>;
  };

  mas_snoc_bimc_1: mas-snoc-bimc-1 {
   cell-id = <10008>;
   label = "mas-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <76>;
  };

  mas_tcu_0: mas-tcu-0 {
   cell-id = <104>;
   label = "mas-tcu-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&slv_ebi &slv_bimc_snoc>;
   qcom,prio-lvl = <2>;
   qcom,prio-rd = <2>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,mas-rpm-id = <102>;
  };


  mas_spdm: mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&pcnoc_m_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <50>;
  };

  mas_blsp_1: mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <41>;
  };

  mas_blsp_2: mas-blsp-2 {
   cell-id = <84>;
   label = "mas-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_m_1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <39>;
  };

  mas_usb_hs1: mas-usb-hs1 {
   cell-id = <87>;
   label = "mas-usb-hs1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "fixed";
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <42>;
  };

  mas_xi_usb_hs1: mas-xi-usb-hs1 {
   cell-id = <110>;
   label = "mas-xi-usb-hs1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <138>;
  };

  mas_crypto: mas-crypto {
   cell-id = <55>;
   label = "mas-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <0>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <23>;
  };

  mas_sdcc_1: mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <33>;
  };

  mas_sdcc_2: mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <35>;
  };

  mas_snoc_pcnoc: mas-snoc-pcnoc {
   cell-id = <10041>;
   label = "mas-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_s_7
     &pcnoc_int_2 &pcnoc_int_3>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <77>;
  };


  mas_qdss_bam: mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <11>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <19>;
  };

  mas_bimc_snoc: mas-bimc-snoc {
   cell-id = <10016>;
   label = "mas-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&snoc_int_0
     &snoc_int_1 &snoc_int_2>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <21>;
  };

  mas_jpeg: mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <6>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <7>;
  };

  mas_mdp: mas-mdp {
   cell-id = <22>;
   label = "mas-mdp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <7>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <8>;
  };

  mas_pcnoc_snoc: mas-pcnoc-snoc {
   cell-id = <10010>;
   label = "mas-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&snoc_int_0
    &snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <29>;
   qcom,blacklist = <&slv_snoc_pcnoc>;
  };

  mas_venus: mas-venus {
   cell-id = <63>;
   label = "mas-venus";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <8>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <9>;
  };

  mas_vfe0: mas-vfe0 {
   cell-id = <29>;
   label = "mas-vfe0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <9>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <11>;
  };

  mas_vfe1: mas-vfe1 {
   cell-id = <109>;
   label = "mas-vfe1";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <13>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_0>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <133>;
  };

  mas_cpp: mas-cpp {
   cell-id = <106>;
   label = "mas-cpp";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <12>;
   qcom,qos-mode = "bypass";
   qcom,connections = <&slv_snoc_bimc_2>;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,mas-rpm-id = <115>;
  };

  mas_qdss_etr: mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <10>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&qdss_int>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <31>;
  };


  pcnoc_m_0: pcnoc-m-0 {
   cell-id = <10014>;
   label = "pcnoc-m-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,qport = <5>;
   qcom,qos-mode = "fixed";
   qcom,connections = <&pcnoc_int_0>;
   qcom,prio1 = <1>;
   qcom,prio0 = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <87>;
   qcom,slv-rpm-id = <116>;
  };

  pcnoc_m_1: pcnoc-m-1 {
   cell-id = <10015>;
   label = "pcnoc-m-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_int_0>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <88>;
   qcom,slv-rpm-id = <117>;
  };

  pcnoc_int_0: pcnoc-int-0 {
   cell-id = <10012>;
   label = "pcnoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc
     &pcnoc_s_7 &pcnoc_int_3 &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <85>;
   qcom,slv-rpm-id = <114>;
  };

  pcnoc_int_1: pcnoc-int-1 {
   cell-id = <10013>;
   label = "pcnoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_pcnoc_snoc
    &pcnoc_s_7 &pcnoc_int_3 &pcnoc_int_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <86>;
   qcom,slv-rpm-id = <115>;
  };

  pcnoc_int_2: pcnoc-int-2 {
   cell-id = <10049>;
   label = "pcnoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&pcnoc_s_2
    &pcnoc_s_3 &pcnoc_s_6 &pcnoc_s_8>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <124>;
   qcom,slv-rpm-id = <184>;
  };

  pcnoc_int_3: pcnoc-int-3 {
   cell-id = <10050>;
   label = "pcnoc-int-3";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = < &pcnoc_s_1 &pcnoc_s_0 &pcnoc_s_4
     &slv_gpu_cfg &slv_tcu >;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <125>;
   qcom,slv-rpm-id = <185>;
  };

  pcnoc_s_0: pcnoc-s-0 {
   cell-id = <10018>;
   label = "pcnoc-s-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_spdm &slv_pdm &slv_prng
    &slv_sdcc_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <89>;
   qcom,slv-rpm-id = <118>;
  };

  pcnoc_s_1: pcnoc-s-1 {
   cell-id = <10019>;
   label = "pcnoc-s-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tcsr>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <90>;
   qcom,slv-rpm-id = <119>;
  };

  pcnoc_s_2: pcnoc-s-2 {
   cell-id = <10020>;
   label = "pcnoc-s-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_snoc_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <91>;
   qcom,slv-rpm-id = <120>;
  };

  pcnoc_s_3: pcnoc-s-3 {
   cell-id = <10021>;
   label = "pcnoc-s-3";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_message_ram>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <92>;
   qcom,slv-rpm-id = <121>;
  };

  pcnoc_s_4: pcnoc-s-4 {
   cell-id = <10022>;
   label = "pcnoc-s-4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_camera_ss_cfg
    &slv_disp_ss_cfg &slv_venus_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <93>;
   qcom,slv-rpm-id = <122>;
  };

  pcnoc_s_6: pcnoc-s-6 {
   cell-id = <721>;
   label = "pcnoc-s-6";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_tlmm &slv_blsp_1 &slv_blsp_2>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <94>;
   qcom,slv-rpm-id = <123>;
  };

  pcnoc_s_7: pcnoc-s-7 {
   cell-id = <10048>;
   label = "pcnoc-s-7";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = < &slv_sdcc_1 &slv_pmic_arb>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <95>;
   qcom,slv-rpm-id = <124>;
  };

  pcnoc_s_8: pcnoc-s-8 {
   cell-id = <10023>;
   label = "pcnoc-s-8";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_usb_hs &slv_crypto_0_cfg>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,mas-rpm-id = <96>;
   qcom,slv-rpm-id = <125>;
  };

  qdss_int: qdss-int {
   cell-id = <10009>;
   label = "qdss-int";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&snoc_int_1 &slv_snoc_bimc_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <98>;
   qcom,slv-rpm-id = <128>;
  };

  snoc_int_0: snoc-int-0 {
   cell-id = <10004>;
   label = "snoc-int-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_lpass
    &slv_wcss &slv_kpss_ahb>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <99>;
   qcom,slv-rpm-id = <130>;
  };

  snoc_int_1: snoc-int-1 {
   cell-id = <10005>;
   label = "snoc-int-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qdss_stm
     &slv_imem &slv_snoc_pcnoc>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <100>;
   qcom,slv-rpm-id = <131>;
  };

  snoc_int_2: snoc-int-2 {
   cell-id = <10066>;
   label = "snoc-int-2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,connections = <&slv_cats_0 &slv_cats_1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,mas-rpm-id = <134>;
   qcom,slv-rpm-id = <197>;
  };


  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,slv-rpm-id = <0>;
  };

  slv_bimc_snoc:slv-bimc-snoc {
   cell-id = <10017>;
   label = "slv-bimc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_bimc>;
   qcom,connections = <&mas_bimc_snoc>;
   qcom,slv-rpm-id = <2>;
  };

  slv_sdcc_2:slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <33>;
  };

  slv_spdm:slv-spdm {
   cell-id = <633>;
   label = "slv-spdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <60>;
  };

  slv_pdm:slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <41>;
  };

  slv_prng:slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <44>;
  };

  slv_tcsr:slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <50>;
  };

  slv_snoc_cfg:slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <70>;
  };

  slv_message_ram:slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <55>;
  };

  slv_camera_ss_cfg:slv-camera-ss-cfg {
   cell-id = <589>;
   label = "slv-camera-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <3>;
  };

  slv_disp_ss_cfg:slv-disp-ss-cfg {
   cell-id = <590>;
   label = "slv-disp-ss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <4>;
  };

  slv_venus_cfg:slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <10>;
  };

  slv_gpu_cfg:slv-gpu-cfg {
   cell-id = <598>;
   label = "slv-gpu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <11>;
  };

  slv_tlmm:slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <51>;
  };

  slv_blsp_1:slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <39>;
  };

  slv_blsp_2:slv-blsp-2 {
   cell-id = <611>;
   label = "slv-blsp-2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <37>;
  };

  slv_pmic_arb:slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <59>;
  };

  slv_sdcc_1:slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <31>;
  };

  slv_crypto_0_cfg:slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <52>;
  };

  slv_usb_hs:slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <40>;
  };

  slv_tcu:slv-tcu {
   cell-id = <672>;
   label = "slv-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,slv-rpm-id = <133>;
  };

  slv_pcnoc_snoc:slv-pcnoc-snoc {
   cell-id = <10011>;
   label = "slv-pcnoc-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_pcnoc>;
   qcom,connections = <&mas_pcnoc_snoc>;
   qcom,slv-rpm-id = <45>;
  };

  slv_kpss_ahb:slv-kpss-ahb {
   cell-id = <673>;
   label = "slv-kpss-ahb";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <20>;
  };

  slv_wcss:slv-wcss {
   cell-id = <584>;
   label = "slv-wcss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <23>;
  };

  slv_snoc_bimc_0:slv-snoc-bimc-0 {
   cell-id = <10025>;
   label = "slv-snoc-bimc-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_0>;
   qcom,slv-rpm-id = <24>;
  };

  slv_snoc_bimc_1:slv-snoc-bimc-1 {
   cell-id = <10026>;
   label = "slv-snoc-bimc-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_bimc_1>;
   qcom,slv-rpm-id = <104>;
  };

  slv_snoc_bimc_2:slv-snoc-bimc-2 {
   cell-id = <10046>;
   label = "slv-snoc-bimc-2";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,connections = <&mas_snoc_bimc_2>;
   qcom,slv-rpm-id = <137>;
  };

  slv_imem:slv-imem {
   cell-id = <585>;
   label = "slv-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <26>;
  };

  slv_snoc_pcnoc:slv-snoc-pcnoc {
   cell-id = <10042>;
   label = "slv-snoc-pcnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,connections = <&mas_snoc_pcnoc>;
   qcom,slv-rpm-id = <28>;
  };

  slv_qdss_stm:slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <30>;
  };

  slv_cats_0:slv-cats-0 {
   cell-id = <663>;
   label = "slv-cats-0";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc_mm>;
   qcom,slv-rpm-id = <106>;
  };

  slv_cats_1:slv-cats-1 {
   cell-id = <664>;
   label = "slv-cats-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <107>;
  };

  slv_lpass:slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,ap-owned;
   qcom,bus-dev = <&fab_snoc>;
   qcom,slv-rpm-id = <21>;
  };
 };

 devfreq_spdm_cpu {
  compatible = "qcom,devfreq_spdm";
  qcom,msm-bus,name = "devfreq_spdm";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 512 0 0>,
    <1 512 0 0>;
  qcom,msm-bus,active-only;
  qcom,spdm-client = <0>;

  clock-names = "cci_clk";
  clocks = <&clock_cpu 0xcf28e63a>;

  qcom,bw-upstep = <400>;
  qcom,bw-dwnstep = <2800>;
  qcom,max-vote = <2800>;
  qcom,up-step-multp = <2>;
  qcom,spdm-interval = <50>;

  qcom,ports = <11>;
  qcom,alpha-up = <8>;
  qcom,alpha-down = <15>;
  qcom,bucket-size = <8>;


  qcom,pl-freqs = <310000 570000>;


  qcom,reject-rate = <5000 5000 5000 5000 5000 5000>;

  qcom,response-time-us = <5000 5000 5000 5000 2000 2000>;

  qcom,cci-response-time-us = <3000 3000 4000 4000 2000 2000>;
  qcom,max-cci-freq = <1300000>;
 };

 devfreq_spdm_gov {
  compatible = "qcom,gov_spdm_hyp";
  interrupt-names = "spdm-irq";
  interrupts = <0 192 0>;
 };
};
# 276 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-mdss.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-mdss.dtsi"
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8937-mdss.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8937-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@1a00000 {
  compatible = "qcom,mdss_mdp";
  reg = <0x01a00000 0x90000>,
        <0x01ab0000 0x1040>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <1 1>;
  qcom,mdss-clk-factor = <105 100>;

  qcom,max-mixer-width = <2048>;
  qcom,max-pipe-width = <2048>;


  qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
  qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

  qcom,mdss-has-panic-ctrl;
  qcom,mdss-per-pipe-panic-luts = <0x000f>,
      <0xffff>,
      <0xfffc>,
      <0xff00>;

  qcom,mdss-mdp-reg-offset = <0x00001000>;
  qcom,max-bandwidth-low-kbps = <3100000>;
  qcom,max-bandwidth-high-kbps = <3100000>;
  qcom,max-bandwidth-per-pipe-kbps = <2300000>;


  qcom,max-bw-settings = <1 3100000>,
           <2 1700000>;

  qcom,max-clk-rate = <320000000>;
  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <16>;

  qcom,mdss-pipe-vig-off = <0x00005000>;
  qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
  qcom,mdss-pipe-dma-off = <0x00025000>;
  qcom,mdss-pipe-cursor-off = <0x00035000>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1 5>;
  qcom,mdss-pipe-dma-xin-id = <2>;
  qcom,mdss-pipe-cursor-xin-id = <7>;


  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
            <0x2B4 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>;
  qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3A8 16 15>;


  qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400>;
  qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
  qcom,mdss-dspp-off = <0x00055000>;
  qcom,mdss-wb-off = <0x00065000 0x00066000>;
  qcom,mdss-intf-off = <0x00000000 0x0006B800 0x0006C000>;
  qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
  qcom,mdss-slave-pingpong-off = <0x00073000>;
  qcom,mdss-cdm-off = <0x0007a200>;
  qcom,mdss-wfd-mode = "intf";
  qcom,mdss-highest-bank-bit = <0x1>;
  qcom,mdss-has-decimation;
  qcom,mdss-has-non-scalar-rgb;
  qcom,mdss-has-rotator-downscale;
  qcom,mdss-rot-downscale-min = <2>;
  qcom,mdss-rot-downscale-max = <16>;
  qcom,mdss-idle-power-collapse-enabled;
  qcom,mdss-rot-block-size = <64>;

  clocks = <&clock_gcc 0xbfb92ed3>,
    <&clock_gcc 0x668f51de>,
    <&clock_gcc 0x6dc1f8f1>,
    <&clock_gcc_mdss 0x588460a4>,
    <&clock_gcc 0x32a09f1f>;
  clock-names = "iface_clk", "bus_clk", "core_clk_src",
    "core_clk", "vsync_clk";

  qcom,mdp-settings = <0x0506c 0x00000000>,
        <0x1506c 0x00000000>,
        <0x1706c 0x00000000>,
        <0x2506c 0x00000000>;

  qcom,vbif-settings = <0x0d0 0x00000010>;

  qcom,regs-dump-mdp = <0x01000 0x01454>,
         <0x02000 0x02064>,
         <0x02200 0x02264>,
         <0x02400 0x02464>,
         <0x05000 0x05150>,
         <0x05200 0x05230>,
         <0x15000 0x15150>,
         <0x17000 0x17150>,
         <0x25000 0x25150>,
         <0x35000 0x35150>,
         <0x45000 0x452bc>,
         <0x46000 0x462bc>,
         <0x55000 0x5522c>,
         <0x65000 0x652c0>,
         <0x66000 0x662c0>,
         <0x6b800 0x6ba68>,
         <0x6c000 0x6c268>,
         <0x71000 0x710d4>,
         <0x71800 0x718d4>;

  qcom,regs-dump-names-mdp = "MDP",
   "CTL_0", "CTL_1", "CTL_2",
   "VIG0_SSPP", "VIG0",
   "RGB0_SSPP", "RGB1_SSPP",
   "DMA0_SSPP",
   "CURSOR0_SSPP",
   "LAYER_0", "LAYER_1",
   "DSPP_0",
   "WB_0", "WB_2",
   "INTF_1", "INTF_2",
   "PP_0", "PP_1";


  qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;

  qcom,mdss-pp-offsets {
   qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
   qcom,mdss-sspp-vig-pcc-off = <0x1780>;
   qcom,mdss-sspp-rgb-pcc-off = <0x380>;
   qcom,mdss-sspp-dma-pcc-off = <0x380>;
   qcom,mdss-lm-pgc-off = <0x3C0>;
   qcom,mdss-dspp-pcc-off = <0x1700>;
   qcom,mdss-dspp-pgc-off = <0x17C0>;
  };

  qcom,mdss-reg-bus {

   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 160000>,
    <1 590 0 320000>;
  };

  qcom,mdss-hw-rt-bus {

   qcom,msm-bus,name = "mdss_hw_rt";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  };

  smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
   compatible = "qcom,smmu_mdp_unsec";
  };
  smmu_mdp_sec: qcom,smmu_mdp_sec_cb {
   compatible = "qcom,smmu_mdp_sec";
  };

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,cont-splash-memory {
    linux,contiguous-region = <&cont_splash_mem>;
   };
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };

  mdss_fb2: qcom,mdss_fb_secondary {
   cell-index = <2>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi: qcom,mdss_dsi@0 {
  compatible = "qcom,mdss-dsi";
  hw-config = "single_dsi";
  #address-cells = <1>;
  #size-cells = <1>;
  gdsc-supply = <&gdsc_mdss>;
  vdda-supply = <&pm8937_l2>;
  vddio-supply = <&pm8937_l6>;


  qcom,msm-bus,name = "mdss_dsi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 1000>;

  ranges = <0x1a94000 0x1a94000 0x300
   0x1a94400 0x1a94400 0x280
   0x1a94b80 0x1a94b80 0x30
   0x193e000 0x193e000 0x30
   0x1a96000 0x1a96000 0x300
   0x1a96400 0x1a96400 0x280
   0x1a96b80 0x1a96b80 0x30
   0x193e000 0x193e000 0x30>;

  clocks = <&clock_gcc_mdss 0x588460a4>,
   <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc 0x668f51de>,
   <&clock_gcc_mdss 0xfb32f31e>,
   <&clock_gcc_mdss 0x585ef6d4>,
   <&clock_gcc_mdss 0x087c1612>,
   <&clock_gcc_mdss 0x8067c5a3>;
  clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
   "ext_byte0_clk", "ext_byte1_clk", "ext_pixel0_clk",
   "ext_pixel1_clk";

  qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
  qcom,mmss-phyreset-ctrl-offset = <0x24>;

  qcom,mdss-fb-map-prim = <&mdss_fb0>;
  qcom,mdss-fb-map-sec = <&mdss_fb2>;
  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };

  mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->0";
   cell-index = <0>;
   reg = <0x1a94000 0x300>,
    <0x1a94400 0x280>,
    <0x1a94b80 0x30>,
    <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,timing-db-mode;
   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8937_l17>;
   vddio-supply = <&pm8937_l6>;

   clocks = <&clock_gcc_mdss 0x35da7862>,
    <&clock_gcc_mdss 0xcc5c5c77>,
    <&clock_gcc 0xaec5cb25>,
    <&clock_gcc_mdss 0x75cc885b>,
    <&clock_gcc_mdss 0xccac1f35>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [03 08 07 00
    20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 ff];
  };

  mdss_dsi1: qcom,mdss_dsi_ctrl1@1a96000 {
   compatible = "qcom,mdss-dsi-ctrl";
   label = "MDSS DSI CTRL->1";
   cell-index = <1>;
   reg = <0x1a96000 0x300>,
         <0x1a96400 0x280>,
         <0x1a94b80 0x30>,
         <0x193e000 0x30>;
   reg-names = "dsi_ctrl", "dsi_phy",
         "dsi_phy_regulator", "mmss_misc_phys";

   qcom,mdss-mdp = <&mdss_mdp>;
   vdd-supply = <&pm8937_l17>;
   vddio-supply = <&pm8937_l6>;

   clocks = <&clock_gcc_mdss 0x41f97fd8>,
    <&clock_gcc_mdss 0x9a9c430d>,
    <&clock_gcc 0x34653cc7>,
    <&clock_gcc_mdss 0x63c2c955>,
    <&clock_gcc_mdss 0x090f68ac>;
   clock-names = "byte_clk", "pixel_clk", "core_clk",
    "byte_clk_rcg", "pixel_clk_rcg";

   qcom,platform-strength-ctrl = [ff 06];
   qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
   qcom,platform-regulator-settings = [03 08 07 00
    20 07 01];
   qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
    01 c0 00 00 05 00 00 01 97
    01 c0 00 00 0a 00 00 01 97
    01 c0 00 00 0f 00 00 01 97
    00 40 00 00 00 00 00 01 ff];

  };

 };

 qcom,mdss_wb_panel {
  compatible = "qcom,mdss_wb";
  qcom,mdss_pan_res = <640 640>;
  qcom,mdss_pan_bpp = <24>;
  qcom,mdss-fb-map = <&mdss_fb1>;
 };

 mdss_rotator: qcom,mdss_rotator {
  compatible = "qcom,mdss_rotator";
  qcom,mdss-wb-count = <1>;
  qcom,mdss-has-downscale;
  qcom,mdss-has-ubwc;

  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;

  rot-vdd-supply = <&gdsc_mdss>;
  qcom,supply-names = "rot-vdd";
  qcom,mdss-has-reg-bus;
  clocks = <&clock_gcc 0xbfb92ed3>,
   <&clock_gcc_mdss 0x5b1f675e>;
  clock-names = "iface_clk", "rot_core_clk";

  qcom,mdss-rot-reg-bus {

   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };
 };
};
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-mdss.dtsi" 2

&mdss_dsi {
 vdda-supply = <&pm8917_l2>;
 vddio-supply = <&pm8917_l6>;

 ranges = <0x1a94000 0x1a94000 0x300
  0x1a94400 0x1a94400 0x280
  0x1a94b80 0x1a94b80 0x30
  0x193e000 0x193e000 0x30>;

 clocks = <&clock_gcc_mdss 0x588460a4>,
  <&clock_gcc 0xbfb92ed3>,
  <&clock_gcc 0x668f51de>,
  <&clock_gcc_mdss 0xfb32f31e>,
  <&clock_gcc_mdss 0x087c1612>;
 clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
  "ext_byte0_clk", "ext_pixel0_clk";

 /delete-property/ qcom,mdss-fb-map-sec;

};

&mdss_dsi0 {
 vdd-supply = <&pm8917_l17>;
 vddio-supply = <&pm8917_l6>;
};

/delete-node/ &mdss_dsi1;

&mdss_mdp {
 qcom,max-bandwidth-low-kbps = <1800000>;
 qcom,max-bandwidth-high-kbps = <1800000>;
 qcom,max-bandwidth-per-pipe-kbps = <1000000>;

 qcom,mdss-intf-off = <0x00000000 0x0006B800>;
 qcom,mdss-pingpong-off = <0x00071000>;
 qcom,mdss-mixer-intf-off = <0x00045000>;
 qcom,mdss-mixer-wb-off = <0x00046000>;
 qcom,mdss-wfd-mode = "dedicated";
 qcom,mdss-per-pipe-panic-luts = <0x000f>,
     <0x0>,
     <0xfffc>,
     <0x0>;

 /delete-property/ qcom,mdss-highest-bank-bit;
 /delete-property/ qcom,vbif-settings;

 qcom,regs-dump-mdp = <0x01000 0x01454>,
        <0x02000 0x02064>,
        <0x02200 0x02264>,
        <0x02400 0x02464>,
        <0x05000 0x05150>,
        <0x05200 0x05230>,
        <0x15000 0x15150>,
        <0x17000 0x17150>,
        <0x25000 0x25150>,
        <0x35000 0x35150>,
        <0x45000 0x452bc>,
        <0x46000 0x462bc>,
        <0x55000 0x5522c>,
        <0x65000 0x652c0>,
        <0x66000 0x662c0>,
        <0x6b800 0x6ba68>,
        <0x71000 0x710d4>;

 qcom,regs-dump-names-mdp = "MDP",
  "CTL_0", "CTL_1", "CTL_2",
  "VIG0_SSPP", "VIG0",
  "RGB0_SSPP", "RGB1_SSPP",
  "DMA0_SSPP",
  "CURSOR0_SSPP",
  "LAYER_0", "LAYER_1",
  "DSPP_0",
  "WB_0", "WB_2",
  "INTF_1",
  "PP_0";
};

&mdss_rotator {
 /delete-property/ qcom,mdss-has-ubwc;
};

/delete-node/ &mdss_fb2;
# 277 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-mdss-pll.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-mdss-pll.dtsi"
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8937-mdss-pll.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8937-mdss-pll.dtsi"
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@1a94a00 {
  compatible = "qcom,mdss_dsi_pll_8937";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x001a94a00 0xd4>,
   <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8937_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,ssc-frequency-hz = <30000>;
  qcom,ssc-ppm = <5000>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@1a96a00 {
  compatible = "qcom,mdss_dsi_pll_8937";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;

  reg = <0x001a96a00 0xd4>,
   <0x0184d074 0x8>;
  reg-names = "pll_base", "gdsc_base";

  gdsc-supply = <&gdsc_mdss>;
  vddio-supply = <&pm8937_l6>;

  clocks = <&clock_gcc 0xbfb92ed3>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
  qcom,ssc-frequency-hz = <30000>;
  qcom,ssc-ppm = <5000>;

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };

   qcom,platform-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
};
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-mdss-pll.dtsi" 2

&mdss_dsi0_pll {
 vddio-supply = <&pm8917_l6>;
};
/delete-node/ &mdss_dsi1_pll;
# 278 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-vidc.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-vidc.dtsi"
&soc {
 qcom,vidc@1d00000 {
  compatible = "qcom,msm-vidc";
  reg = <0x01d00000 0xff000>;
  interrupts = <0 44 0>;
  qcom,hfi-version = "3xx";
  venus-supply = <&gdsc_venus>;
  venus-core0-supply = <&gdsc_venus_core0>;
  clocks = <&clock_gcc 0xf76a02bb>,
   <&clock_gcc 0x83a7f549>,
   <&clock_gcc 0x08d778c6>,
   <&clock_gcc 0xcdf4c8f6>;
  clock-names = "core_clk", "core0_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x1 0x0 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,slave-side-cp;
  qcom,dcvs-tbl =
   <108000 108000 244800 0x00000004>,
   <108000 108000 244800 0x0c000000>;
  qcom,dcvs-limit =
   <8160 30>,
   <8160 30>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xe0020 0x05555556>,
   <0xe0024 0x05555556>,
   <0x80124 0x00000003>;
  qcom,qdss-presets = <0x826000 0x1000>,
   <0x827000 0x1000>,
   <0x822000 0x1000>,
   <0x803000 0x1000>,
   <0x9180000 0x1000>,
   <0x9181000 0x1000>;
  qcom,max-hw-load = <352800>;
  qcom,pm-qos-latency-us = <651>;
  qcom,firmware-name = "venus";
  qcom,allowed-clock-rates = <360000000 329140000
   308570000 270000000 200000000>;
  qcom,clock-freq-tbl {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,cycles-per-mb = <2470>;
    qcom,low-power-mode-factor = <32768>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xf3ffffff>;
    qcom,cycles-per-mb = <788>;
   };
   qcom,profile-hevcdec {
    qcom,codec-mask = <0x0c000000>;
    qcom,cycles-per-mb = <1015>;
   };
  };
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-buffer-types = <0xfff>;
   };
   qcom,domain-sec-bs {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_bitstream>;
    qcom,vidc-buffer-types = <0x241>;
   };
   qcom,domain-sec-px {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_pixel>;
    qcom,vidc-buffer-types = <0x106>;
   };
   qcom,domain-sec-np {
    qcom,vidc-domain-phandle =
      <&venus_domain_sec_non_pixel>;
    qcom,vidc-buffer-types = <0x480>;
   };
  };
  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "venus-ddr-gov";
   qcom,bus-range-kbps = <1000 917000>;
  };

  arm9_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-arm9-ddr";
   qcom,bus-master = <63>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1 1>;
  };
 };

 venus-ddr-gov {
  compatible = "qcom,msm-vidc,governor,table";
  name = "venus-ddr-gov";
  status = "ok";
  qcom,bus-freq-table {
   qcom,profile-enc {
    qcom,codec-mask = <0x55555555>;
    qcom,load-busfreq-tbl =
     <244800 841000>,
     <216000 740000>,
     <194400 680000>,
     <144000 496000>,
     <108000 370000>,
     <97200 340000>,
     <48600 170000>,
     <72000 248000>,
     <36000 124000>,
     <18000 70000>,
     <9000 35000>,
     <0 0>;
   };
   qcom,profile-dec {
    qcom,codec-mask = <0xffffffff>;
    qcom,load-busfreq-tbl =
     <244800 605000>,
     <216000 540000>,
     <194400 484000>,
     <144000 360000>,
     <108000 270000>,
     <97200 242000>,
     <48600 121000>,
     <72000 180000>,
     <36000 90000>,
     <18000 45000>,
     <0 0>;
   };
  };
 };
};
# 279 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 intc: interrupt-controller@b000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0x0b000000 0x1000>,
        <0x0b002000 0x1000>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
  clock-frequency = <19200000>;
 };

 qcom,sps {
  compatible = "qcom,msm_sps_4k";
  qcom,pipe-attr-ee;
 };

 timer@b120000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xb120000 0x1000>;
  clock-frequency = <19200000>;

  frame@b121000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xb121000 0x1000>,
         <0xb122000 0x1000>;
  };

  frame@b123000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xb123000 0x1000>;
   status = "disabled";
  };

  frame@b124000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xb124000 0x1000>;
   status = "disabled";
  };

  frame@b125000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xb125000 0x1000>;
   status = "disabled";
  };

  frame@b126000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xb126000 0x1000>;
   status = "disabled";
  };

  frame@b127000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xb127000 0x1000>;
   status = "disabled";
  };

  frame@b128000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xb128000 0x1000>;
   status = "disabled";
  };
 };

 qcom,rmtfs_sharedmem@00000000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x00000000 0x00180000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 restart@4ab000 {
  compatible = "qcom,pshold";
  reg = <0x4ab000 0x4>,
   <0x193d100 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 qcom,mpm2-sleep-counter@4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0x4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 0xff00>;
 };

 tsens: tsens@4a8000 {
  compatible = "qcom,msm8917-tsens";
  reg = <0x4a8000 0x2000>,
        <0xa4000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  interrupt-names = "tsens-upper-lower";
  qcom,sensors = <10>;
  qcom,slope = <3200 3200 3200 3200 3200 3200 3200 3200 3200
        3200>;
  qcom,temp1-offset = <1 (-6) (-6) (-2) (-7) (-5) (-2) (-8) (-10)
         (-6)>;
  qcom,temp2-offset = <(-3) 1 (-2) 7 (-9) (-18) (-7) (-2) 1 16>;
  qcom,valid-status-check;
 };

 slim_msm: slim@c140000{
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xc140000 0x2c000>,
        <0xc104000 0x2a000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 180 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x600000>;
  qcom,ea-pc = <0x230>;
  status = "disabled";
 };

 qcom,sensor-information {
  compatible = "qcom,sensor-information";
  sensor_information0: qcom,sensor-information-0 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor0";
  };

  sensor_information1: qcom,sensor-information-1 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor1";
  };

  sensor_information2: qcom,sensor-information-2 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor2";
   qcom,alias-name = "pop_mem";
  };

  sensor_information3: qcom,sensor-information-3 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor3";
  };

  sensor_information4: qcom,sensor-information-4 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor4";
   qcom,alias-name = "L2_cache_1";
  };

  sensor_information5: qcom,sensor-information-5 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor5";
  };

  sensor_information6: qcom,sensor-information-6 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor6";
  };

  sensor_information7: qcom,sensor-information-7 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor7";
  };

  sensor_information8: qcom,sensor-information-8 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor8";
  };

  sensor_information9: qcom,sensor-information-9 {
   qcom,sensor-type = "tsens";
   qcom,sensor-name = "tsens_tz_sensor9";
   qcom,alias-name = "gpu";
  };

  sensor_information10: qcom,sensor-information-10 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm0";
  };

  sensor_information11: qcom,sensor-information-11 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "pa_therm1";
  };

  sensor_information12: qcom,sensor-information-12 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm";
  };

  sensor_information13: qcom,sensor-information-13 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "xo_therm_buf";
  };

  sensor_information14: qcom,sensor-information-14 {
   qcom,sensor-type = "adc";
   qcom,sensor-name = "case_therm";
  };

  sensor_information15: qcom,sensor-information-15 {
   qcom,sensor-type = "alarm";
   qcom,sensor-name = "pm8937_tz";
   qcom,scaling-factor = <1000>;
  };
 };

 mitigation_profile0: qcom,limit_info-0 {
  qcom,temperature-sensor = <&sensor_information5>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile1: qcom,limit_info-1 {
  qcom,temperature-sensor = <&sensor_information6>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile2: qcom,limit_info-2 {
  qcom,temperature-sensor = <&sensor_information7>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 mitigation_profile3: qcom,limit_info-3 {
  qcom,temperature-sensor = <&sensor_information8>;
  qcom,boot-frequency-mitigate;
  qcom,hotplug-mitigation-enable;
  qcom,emergency-frequency-mitigate;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <5>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,hotplug-temp = <105>;
  qcom,hotplug-temp-hysteresis = <15>;
  qcom,freq-mitigation-temp = <105>;
  qcom,freq-mitigation-temp-hysteresis = <15>;
  qcom,freq-mitigation-value = <998400>;
  qcom,therm-reset-temp = <115>;
  qcom,online-hotplug-core;
  qcom,synchronous-cluster-id = <1>;
  qcom,synchronous-cluster-map = <1 4 &CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,disable-cx-phase-ctrl;
  qcom,disable-gfx-phase-ctrl;
  qcom,disable-vdd-mx;
  qcom,disable-psm;
  qcom,disable-ocr;
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8917_s2_floor_level>;

  qcom,vdd-dig-rstr {
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <320
     512
     512>;
   qcom,min-level = <0>;
  };

  msm_thermal_freq: qcom,vdd-apps-rstr {
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <1094400>;
   qcom,freq-req;
  };
 };

 qcom,bcl {
  compatible = "qcom,bcl";
  qcom,bcl-enable;
  qcom,bcl-framework-interface;
  qcom,bcl-freq-control-list = <&CPU0 &CPU1 &CPU2 &CPU3>;
  qcom,bcl-hotplug-list = <&CPU2 &CPU3>;
  qcom,bcl-soc-hotplug-list = <&CPU2 &CPU3>;
  qcom,ibat-monitor {
   qcom,low-threshold-uamp = <3400000>;
   qcom,high-threshold-uamp = <4200000>;
   qcom,mitigation-freq-khz = <1094400>;
   qcom,vph-high-threshold-uv = <3500000>;
   qcom,vph-low-threshold-uv = <3200000>;
   qcom,soc-low-threshold = <10>;
   qcom,thermal-handle = <&msm_thermal_freq>;
  };
 };

 blsp1_uart2: serial@78b0000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0x78b0000 0x200>;
  interrupts = <0 108 0>;
  status = "disabled";
  clocks = <&clock_gcc 0xf8a61c96>,
  <&clock_gcc 0x8caa5b4f>;
  clock-names = "core_clk", "iface_clk";
 };

 blsp1_uart1: uart@78af000 {
  compatible = "qcom,msm-hsuart-v14";
  #address-cells = <0>;
  #interrupt-cells = <1>;
  reg = <0x78af000 0x200>,
   <0x7884000 0x1f000>;
  reg-names = "core_mem", "bam_mem";
  interrupt-parent = <&blsp1_uart1>;
  interrupts = <0 1 2>;
  interrupt-names = "core_irq", "bam_irq", "wakeup_irq";
  interrupt-map = <0 &intc 0 107 0
    1 &intc 0 238 0
    2 &tlmm 1 0>;
  interrupt-map-mask = <0xffffffff>;

  qcom,inject-rx-on-wakeup;
  qcom,rx-char-to-inject = <0xFD>;

  qcom,bam-tx-ep-pipe-index = <0>;
  qcom,bam-rx-ep-pipe-index = <1>;
  qcom,master-id = <86>;
  clock-names = "core_clk", "iface_clk";
  clocks = <&clock_gcc 0xc7c62f90>,
   <&clock_gcc 0x8caa5b4f>;
  pinctrl-names = "sleep", "default";
  pinctrl-0 = <&blsp1_uart1_sleep>;
  pinctrl-1 = <&blsp1_uart1_active>;

  qcom,msm-bus,name = "blsp1_uart1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
  status = "disabled";
 };

 dma_blsp1: qcom,sps-dma@7884000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7884000 0x1f000>;
  interrupts = <0 238 0>;
  qcom,summing-threshold = <10>;
 };

 dma_blsp2: qcom,sps-dma@7ac4000 {
  #dma-cells = <4>;
  compatible = "qcom,sps-dma";
  reg = <0x7ac4000 0x1f000>;
  interrupts = <0 239 0>;
  qcom,summing-threshold = <10>;
 };

 i2c_2: i2c@78b6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 96 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x1076f220>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_2_active>;
  pinctrl-1 = <&i2c_2_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 6 64 0x20000020 0x20>,
   <&dma_blsp1 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";

  pericom-type-c@1d {
   compatible = "pericom,usb-type-c";
   reg = <0x1d>;
   vdd_io-supply = <&pm8917_l5>;
   interrupt-parent = <&tlmm>;
   interrupts = <97 2>;
   pericom,enb-gpio = <&tlmm 131 0x1>;
   pinctrl-names = "default";
   pinctrl-0 = <&usbc_int_default>;
  };
 };

 i2c_3: i2c@78b7000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b7000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 97 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0x9e25ac82>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_3_active>;
  pinctrl-1 = <&i2c_3_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 8 64 0x20000020 0x20>,
   <&dma_blsp1 9 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };



 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;
  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
  <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2c_5: i2c@7af5000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af5000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 299 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x9ace11dd>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_5_active>;
  pinctrl-1 = <&i2c_5_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 4 64 0x20000020 0x20>,
   <&dma_blsp2 5 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 i2c_6: i2c@7af6000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x7af6000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 300 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0x1bf9a57e>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_6_active>;
  pinctrl-1 = <&i2c_6_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <84>;
  dmas = <&dma_blsp2 6 64 0x20000020 0x20>,
   <&dma_blsp2 7 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,wcnss-wlan@0a000000 {
  compatible = "qcom,wcnss_wlan";
  reg = <0x0a000000 0x280000>,
        <0x0b011008 0x04>,
        <0x0a21b000 0x3000>,
        <0x03204000 0x00000100>,
        <0x03200800 0x00000200>,
        <0x0a100400 0x00000200>,
        <0x0a205050 0x00000200>,
        <0x0a219000 0x00000020>,
        <0x0a080488 0x00000008>,
        <0x0a080fb0 0x00000008>,
        <0x0a08040c 0x00000008>,
        <0x0a0120a8 0x00000008>,
        <0x0a012448 0x00000008>,
        <0x0a080c00 0x00000001>;

  reg-names = "wcnss_mmio", "wcnss_fiq",
       "pronto_phy_base", "riva_phy_base",
       "riva_ccu_base", "pronto_a2xb_base",
       "pronto_ccpu_base", "pronto_saw2_base",
       "wlan_tx_phy_aborts","wlan_brdg_err_source",
       "wlan_tx_status", "alarms_txctl",
       "alarms_tactl", "pronto_mcu_base";

  interrupts = <0 145 0 0 146 0>;
  interrupt-names = "wcnss_wlantx_irq", "wcnss_wlanrx_irq";

  qcom,pronto-vddmx-supply = <&pm8917_l3_level_ao>;
  qcom,pronto-vddcx-supply = <&pm8917_s2_level>;
  qcom,pronto-vddpx-supply = <&pm8917_l5>;
  qcom,iris-vddxo-supply = <&pm8917_l7>;
  qcom,iris-vddrfa-supply = <&pm8917_l19>;
  qcom,iris-vddpa-supply = <&pm8917_l9>;
  qcom,iris-vdddig-supply = <&pm8917_l5>;

  qcom,iris-vddxo-voltage-level = <1800000 0 1800000>;
  qcom,iris-vddrfa-voltage-level = <1300000 0 1300000>;
  qcom,iris-vddpa-voltage-level = <3300000 0 3300000>;
  qcom,iris-vdddig-voltage-level = <1800000 0 1800000>;

  qcom,vddmx-voltage-level = <384
     0
     384>;
  qcom,vddcx-voltage-level = <256
     0
     384>;
  qcom,vddpx-voltage-level = <1800000 0 1800000>;

  qcom,iris-vddxo-current = <10000>;
  qcom,iris-vddrfa-current = <100000>;
  qcom,iris-vddpa-current = <515000>;
  qcom,iris-vdddig-current = <10000>;

  qcom,pronto-vddmx-current = <0>;
  qcom,pronto-vddcx-current = <0>;
  qcom,pronto-vddpx-current = <0>;

  pinctrl-names = "wcnss_default", "wcnss_sleep",
    "wcnss_gpio_default";
  pinctrl-0 = <&wcnss_default>;
  pinctrl-1 = <&wcnss_sleep>;
  pinctrl-2 = <&wcnss_gpio_default>;

  gpios = <&tlmm 76 0>, <&tlmm 77 0>, <&tlmm 78 0>,
   <&tlmm 79 0>, <&tlmm 80 0>;

  clocks = <&clock_gcc 0x0116b76f>,
    <&clock_gcc 0x24a30992>,
    <&clock_debug 0x917968c2>,
    <&clock_gcc 0x709f430b>,
    <&clock_gcc 0xd3949ebc>;
  clock-names = "xo", "rf_clk", "measure", "wcnss_debug",
    "snoc_wcnss";

  qcom,snoc-wcnss-clock-freq = <200000000>;
  qcom,has-autodetect-xo;
  qcom,is-pronto-v3;
  qcom,has-pronto-hw;
  qcom,has-vsys-adc-channel;
  qcom,wcnss-adc_tm = <&pm8937_adc_tm>;
 };

 spmi_bus: qcom,spmi@200f000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0x200f000 0x1000>,
   <0x2400000 0x800000>,
   <0x2c00000 0x800000>,
   <0x3800000 0x200000>,
   <0x200a000 0x2100>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupts = <0 190 0>;
  qcom,pmic-arb-channel = <0>;
  qcom,pmic-arb-max-peripherals = <256>;
  qcom,pmic-arb-max-periph-interrupts = <256>;
  qcom,pmic-arb-ee = <0>;
  #interrupt-cells = <3>;
  interrupt-controller;
  #address-cells = <1>;
  #size-cells = <0>;
  cell-index = <0>;
 };

 clock_gcc: qcom,gcc@1800000 {
  compatible = "qcom,gcc-8917";
  reg = <0x1800000 0x80000>,
   <0xb016000 0x00040>,
   <0x00a6018 0x00004>;
  reg-names = "cc_base", "apcs_c1_base", "efuse";
  vdd_dig-supply = <&pm8917_s2_level>;
  vdd_hf_dig-supply = <&pm8917_s2_level_ao>;
  vdd_hf_pll-supply = <&pm8917_l7_ao>;
  #clock-cells = <1>;
 };

 clock_debug: qcom,cc-debug@1874000 {
  compatible = "qcom,cc-debug-8917";
  reg = <0x1874000 0x4>,
        <0xb01101c 0x8>;
  reg-names = "cc_base", "meas";
  #clock-cells = <1>;
 };

 clock_gcc_mdss: qcom,gcc-mdss@1800000 {
  compatible = "qcom,gcc-mdss-8917";
  clocks = <&mdss_dsi0_pll 0x5767c287>,
    <&mdss_dsi0_pll 0x44539836>;
  clock-names = "pixel_src", "byte_src";
  #clock-cells = <1>;
 };

 clock_cpu: qcom,cpu-clock-8939@b111050 {
  compatible = "qcom,cpu-clock-8917";
  reg = <0xb011050 0x8>,
   <0x00a412c 0x8>;
  reg-names = "apcs-c1-rcg-base", "efuse";
  qcom,num-cluster;
  vdd-c1-supply = <&apc_vreg_corner>;
  clocks = <&clock_gcc 0x6b2fb034>,
    <&clock_gcc 0xfbc57bbd>;
  clock-names = "clk-c1-4", "clk-c1-5";
  qcom,speed0-bin-v0-c1 =
   < 0 0>,
            < 200000000 1>,
   < 400000000 1>,
   < 533000000 1>,
   < 800000000 1>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 3>,
   < 1401000000 4>,
   < 1497600000 5>,
   < 1574400000 6>,
   < 1651200000 7>;

  qcom,speed1-bin-v0-c1 =
   < 0 0>,
            < 200000000 1>,
   < 400000000 1>,
   < 533000000 1>,
   < 800000000 1>,
   < 960000000 1>,
   < 1094400000 2>,
   < 1248000000 3>,
   < 1401000000 4>,
   < 1497600000 5>,
            < 1574400000 6>,
   < 1651200000 7>;

  #clock-cells = <1>;
 };

 msm_cpufreq: qcom,msm-cpufreq {
  compatible = "qcom,msm-cpufreq";
  clock-names = "cpu0_clk", "cpu1_clk", "cpu2_clk",
    "cpu3_clk";
  clocks = <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>,
    <&clock_cpu 0xcf28e63a>;

  qcom,cpufreq-table =
             < 200000 >,
    < 400000 >,
    < 533000 >,
    < 800000 >,
    < 960000 >,
    < 1094400 >,
    < 1248000 >,
    < 1401000 >,
    < 1497600 >,
    < 1574400 >,
    < 1651200 >;
 };

 usb_otg: usb@78db000 {
  compatible = "qcom,hsusb-otg";
  reg = <0x78db000 0x400>, <0x6c000 0x200>;
  reg-names = "core", "phy_csr";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts = <0 134 0>,<0 140 0>;
  interrupt-names = "core_irq", "async_irq";

  hsusb_vdd_dig-supply = <&pm8917_l2>;
  HSUSB_1p8-supply = <&pm8917_l7>;
  HSUSB_3p3-supply = <&pm8917_l13>;
  qcom,vdd-voltage-level = <0 1200000 1200000>;
  vbus_otg-supply = <&smbcharger_charger_otg>;

  qcom,hsusb-otg-phy-type = <3>;
  qcom,hsusb-otg-mode = <3>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,dp-manual-pullup;
  qcom,hsusb-otg-mpm-dpsehv-int = <49>;
  qcom,hsusb-otg-mpm-dmsehv-int = <58>;
  qcom,phy-dvdd-always-on;
  qcom,boost-sysclk-with-streaming;
  qcom,axi-prefetch-enable;
  qcom,enable-sdp-typec-current-limit;
  qcom,hsusb-otg-delay-lpm;

  qcom,msm-bus,name = "usb2";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 80000 0>,
    <87 512 6000 6000>;
  clocks = <&clock_gcc 0x72ce8032>,
    <&clock_gcc 0xa11972e5>,
    <&clock_gcc 0x6caa736f>,
    <&clock_gcc 0xea410834>,
    <&clock_gcc 0x34b7821b>,
    <&clock_gcc 0x11d6a74e>,
    <&clock_gcc 0x996884d5>,
    <&clock_gcc 0x0047179d>,
    <&clock_gcc 0xe13808fd>,
    <&clock_gcc 0x79bca5cc>;
  clock-names = "iface_clk", "core_clk", "sleep_clk",
    "bimc_clk", "snoc_clk", "pcnoc_clk",
    "phy_reset_clk", "phy_por_clk", "phy_csr_clk",
    "xo";
  qcom,bus-clk-rate = <595200000 200000000 100000000>;
  qcom,max-nominal-sysclk-rate = <133330000>;

  qcom,usbbam@78c4000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0x78c4000 0x17000>;
   interrupt-parent = <&intc>;
   interrupts = <0 135 0>;

   qcom,bam-type = <1>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,usb-bam-fifo-baseaddr = <0x08605000>;
   qcom,ignore-core-reset-ack;
   qcom,disable-clk-gating;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,reset-bam-on-disconnect;

   qcom,pipe0 {
    label = "hsusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6044000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0xe00>;
    qcom,descriptor-fifo-offset = <0xe00>;
    qcom,descriptor-fifo-size = <0x200>;
   };
  };
 };

 android_usb: android_usb@86000c8 {
  compatible = "qcom,android-usb";
  reg = <0x086000c8 0xc8>;
  qcom,pm-qos-latency = <13 191 12701>;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2270 >,
   < 2929 >,
   < 4248 >,
   < 4541 >,
   < 5126 >,
   < 5645 >;
 };

 mincpubw: qcom,mincpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 769 >,
   < 1611 >,
   < 2270 >,
   < 2929 >,
   < 4248 >,
   < 4541 >,
   < 5126 >,
   < 5645 >;
 };

 qcom,cpu-bwmon {
  compatible = "qcom,bimc-bwmon2";
  reg = <0x408000 0x300>, <0x401000 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 183 4>;
  qcom,mport = <0>;
  qcom,target-dev = <&cpubw>;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
  target-dev = <&cpubw>;
  cpu-to-dev-map =
   < 998400 4248 >,
   < 1094400 4541 >,
   < 1497600 5645 >,
   < 1574400 5645 >,
   < 1651200 5645 >;
  };

  mincpubw-cpufreq {
   target-dev = <&mincpubw>;
   cpu-to-dev-map =
    < 998400 2270 >,
    < 1094400 4248 >,
    < 1497600 4248 >,
    < 1574400 4248 >,
    < 1651200 5645 >;
  };
 };

 qcom,wdt@b017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xb017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
  qcom,wakeup-enable;
 };

 qcom,memshare {
  compatible = "qcom,memshare";

  qcom,client_1 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x200000>;
   qcom,client-id = <0>;
   qcom,allocate-boot-time;
   label = "modem";
  };

  qcom,client_2 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x300000>;
   qcom,client-id = <2>;
   label = "modem";
  };

  mem_client_3_size: qcom,client_3 {
   compatible = "qcom,memshare-peripheral";
   qcom,peripheral-size = <0x0>;
   qcom,client-id = <1>;
   label = "modem";
  };
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-imem@8600000 {
  compatible = "qcom,msm-imem";
  reg = <0x08600000 0x1000>;
  ranges = <0x0 0x08600000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 8>;
  };

  dload_type@18 {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x18 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

 };

 jtag_fuse: jtagfuse@a601c {
  compatible = "qcom,jtag-fuse-v2";
  reg = <0xa601c 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@61bc000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bc000 0x1000>,
        <0x61b0000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU0>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm1: jtagmm@61bd000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bd000 0x1000>,
        <0x61b2000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU1>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm2: jtagmm@61be000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61be000 0x1000>,
        <0x61b4000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU2>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 jtag_mm3: jtagmm@61bf000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x61bf000 0x1000>,
        <0x61b6000 0x1000>;
  reg-names = "etm-base", "debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU3>;

  clocks = <&clock_gcc 0x1492202a>,
    <&clock_gcc 0xdd121669>;
  clock-names = "core_clk", "core_a_clk";
 };

 dcc: dcc@b3000 {
  compatible = "qcom,dcc";
  reg = <0xb3000 0x1000>,
        <0xb4000 0x2000>;
  reg-names = "dcc-base", "dcc-ram-base";

  clocks = <&clock_gcc 0xd1000c50>;
  clock-names = "dcc_clk";

  qcom,save-reg;
 };

 qcom,ipc-spinlock@1905000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0x1905000 0x8000>;
  qcom,num-locks = <8>;
 };

 qcom,smem@86300000 {
  compatible = "qcom,smem";
  reg = <0x86300000 0x100000>,
   <0xb011008 0x4>,
   <0x60000 0x8000>,
   <0x193d000 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1",
    "smem_targ_info_reg";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
   qcom,not-loadable;
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 289 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x0>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 290 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x0>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 qcom,smdtty {
  compatible = "qcom,smdtty";

  smdtty_ds: qcom,smdtty-ds {
    qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DS";
  };

  smdtty_apps_fm: qcom,smdtty-apps-fm {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_FM";
  };

  smdtty_apps_riva_bt_acl: smdtty-apps-riva-bt-acl {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_ACL";
  };

  smdtty_apps_riva_bt_cmd: qcom,smdtty-apps-riva-bt-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_BT_CMD";
  };

  smdtty_mbalbridge: qcom,smdtty-mbalbridge {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "MBALBRIDGE";
  };

  smdtty_apps_riva_ant_cmd: smdtty-apps-riva-ant-cmd {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_CMD";
  };

  smdtty_apps_riva_ant_data: smdtty-apps-riva-ant-data {
   qcom,smdtty-remote = "wcnss";
   qcom,smdtty-port-name = "APPS_RIVA_ANT_DATA";
  };

  smdtty_data1: qcom,smdtty-data1 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA1";
  };

  smdtty_data4: qcom,smdtty-data4 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA4";
  };

  smdtty_data11: qcom,smdtty-data11 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA11";
  };

  smdtty_data21: qcom,smdtty-data21 {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DATA21";
  };

  smdtty_loopback: smdtty-loopback {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "LOOPBACK";
   qcom,smdtty-dev-name = "LOOPBACK_TTY";
  };
 };

 qcom,smdpkt {
  compatible = "qcom,smdpkt";

  qcom,smdpkt-data5-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA5_CNTL";
   qcom,smdpkt-dev-name = "smdcntl0";
  };

  qcom,smdpkt-data22 {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA22";
   qcom,smdpkt-dev-name = "smd22";
  };

  qcom,smdpkt-data40-cntl {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "DATA40_CNTL";
   qcom,smdpkt-dev-name = "smdcntl8";
  };

  qcom,smdpkt-apr-apps2 {
   qcom,smdpkt-remote = "adsp";
   qcom,smdpkt-port-name = "apr_apps2";
   qcom,smdpkt-dev-name = "apr_apps2";
  };

  qcom,smdpkt-loopback {
   qcom,smdpkt-remote = "modem";
   qcom,smdpkt-port-name = "LOOPBACK";
   qcom,smdpkt-dev-name = "smd_pkt_loopback";
  };
 };

 qcom_rng: qrng@e3000 {
  compatible = "qcom,msm-rng";
  reg = <0xe3000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 800>;
  clocks = <&clock_gcc 0x397e7eaa>;
  clock-names = "iface_clk";
 };

 qcom_tzlog: tz-log@8600720 {
  compatible = "qcom,tz-log";
  reg = <0x08600720 0x2000>;
 };

 qcom_crypto: qcrypto@720000 {
  compatible = "qcom,qcrypto";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-hmac-algo;
  qcom,use-sw-aead-algo;
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_cedev: qcedev@720000 {
  compatible = "qcom,qcedev";
  reg = <0x720000 0x20000>,
        <0x704000 0x20000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 393600 393600>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom_seecom: qseecom@85b00000 {
  compatible = "qcom,qseecom";
  reg = <0x85b00000 0x800000>;
  reg-names = "secapp-region";
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,msm-bus,vectors-KBps =
   <55 512 0 0>,
   <55 512 0 0>,
   <55 512 120000 1200000>,
   <55 512 393600 3936000>;
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 qcom,iris-fm {
  compatible = "qcom,iris_fm";
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
  qcom,disable-pil-loading;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 bam_dmux: qcom,bam_dmux@4044000 {
  compatible = "qcom,bam_dmux";
  reg = <0x4044000 0x19000>;
  interrupts = <0 162 1>;
  qcom,rx-ring-size = <64>;
  qcom,max-rx-mtu = <4096>;
  qcom,fast-shutdown;
  qcom,no-cpu-affinity;
 };

 sdcc1_ice: sdcc1ice@7803000 {
  compatible = "qcom,ice";
  reg = <0x7803000 0x8000>;
  interrupt-names = "sdcc_ice_nonsec_level_irq",
      "sdcc_ice_sec_level_irq";
  interrupts = <0 312 0>, <0 313 0>;
  qcom,enable-ice-clk;
  clock-names = "ice_core_clk_src", "ice_core_clk",
    "bus_clk", "iface_clk";
  clocks = <&clock_gcc 0xfd6a4301>,
    <&clock_gcc 0x0fd5680a>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x691e0caa>;
  qcom,op-freq-hz = <200000000>, <0>, <0>, <0>;
  qcom,msm-bus,name = "sdcc_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <78 512 0 0>,
   <78 512 1000 0>;
  qcom,bus-vector-names = "MIN", "MAX";
  qcom,instance-type = "sdcc";
 };

 sdhc_1: sdhci@7824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7824900 0x500>, <0x7824000 0x800>, <0x7824e00 0x200>;
  reg-names = "hc_mem", "core_mem", "cmdq_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  sdhc-msm-crypto = <&sdcc1_ice>;
  qcom,bus-width = <8>;
  qcom,large-address-bus;

  qcom,devfreq,freq-table = <50000000 200000000>;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <13 651>;

  qcom,pm-qos-cpu-groups = <0x0f>;
  qcom,pm-qos-cmdq-latency-us = <13 651>;

  qcom,pm-qos-legacy-latency-us = <13 651>;

  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
   <78 512 1046 3200>,
   <78 512 52286 160000>,
   <78 512 65360 200000>,
   <78 512 130718 400000>,
   <78 512 130718 400000>,
   <78 512 261438 800000>,
   <78 512 261438 800000>,
   <78 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000
   50000000 100000000 200000000 400000000 4294967295>;

  clocks = <&clock_gcc 0x691e0caa>,
    <&clock_gcc 0x9ad6fb96>,
    <&clock_gcc 0x0fd5680a>;
  clock-names = "iface_clk", "core_clk", "ice_core_clk";
  qcom,ice-clk-rates = <200000000 100000000>;

  qcom,scaling-lower-bus-speed-mode = "DDR52";
  status = "disabled";
 };

 sdhc_2: sdhci@7864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0x7864900 0x500>, <0x7864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <13 651>;

  qcom,pm-qos-cpu-groups = <0x0f>;
  qcom,pm-qos-legacy-latency-us = <13 651>;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
   <81 512 1046 3200>,
   <81 512 52286 160000>,
   <81 512 65360 200000>,
   <81 512 130718 400000>,
   <81 512 261438 800000>,
   <81 512 261438 800000>,
   <81 512 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100000000 200000000 4294967295>;

  qcom,devfreq,freq-table = <50000000 200000000>;
  clocks = <&clock_gcc 0x23d5727f>,
   <&clock_gcc 0x861b20ac>;
  clock-names = "iface_clk", "core_clk";

  status = "disabled";
 };

 qcom,adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
 };

 qcom,adsprpc_domains {
  compatible = "qcom,msm-fastrpc-legacy-compute-cb";
  qcom,msm_fastrpc_compute_cb {
   qcom,adsp-shared-phandle = <&adsp_shared>;
   qcom,adsp-shared-sids =
     <0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf>;
   qcom,virtual-addr-pool = <0x80000000 0x7FFFFFFF>;
  };
 };

 spi_3: spi@78b7000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x78b7000 0x600>,
   <0x7884000 0x1f000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 97 0>, <0 238 0>;
  spi-max-frequency = <19200000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi3_default &spi3_cs0_active>;
  pinctrl-1 = <&spi3_sleep &spi3_cs0_sleep>;
  clocks = <&clock_gcc 0x8caa5b4f>,
    <&clock_gcc 0xfb978880>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <8>;
  qcom,bam-producer-pipe-index = <9>;
  qcom,master-id = <86>;
  status = "disabled";
 };

 spi_6: spi@7af6000 {
  compatible = "qcom,spi-qup-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "spi_physical", "spi_bam_physical";
  reg = <0x7af6000 0x600>,
   <0x7ac4000 0x1d000>;
  interrupt-names = "spi_irq", "spi_bam_irq";
  interrupts = <0 300 0>, <0 239 0>;
  spi-max-frequency = <50000000>;
  pinctrl-names = "spi_default", "spi_sleep";
  pinctrl-0 = <&spi6_default &spi6_cs0_active>;
  pinctrl-1 = <&spi6_sleep &spi6_cs0_sleep>;
  clocks = <&clock_gcc 0x8f283c1d>,
   <&clock_gcc 0xbf54ca6d>;
  clock-names = "iface_clk", "core_clk";
  qcom,infinite-mode = <0>;
  qcom,use-bam;
  qcom,use-pinctrl;
  qcom,ver-reg-exists;
  qcom,bam-consumer-pipe-index = <6>;
  qcom,bam-producer-pipe-index = <7>;
  qcom,master-id = <84>;
  status = "disabled";
 };

 qcom,inrush-current {
  compatible = "qcom,msm-inrush-current-mitigation";
  qcom,dependent-subsystems = "modem", "adsp";
  vdd-supply = <&gdsc_mdss>;
 };

 qcom,mss@4080000 {
  compatible = "qcom,pil-q6v55-mss";
  reg = <0x04080000 0x100>,
        <0x0194f000 0x010>,
        <0x01950000 0x008>,
        <0x01951000 0x008>,
        <0x04020000 0x040>,
        <0x01871000 0x004>;
  reg-names = "qdsp6_base", "halt_q6", "halt_modem", "halt_nc",
     "rmb_base", "restart_reg";

  interrupts = <0 24 1>;
  vdd_mss-supply = <&pm8917_s1>;
  vdd_cx-supply = <&pm8917_s2_level>;
  vdd_cx-voltage = <384>;
  vdd_mx-supply = <&pm8917_l3_level_ao>;
  vdd_mx-uV = <384>;
  vdd_pll-supply = <&pm8917_l7>;
  qcom,vdd_pll = <1800000>;

  clocks = <&clock_gcc 0xe97a8354>,
    <&clock_gcc 0x111cde81>,
    <&clock_gcc 0x67544d62>,
    <&clock_gcc 0xde2adeb1>;
  clock-names = "xo", "iface_clk", "bus_clk", "mem_clk";
  qcom,proxy-clock-names = "xo";
  qcom,active-clock-names = "iface_clk", "bus_clk", "mem_clk";

  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,override-acc-1 = <0x80800000>;
  qcom,sysmon-id = <0>;
  qcom,ssctl-instance-id = <0x12>;
  qcom,qdsp6v56-1-8-inrush-current;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;
  qcom,gpio-shutdown-ack = <&smp2pgpio_ssr_smp2p_1_in 7 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  memory-region = <&modem_mem>;
 };

 qcom,lpass@c200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xc200000 0x00100>;
  interrupts = <0 293 1>;

  vdd_cx-supply = <&pm8917_s2_level>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_gcc 0xb72aa4c9>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;
  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,pas-id = <1>;
  qcom,complete-ramdump;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;

  memory-region = <&adsp_fw_mem>;
 };

 qcom,pronto@a21b000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x0a21b000 0x3000>;
  interrupts = <0 149 1>;

  vdd_pronto_pll-supply = <&pm8917_l7>;
  proxy-reg-names = "vdd_pronto_pll";
  vdd_pronto_pll-uV-uA = <1800000 18000>;
  clocks = <&clock_gcc 0x89dae6d0>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src = <80000000>;

  qcom,pas-id = <6>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <422>;
  qcom,sysmon-id = <6>;
  qcom,ssctl-instance-id = <0x13>;
  qcom,firmware-name = "wcnss";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_4_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_4_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_4_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_4_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_4_out 0 0>;
  memory-region = <&wcnss_fw_mem>;
 };

 qcom,venus@1de0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x1de0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";

  clocks = <&clock_gcc 0xf76a02bb>,
    <&clock_gcc 0x08d778c6>,
    <&clock_gcc 0xcdf4c8f6>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>,
    <&clock_gcc 0x37a21414>;

  clock-names = "core_clk", "iface_clk", "bus_clk",
    "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";

  qcom,proxy-clock-names = "core_clk", "iface_clk",
      "bus_clk", "scm_core_clk",
      "scm_iface_clk", "scm_bus_clk",
      "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <80000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&venus_mem>;
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

};

# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-pm8937-rpm-regulator.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-pm8937-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa11 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <11>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l11 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l11";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa13 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <13>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l13 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l13";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8937_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1982 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-regulator.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8917_s1: regulator-s1 {
   regulator-name = "pm8917_s1";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1000000>;
   status = "okay";
  };
 };


 rpm-regulator-smpa2 {
  status = "okay";
  pm8917_s2_level: regulator-s2-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_s2_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };

  pm8917_s2_floor_level: regulator-s2-floor-level {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_s2_floor_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-floor-level;
   qcom,always-send-voltage;
  };

  pm8917_s2_level_ao: regulator-s2-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_s2_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8917_s3: regulator-s3 {
   regulator-name = "pm8917_s3";
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8917_s4: regulator-s4 {
   regulator-name = "pm8917_s4";
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8917_l2: regulator-l2 {
   regulator-name = "pm8917_l2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };


 rpm-regulator-ldoa3 {
  status = "okay";
  pm8917_l3_level_ao: regulator-l3-level-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_l3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,use-voltage-level;
   qcom,always-send-voltage;
  };

  pm8917_l3_level_so: regulator-l3-level-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_l3_level_so";
   qcom,set = <2>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <384>;
   qcom,init-voltage-level =
    <16>;
   qcom,use-voltage-level;
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8917_l5: regulator-l5 {
   regulator-name = "pm8917_l5";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8917_l6: regulator-l6 {
   regulator-name = "pm8917_l6";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8917_l7: regulator-l7 {
   regulator-name = "pm8917_l7";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8917_l7_ao: regulator-l7-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "pm8917_l7_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8917_l8: regulator-l8 {
   regulator-name = "pm8917_l8";
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2900000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8917_l9: regulator-l9 {
   regulator-name = "pm8917_l9";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <3000000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8917_l10: regulator-l10 {
   regulator-name = "pm8917_l10";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa11 {
  status = "okay";
  pm8917_l11: regulator-l11 {
   regulator-name = "pm8917_l11";
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8917_l12: regulator-l12 {
   regulator-name = "pm8917_l12";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa13 {
  status = "okay";
  pm8917_l13: regulator-l13 {
   regulator-name = "pm8917_l13";
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8917_l14: regulator-l14 {
   regulator-name = "pm8917_l14";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8917_l15: regulator-l15 {
   regulator-name = "pm8917_l15";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8917_l16: regulator-l16 {
   regulator-name = "pm8917_l16";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8917_l17: regulator-l17 {
   regulator-name = "pm8917_l17";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2900000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8917_l19: regulator-l19 {
   regulator-name = "pm8917_l19";
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8917_l22: regulator-l22 {
   regulator-name = "pm8917_l22";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8917_l23: regulator-l23 {
   regulator-name = "pm8917_l23";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };
};


&spmi_bus {
 qcom,pm8937@1 {

  pm8917_s5: spm-regulator@2000 {
   compatible = "qcom,spm-regulator";
   reg = <0x2000 0x100>;
   regulator-name = "pm8917_s5";
   regulator-min-microvolt = <1050000>;
   regulator-max-microvolt = <1350000>;
  };
 };
};

&soc {
 mem_acc_vreg_corner: regulator@01946004 {
  compatible = "qcom,mem-acc-regulator";
  reg = <0xa4000 0x1000>;
  reg-names = "efuse_addr";
  regulator-name = "mem_acc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <3>;

  qcom,acc-reg-addr-list =
   <0x01942138 0x01942130 0x01942120 0x01942124>;

  qcom,acc-init-reg-config = <1 0xff>, <2 0x5555>;

  qcom,num-acc-corners = <3>;
  qcom,boot-acc-corner = <2>;
  qcom,corner1-reg-config =

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x0>,
   < 4 0x0>;

  qcom,corner2-reg-config =

   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x0>, < 4 0x0>;

  qcom,corner3-reg-config =

   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>;

  qcom,override-acc-fuse-sel = <71 17 3 0>;
  qcom,override-fuse-version-map = <1>,
       <2>,
       <3>,
       <4>;
  qcom,override-corner1-addr-val-map =


   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x1>,
   < 4 0x0>,



   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x3>,
   < 4 0x0>,



   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x0>,
   < 4 0x0>,



   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   < 3 0x1041041>, < 4 0x1041>, < 3 0x1>,
   < 4 0x0>;

  qcom,override-corner2-addr-val-map =


   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1>, < 4 0x0>,



   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x3>, < 4 0x0>,



   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x0>, < 4 0x0>,



   < 3 0x30c30c3>, < 4 0x30c3>,

   <(-1) (-1)>, <(-1) (-1)>,

   < 3 0x1>, < 4 0x0>;

  qcom,override-corner3-addr-val-map =


   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,



   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041041>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,



   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>,



   < 3 0x1041041>, < 4 0x1041>, < 3 0x30c30c3>,
   < 4 0x30c3>,

   < 3 0x1041043>, < 4 0x1041>, <(-1) (-1)>,
   <(-1) (-1)>,

   <(-1) (-1)>, <(-1) (-1)>, <(-1) (-1)>,
   <(-1) (-1)>;
 };

 eldo2_pm8917: eldo2 {
  status = "disabled";
  compatible = "regulator-fixed";
  regulator-name = "eldo2_pm8917";
  startup-delay-us = <0>;
  enable-active-high;
  gpio = <&pm8937_gpios 7 0>;
  regulator-always-on;
 };

 apc_vreg_corner: regulator@b018000 {
  compatible = "qcom,cpr-regulator";
  reg = <0xb018000 0x1000>, <0xb011064 4>, <0xa4000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  regulator-min-microvolt = <1>;
  regulator-max-microvolt = <7>;

  qcom,cpr-fuse-corners = <3>;
  qcom,cpr-voltage-ceiling = <1155000 1225000 1350000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1090000>;
  vdd-apc-supply = <&pm8917_s5>;

  mem-acc-supply = <&mem_acc_vreg_corner>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <16>;
  qcom,cpr-up-threshold = <2>;
  qcom,cpr-down-threshold = <4>;
  qcom,cpr-idle-clocks = <15>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <5000>;

  qcom,cpr-fuse-row = <67 0>;
  qcom,cpr-fuse-target-quot = <42 24 6>;
  qcom,cpr-fuse-ro-sel = <60 57 54>;
  qcom,cpr-init-voltage-ref = <1155000 1225000 1350000>;
  qcom,cpr-fuse-init-voltage =
     <67 36 6 0>,
     <67 18 6 0>,
     <67 0 6 0>;
  qcom,cpr-fuse-quot-offset =
     <71 26 6 0>,
     <71 20 6 0>,
     <70 54 7 0>;
  qcom,cpr-fuse-quot-offset-scale = <5 5 5>;
  qcom,cpr-init-voltage-step = <10000>;
  qcom,cpr-corner-map = <1 2 3 3 3 3 3>;
  qcom,cpr-corner-frequency-map =
    <1 960000000>,
    <2 1094400000>,
    <3 1248000000>,
    <4 1401000000>,
    <5 1497600000>,
                <6 1574400000>,
    <7 1651200000>;
  qcom,speed-bin-fuse-sel = <37 34 3 0>;
  qcom,cpr-speed-bin-max-corners =
     <0 (-1) 1 2 4>,
     <1 (-1) 1 2 5>;
  qcom,cpr-quot-adjust-scaling-factor-max = <0 1400 1400>;
  qcom,cpr-voltage-scaling-factor-max = <0 2000 2000>;
  qcom,cpr-scaled-init-voltage-as-ceiling;
  qcom,cpr-fuse-revision = <69 39 3 0>;
  qcom,pvs-version-fuse-sel = <37 40 3 0>;
  qcom,cpr-fuse-version-map =
   < 1 0 3 (-1) (-1) (-1)>,
   < 1 5 3 (-1) (-1) (-1)>,
   <(-1) 0 1 (-1) (-1) (-1)>,
   <(-1) 0 2 (-1) (-1) (-1)>,
   <(-1) 5 1 (-1) (-1) (-1)>,
   <(-1) 5 2 (-1) (-1) (-1)>,
   <(-1) (-1) (-1) (-1) (-1) (-1)>;
  qcom,cpr-quotient-adjustment =
    <50 40 50>,
    <0 0 40>,
    <50 40 100>,
    <50 40 50>,
    <0 0 100>,
    <0 0 50>,
    <0 0 0>;
  qcom,cpr-init-voltage-adjustment =
    <30000 5000 10000>,
    <0 0 0>,
    <30000 5000 35000>,
    <30000 5000 10000>,
    <0 0 20000>,
    <0 0 0>,
    <0 0 0>;
  qcom,cpr-enable;
 };
};
# 1983 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-pm8937.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-pm8937.dtsi"
&spmi_bus {

 qcom,pm8937@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8937_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
    <0x0 0x8 0x1>,
    <0x0 0x8 0x4>,
    <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
    "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,store-hard-reset-reason;

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };
  };

  pm8937_temp_alarm: qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8937_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8937_vadc>;
  };

  pm8937_coincell: qcom,coincell@2800 {
   compatible = "qcom,qpnp-coincell";
   reg = <0x2800 0x100>;
  };

  pm8937_rtc: qcom,pm8937_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8937_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };

   qcom,pm8937_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };

  pm8937_mpps: mpps {
   compatible = "qcom,qpnp-pin";
   spmi-dev-container;
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8937-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   mpp@a100 {

    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
    qcom,mode = <4>;
    qcom,invert = <1>;
    qcom,ain-route = <1>;
    qcom,master-en = <1>;
    qcom,src-sel = <0>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   mpp@a300 {

    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
    qcom,mode = <4>;
    qcom,invert = <1>;
    qcom,ain-route = <3>;
    qcom,master-en = <1>;
    qcom,src-sel = <0>;
   };
  };

  pm8937_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8937-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
    status = "disabled";
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
    status = "disabled";
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
    status = "disabled";
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
    status = "disabled";
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
    status = "disabled";
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
    status = "disabled";
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
    status = "disabled";
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
    status = "disabled";
   };
  };

  pm8937_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;

   chan@5 {
    label = "vcoin";
    reg = <5>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
   };

   chan@11 {
    label = "pa_therm1";
    reg = <0x11>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@32 {
    label = "xo_therm";
    reg = <0x32>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@3c {
    label = "xo_therm_buf";
    reg = <0x3c>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <4>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };

   chan@13 {
    label = "case_therm";
    reg = <0x13>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,vadc-thermal-node;
   };
  };

  pm8937_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
     <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8937_vadc>;

   chan@36 {
    label = "pa_therm0";
    reg = <0x36>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "ratiometric";
    qcom,scale-function = <2>;
    qcom,hw-settle-time = <2>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x48>;
    qcom,thermal-node;
   };

   chan@7 {
    label = "vph_pwr";
    reg = <0x7>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
    qcom,btm-channel-number = <0x68>;
   };
  };

 };

 pm8937_1: qcom,pm8937@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8937_pwm: pwm@bc00 {
   status = "disabled";
   compatible = "qcom,qpnp-pwm";
   reg = <0xbc00 0x100>;
   reg-names = "qpnp-lpg-channel-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <9>;
   #pwm-cells = <2>;
  };
 };
};
# 1984 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-audio.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-audio.dtsi"
&soc {

 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 cpe: qcom,msm-cpe-lsm {
  compatible = "qcom,msm-cpe-lsm";
 };

 lpa: qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <3>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <0>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s6: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <6>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <3>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };


  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <24577>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 qcom,msm-audio-ion {
  compatible = "qcom,msm-audio-ion";
  qcom,smmu-version = <1>;
  qcom,smmu-enabled;
  iommus = <&adsp_io 1>;
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 qcom,avtimer@c0a300c {
  compatible = "qcom,avtimer";
  reg = <0x0c0a300c 0x4>,
   <0x0c0a3010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <27>;
 };

 int_codec: sound {
  status = "disabled";
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8952-snd-card-mtp";
  reg = <0xc051000 0x4>,
        <0xc051004 0x4>,
        <0xc055000 0x4>,
        <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
       "csr_gp_io_mux_spkr_ctl",
       "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
       "csr_gp_io_mux_quin_ctl";

  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,msm-hs-micbias-type = "external";
  qcom,msm-micbias1-ext-cap;
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External",
   "WSA_SPK OUT", "VDD_WSA_SWITCH",
   "SpkrMono WSA_IN", "WSA_SPK OUT";

  qcom,hdmi-dba-codec-rx;

  qcom,msm-gpios =
   "pri_i2s",
   "us_eu_gpio",
   "quin_i2s";
  qcom,pinctrl-names =
   "all_off",
   "pri_i2s_act",
   "us_eu_gpio_act",
   "pri_i2s_us_eu_gpio_act",
   "quin_act",
   "quin_pri_i2s_act",
   "quin_us_eu_gpio_act",
   "quin_us_eu_gpio_pri_i2s_act";
  pinctrl-names =
   "all_off",
   "pri_i2s_act",
   "us_eu_gpio_act",
   "pri_i2s_us_eu_gpio_act",
   "quin_act",
   "quin_pri_i2s_act",
   "quin_us_eu_gpio_act",
   "quin_us_eu_gpio_pri_i2s_act";
  pinctrl-0 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_sus
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-1 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_sus
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-2 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_act
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-3 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_act
    &pri_tlmm_lines_sus &pri_tlmm_ws_sus>;
  pinctrl-4 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_sus
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-5 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_sus
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-6 = <&cdc_pdm_lines_sus
    &cdc_pdm_lines_2_sus &cross_conn_det_act
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;
  pinctrl-7 = <&cdc_pdm_lines_act
    &cdc_pdm_lines_2_act &cross_conn_det_act
    &pri_tlmm_lines_act &pri_tlmm_ws_act>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s5>, <&dai_mi2s6>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_3_rx>, <&sb_3_tx>, <&sb_4_rx>, <&sb_4_tx>,
    <&bt_sco_rx>, <&bt_sco_tx>,
    <&int_fm_rx>, <&int_fm_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
    <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770";
 };

 ext_codec: sound-9335 {
  status = "disabled";
  compatible = "qcom,msm8952-audio-slim-codec";
  qcom,model = "msm8952-tasha-snd-card";
  reg = <0xc051000 0x4>,
      <0xc051004 0x4>,
      <0xc055000 0x4>,
      <0xc052000 0x4>;

  reg-names = "csr_gp_io_mux_mic_ctl",
   "csr_gp_io_mux_spkr_ctl",
   "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
   "csr_gp_io_mux_quin_ctl";

  qcom,audio-routing =
   "AIF4 VI", "MCLK",
   "AIF4 VI", "MICBIAS_REGULATOR",
   "RX_BIAS", "MCLK",
   "MADINPUT", "MCLK",
   "AIF4 MAD", "MICBIAS_REGULATOR",
   "AMIC2", "MIC BIAS2",
   "MIC BIAS2", "Headset Mic",
   "AMIC3", "MIC BIAS2",
   "MIC BIAS2", "ANCRight Headset Mic",
   "AMIC4", "MIC BIAS2",
   "MIC BIAS2", "ANCLeft Headset Mic",
   "AMIC5", "MIC BIAS3",
   "MIC BIAS3", "Handset Mic",
   "AMIC6", "MIC BIAS4",
   "MIC BIAS4", "Analog Mic6",
   "DMIC0", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic0",
   "DMIC1", "MIC BIAS1",
   "MIC BIAS1", "Digital Mic1",
   "DMIC2", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic2",
   "DMIC3", "MIC BIAS3",
   "MIC BIAS3", "Digital Mic3",
   "DMIC4", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic4",
   "DMIC5", "MIC BIAS4",
   "MIC BIAS4", "Digital Mic5",
   "MIC BIAS1", "MICBIAS_REGULATOR",
   "MIC BIAS2", "MICBIAS_REGULATOR",
   "MIC BIAS3", "MICBIAS_REGULATOR",
   "MIC BIAS4", "MICBIAS_REGULATOR",
   "SpkrLeft IN", "SPK1 OUT",
   "SpkrRight IN", "SPK2 OUT";

  qcom,hdmi-dba-codec-rx;

  qcom,msm-gpios =
   "quin_i2s",
   "us_eu_gpio";
  qcom,pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-names =
   "all_off",
   "quin_act",
   "us_eu_gpio_act",
   "quin_us_eu_gpio_act";
  pinctrl-0 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_sus>;
  pinctrl-1 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_sus>;
  pinctrl-2 = <&pri_tlmm_lines_sus &pri_tlmm_ws_sus
      &cross_conn_det_act>;
  pinctrl-3 = <&pri_tlmm_lines_act &pri_tlmm_ws_act
      &cross_conn_det_act>;

  qcom,msm-mbhc-hphl-swh = <0>;
  qcom,msm-mbhc-gnd-swh = <0>;
  qcom,tasha-mclk-clk-freq = <9600000>;
  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&cpe>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-cpe-lsm",
    "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s2>, <&dai_mi2s3>, <&dai_mi2s5>,
    <&sb_0_rx>, <&sb_0_tx>, <&sb_1_rx>, <&sb_1_tx>,
    <&sb_2_rx>, <&sb_2_tx>, <&sb_3_rx>, <&sb_3_tx>,
    <&sb_4_rx>, <&sb_4_tx>, <&sb_5_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
     <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>,
    <&sb_5_rx>, <&bt_sco_rx>,
    <&bt_sco_tx>, <&int_fm_rx>, <&int_fm_tx>,
    <&sb_6_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.2",
    "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-dev.16384", "msm-dai-q6-dev.16385",
    "msm-dai-q6-dev.16386", "msm-dai-q6-dev.16387",
    "msm-dai-q6-dev.16388", "msm-dai-q6-dev.16389",
    "msm-dai-q6-dev.16390", "msm-dai-q6-dev.16391",
    "msm-dai-q6-dev.16392", "msm-dai-q6-dev.16393",
    "msm-dai-q6-dev.16395", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770", "msm-dai-q6-dev.16394",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.16396";
  asoc-codec = <&stub_codec>, <&hdmi_dba>;
  asoc-codec-names = "msm-stub-codec.1", "msm-hdmi-dba-codec-rx";
 };

 i2c@78b6000 {
  wsa881x_i2c_e: wsa881x-i2c-codec@e {
   status = "disabled";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0e>;
   qcom,msm-gpios = "wsa_clk",
     "wsa_reset",
     "wsa_vi";
   qcom,pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-0 = <&wsa_clk_off &wsa_reset_off &wsa_vi_off>;
   pinctrl-1 = <&wsa_clk_on &wsa_reset_off &wsa_vi_off>;
   pinctrl-2 = <&wsa_clk_off &wsa_reset_on &wsa_vi_off>;
   pinctrl-3 = <&wsa_clk_on &wsa_reset_on &wsa_vi_off>;
   pinctrl-4 = <&wsa_clk_off &wsa_reset_off &wsa_vi_on>;
   pinctrl-5 = <&wsa_clk_on &wsa_reset_off &wsa_vi_on>;
   pinctrl-6 = <&wsa_clk_off &wsa_reset_on &wsa_vi_on>;
   pinctrl-7 = <&wsa_clk_on &wsa_reset_on &wsa_vi_on>;
  };
  wsa881x_i2c_44: wsa881x-i2c-codec@44 {
   status = "disabled";

   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x44>;
  };
  wsa881x_i2c_f: wsa881x-i2c-codec@f {
   status = "disabled";

   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x0f>;
   qcom,msm-gpios = "wsa_clk",
     "wsa_reset",
     "wsa_vi";
   qcom,pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-names = "all_off",
     "wsa_clk",
     "wsa_active",
     "wsa_clk_active",
     "wsa_vi",
     "wsa_clk_vi",
     "wsa_active_vi",
     "wsa_all";
   pinctrl-0 = <&wsa_clk_off &wsa_reset_off &wsa_vi_off>;
   pinctrl-1 = <&wsa_clk_on &wsa_reset_off &wsa_vi_off>;
   pinctrl-2 = <&wsa_clk_off &wsa_reset_on &wsa_vi_off>;
   pinctrl-3 = <&wsa_clk_on &wsa_reset_on &wsa_vi_off>;
   pinctrl-4 = <&wsa_clk_off &wsa_reset_off &wsa_vi_on>;
   pinctrl-5 = <&wsa_clk_on &wsa_reset_off &wsa_vi_on>;
   pinctrl-6 = <&wsa_clk_off &wsa_reset_on &wsa_vi_on>;
   pinctrl-7 = <&wsa_clk_on &wsa_reset_on &wsa_vi_on>;
  };
  wsa881x_i2c_45: wsa881x-i2c-codec@45 {
   status = "disabled";
   compatible = "qcom,wsa881x-i2c-codec";
   reg = <0x45>;
  };
 };

 wcd9xxx_intc: wcd9xxx-irq {
  status = "disabled";
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-names = "cdc-int";
  pinctrl-names = "default";
  pinctrl-0 = <&wcd_intr_default>;
 };

 wcd_rst_gpio: wcd_gpio_ctrl {
  status = "disabled";
  compatible = "qcom,wcd-gpio-ctrl";
  pinctrl-names = "aud_active", "aud_sleep";
  pinctrl-0 = <&cdc_reset_active>;
  pinctrl-1 = <&cdc_reset_sleep>;
 };

 clock_audio: audio_ext_clk {
  status = "disabled";
  compatible = "qcom,audio-ref-clk";
  clock-names = "osr_clk";
  qcom,node_has_rpm_clock;
  #clock-cells = <1>;
 };
};

&adsp_io {
 qcom,virtual-addr-pool = <0x10000000 0x0fffffff>;
 #iommu-cells = <1>;
};

&slim_msm {
 status = "disabled";
 dai_slim: msm_dai_slim {
  status = "disabled";
  compatible = "qcom,msm-dai-slim";
  elemental-addr = [ff ff ff fe 17 02];
 };

 wcd9335: tasha_codec {
  status = "disabled";
  compatible = "qcom,tasha-slim-pgd";
  elemental-addr = [00 01 A0 01 17 02];

  interrupt-parent = <&wcd9xxx_intc>;
  interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
   17 18 19 20 21 22 23 24 25 26 27 28 29
   30>;

  qcom,wcd-rst-gpio-node = <&wcd_rst_gpio>;

  clock-names = "wcd_clk";
  clocks = <&clock_audio 0xb7ba2274>;

  qcom,cdc-static-supplies =
   "cdc-vdd-buck",
   "cdc-buck-sido",
   "cdc-vdd-tx-h",
   "cdc-vdd-rx-h",
   "cdc-vdd-px";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";

  qcom,cdc-micbias1-mv = <1800>;
  qcom,cdc-micbias2-mv = <1800>;
  qcom,cdc-micbias3-mv = <1800>;
  qcom,cdc-micbias4-mv = <1800>;

  qcom,cdc-mclk-clk-rate = <9600000>;
  qcom,cdc-slim-ifd = "tasha-slim-ifd";
  qcom,cdc-slim-ifd-elemental-addr = [00 00 A0 01 17 02];
  qcom,cdc-dmic-sample-rate = <2400000>;
 };
};
# 1985 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-audio.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-audio.dtsi"
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8937-wsa881x.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8937-wsa881x.dtsi"
&slim_msm {
 tasha_codec {
  swr_master {
   compatible = "qcom,swr-wcd";
   #address-cells = <2>;
   #size-cells = <0>;

   wsa881x_211: wsa881x@20170211 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170211>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_212: wsa881x@20170212 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x20170212>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_213: wsa881x@21170213 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170213>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };

   wsa881x_214: wsa881x@21170214 {
    compatible = "qcom,wsa881x";
    reg = <0x00 0x21170214>;
    qcom,spkr-sd-n-gpio = <&tlmm 96 0>;
   };
  };
 };
};
# 15 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917-audio.dtsi" 2

&int_codec {
 qcom,model = "msm8952-snd-card-mtp";

 qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;
 qcom,msm-hs-micbias-type = "external";
 qcom,msm-micbias1-ext-cap;

 asoc-codec = <&stub_codec>, <&pm8937_cajon_dig>, <&hdmi_dba>;
 asoc-codec-names = "msm-stub-codec.1", "cajon_codec",
      "msm-hdmi-dba-codec-rx";
};

&ext_codec {
 qcom,model = "msm8952-tasha-snd-card";

 qcom,cdc-us-euro-gpios = <&tlmm 63 0>;
 qcom,msm-mbhc-hphl-swh = <0>;
 qcom,msm-mbhc-gnd-swh = <0>;

 qcom,wsa-max-devs = <2>;
 qcom,wsa-devs = <&wsa881x_211>, <&wsa881x_212>,
   <&wsa881x_213>, <&wsa881x_214>;
 qcom,wsa-aux-dev-prefix = "SpkrLeft", "SpkrRight",
    "SpkrLeft", "SpkrRight";
};

&wcd9xxx_intc {
 interrupt-parent = <&tlmm>;
 interrupts = <73 0>;
 qcom,gpio-connect = <&tlmm 73 0>;
};

&clock_audio {
 qcom,audio-ref-clk-gpio = <&pm8937_gpios 1 0>;
 clocks = <&clock_gcc 0xd454019f>;
};

&pm8937_1 {
 pm8937_cajon_dig: 8952_wcd_codec@f000 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf000 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf0 0x0>,
        <0x1 0xf0 0x1>,
        <0x1 0xf0 0x2>,
        <0x1 0xf0 0x3>,
        <0x1 0xf0 0x4>,
        <0x1 0xf0 0x5>,
        <0x1 0xf0 0x6>,
        <0x1 0xf0 0x7>;
  interrupt-names = "spk_cnp_int",
      "spk_clip_int",
      "spk_ocp_int",
      "ins_rem_det1",
      "but_rel_det",
      "but_press_det",
      "ins_rem_det",
      "mbhc_int";

  cdc-vdda-cp-supply = <&pm8917_s4>;
  qcom,cdc-vdda-cp-voltage = <2050000 2050000>;
  qcom,cdc-vdda-cp-current = <210000>;

  cdc-vdd-io-supply = <&pm8917_l5>;
  qcom,cdc-vdd-io-voltage = <1800000 1800000>;
  qcom,cdc-vdd-io-current = <5000>;

  cdc-vdd-pa-supply = <&pm8917_s4>;
  qcom,cdc-vdd-pa-voltage = <2050000 2050000>;
  qcom,cdc-vdd-pa-current = <260000>;

  cdc-vdd-mic-bias-supply = <&pm8917_l13>;
  qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
  qcom,cdc-vdd-mic-bias-current = <5000>;

  qcom,cdc-mclk-clk-rate = <9600000>;

  qcom,cdc-static-supplies = "cdc-vdd-io",
        "cdc-vdd-pa",
        "cdc-vdda-cp";

  qcom,cdc-on-demand-supplies = "cdc-vdd-mic-bias";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };

 pm8937_cajon_analog: 8952_wcd_codec@f100 {
  compatible = "qcom,msm8x16_wcd_codec";
  reg = <0xf100 0x100>;
  interrupt-parent = <&spmi_bus>;
  interrupts = <0x1 0xf1 0x0>,
        <0x1 0xf1 0x1>,
        <0x1 0xf1 0x2>,
        <0x1 0xf1 0x3>,
        <0x1 0xf1 0x4>,
        <0x1 0xf1 0x5>;
  interrupt-names = "ear_ocp_int",
      "hphr_ocp_int",
      "hphl_ocp_det",
      "ear_cnp_int",
      "hphr_cnp_int",
      "hphl_cnp_int";
  qcom,dig-cdc-base-addr = <0xc0f0000>;
 };
};

&wcd_rst_gpio {
 qcom,cdc-rst-n-gpio = <&tlmm 68 0>;
};

&wcd9335 {
 cdc-vdd-buck-supply = <&eldo2_pm8917>;
 qcom,cdc-vdd-buck-voltage = <1800000 1800000>;
 qcom,cdc-vdd-buck-current = <650000>;

 cdc-buck-sido-supply = <&eldo2_pm8917>;
 qcom,cdc-buck-sido-voltage = <1800000 1800000>;
 qcom,cdc-buck-sido-current = <250000>;

 cdc-vdd-tx-h-supply = <&pm8917_l5>;
 qcom,cdc-vdd-tx-h-voltage = <1800000 1800000>;
 qcom,cdc-vdd-tx-h-current = <25000>;

 cdc-vdd-rx-h-supply = <&pm8917_l5>;
 qcom,cdc-vdd-rx-h-voltage = <1800000 1800000>;
 qcom,cdc-vdd-rx-h-current = <25000>;

 cdc-vdd-px-supply = <&pm8917_l5>;
 qcom,cdc-vdd-px-voltage = <1800000 1800000>;
 qcom,cdc-vdd-px-current = <10000>;

 cdc-vdd-mic-bias-supply = <&pm8917_l13>;
 qcom,cdc-vdd-mic-bias-voltage = <3075000 3075000>;
 qcom,cdc-vdd-mic-bias-current = <15000>;
};
# 1986 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-gdsc-8916.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm-gdsc-8916.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@184c018 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0x184c018 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@184d078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0x184d078 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@185701c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0x185701c 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@1858034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0x1858034 0x4>;
  status = "disabled";
 };

 gdsc_vfe1: qcom,gdsc@185806c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe1";
  reg = <0x185806c 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@1858078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0x1858078 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@185901c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0x185901c 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@184c028 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0x184c028 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@184c030 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0x184c030 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@185904c {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0x185904c 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@183f078 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0x183f078 0x4>;
  status = "disabled";
 };
};
# 1987 "../arch/arm/boot/dts/samsung/msm8917/../../qcom/msm8917.dtsi" 2

&gdsc_venus {
 clock-names = "bus_clk", "core_clk";
 clocks = <&clock_gcc 0xcdf4c8f6>,
   <&clock_gcc 0xf76a02bb>;
 status = "okay";
};

&gdsc_venus_core0 {
 qcom,support-hw-trigger;
 clock-names ="core0_clk";
 clocks = <&clock_gcc 0x83a7f549>;
 status = "okay";
};

&gdsc_mdss {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x22f3521f>,
   <&clock_gcc 0x668f51de>;
 status = "okay";
};

&gdsc_jpeg {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x1ed3f032>,
   <&clock_gcc 0x3e278896>;
 status = "okay";
};

&gdsc_vfe {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xaaa3cd97>,
   <&clock_gcc 0x77fe2384>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xcc73453c>;
 status = "okay";
};

&gdsc_vfe1 {
 clock-names = "core_clk", "bus_clk", "micro_clk",
   "csi_clk";
 clocks = <&clock_gcc 0xcaf20d99>,
   <&clock_gcc 0xaf7463b3>,
   <&clock_gcc 0xfbbee8cf>,
   <&clock_gcc 0xb1ef6e8b>;
 status = "okay";
};

&gdsc_cpp {
 clock-names = "core_clk", "bus_clk";
 clocks = <&clock_gcc 0x7118a0de>,
   <&clock_gcc 0xbbf73861>;
 status = "okay";
};

&gdsc_oxili_gx {
 clock-names = "core_root_clk", "gfx_clk";
 clocks =<&clock_gcc 0x917f76ef>,
  <&clock_gcc 0x49a51fd9>;
 qcom,enable-root-clk;
 qcom,clk-dis-wait-val = <0x5>;
 status = "okay";
};


&msm_gpu {

 qcom,gpu-speed-bin = <0x6018 0x80000000 31>;

 qcom,gpu-pwrlevel-bins {
  #address-cells = <1>;
  #size-cells = <0>;

  compatible="qcom,gpu-pwrlevel-bins";

  qcom,gpu-pwrlevels-0 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <0>;
   qcom,initial-pwrlevel = <6>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <8>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <598000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <7>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <550000000>;
    qcom,bus-freq = <7>;
    qcom,bus-min = <6>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <523200000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <484800000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@6 {
    reg = <6>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@7 {
    reg = <7>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };

  qcom,gpu-pwrlevels-1 {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,speed-bin = <1>;
   qcom,initial-pwrlevel = <3>;


   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <650000000>;
    qcom,bus-freq = <8>;
    qcom,bus-min = <8>;
    qcom,bus-max = <8>;
   };


   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <523200000>;
    qcom,bus-freq = <6>;
    qcom,bus-min = <5>;
    qcom,bus-max = <7>;
   };


   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <484800000>;
    qcom,bus-freq = <5>;
    qcom,bus-min = <4>;
    qcom,bus-max = <6>;
   };


   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <400000000>;
    qcom,bus-freq = <4>;
    qcom,bus-min = <3>;
    qcom,bus-max = <5>;
   };


   qcom,gpu-pwrlevel@4 {
    reg = <4>;
    qcom,gpu-freq = <270000000>;
    qcom,bus-freq = <3>;
    qcom,bus-min = <1>;
    qcom,bus-max = <3>;
   };


   qcom,gpu-pwrlevel@5 {
    reg = <5>;
    qcom,gpu-freq = <19200000>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };
};
# 17 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dts" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi"
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-lte-common.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-lte-common.dtsi"
# 1 "../arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 15 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-lte-common.dtsi" 2

/ {
 aliases {
  smd0 = &smdtty_ds;

  /delete-property/ i2c4;
  i2c4 = &i2c_4;
 };
};

&soc {
 qcom,smdtty {
  smdtty_ds: qcom,smdtty-ds {
   qcom,smdtty-remote = "modem";
   qcom,smdtty-port-name = "DS";
  };

 };

 qcom,memshare {
  memory-region = <&modem_shared_mem>;

  qcom,client_4 {
   compatible = "qcom,memshare-peripheral";
   memory-region = <&modem_shared_mem>;
   qcom,peripheral-size = <0x06000000>;
   qcom,client-id = <3>;
   qcom,allocate-boot-time;
   label = "modem";
  };
 };

 /delete-node/ smbcharger_charger_otg;

 usb_otg: usb@78db000 {
  /delete-property/ vbus_otg-supply;
 };

 i2c_3: i2c@78b7000 {
  /delete-property/ status;
 };

 i2c_4: i2c@78b8000 {
  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;
  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;
  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,
   <&clock_gcc 0xd7f40f6f>;

  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active>;
  pinctrl-1 = <&i2c_4_sleep>;
  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;
  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,
   <&dma_blsp1 11 32 0x20000020 0x20>;
  dma-names = "tx", "rx";
 };

 qcom,msm-imem@8600000 {
                upload_cause@66c {
                        compatible = "qcom,msm-imem-upload_cause";
                        reg = <0x66c 4>;
                };
        };

 qcom_seecom: qseecom@85b00000 {
  qcom,appsbl-qseecom-support;
 };

 mcd: mcd {
  compatible = "qcom,mcd";
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  interrupts = <0 319 0>;
  interrupt-names = "mcd_irq";
  clocks = <&clock_gcc 0x37a21414>,
    <&clock_gcc 0x00d390d2>,
    <&clock_gcc 0x94de4919>,
    <&clock_gcc 0xd4415c9b>;
  clock-names = "core_clk_src", "core_clk",
    "iface_clk", "bus_clk";
  qcom,ce-opp-freq = <100000000>;
 };

 sound {
  status = "okay";
  compatible = "qcom,msm8952-audio-codec";
  qcom,model = "msm8952-snd-card";
  reg = <0xc051000 0x4>,
        <0xc051004 0x4>,
        <0xc055000 0x4>,
        <0xc052000 0x4>;
  reg-names = "csr_gp_io_mux_mic_ctl",
       "csr_gp_io_mux_spkr_ctl",
       "csr_gp_io_lpaif_pri_pcm_pri_mode_muxsel",
       "csr_gp_io_mux_quin_ctl";

  qcom,msm-ext-pa = "primary";
  qcom,msm-mclk-freq = <9600000>;
  qcom,msm-hs-micbias-type = "internal";
  /delete-property/qcom,hdmi-dba-codec-rx;
  /delete-property/qcom,msm-mbhc-hphl-swh;
  /delete-property/qcom,msm-mbhc-gnd-swh;
  /delete-property/qcom,msm-micbias1-ext-cap;
  /delete-property/qcom,cdc-us-euro-gpios;
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External2", "Headset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "MIC BIAS External2",
   "AMIC3", "MIC BIAS External";

  qcom,msm-gpios =
   "pri_i2s";
  qcom,pinctrl-names =
   "all_off",
   "pri_i2s_act";
  pinctrl-names =
   "all_off",
   "pri_i2s_act";
  pinctrl-0 = <&cdc_pdm_lines_sus &cdc_pdm_lines_2_sus>;
  pinctrl-1 = <&cdc_pdm_lines_act &cdc_pdm_lines_2_act>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&lpa>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-pcm-lpa";
  asoc-cpu = <&dai_pri_auxpcm>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s5>, <&dai_mi2s6>,
    <&bt_sco_rx>, <&bt_sco_tx>,
    <&int_fm_rx>, <&int_fm_tx>,
    <&afe_pcm_rx>, <&afe_pcm_tx>,
    <&afe_proxy_rx>, <&afe_proxy_tx>,
    <&incall_record_rx>, <&incall_record_tx>,
    <&incall_music_rx>, <&incall_music_2_rx>;
  asoc-cpu-names = "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6",
    "msm-dai-q6-dev.12288", "msm-dai-q6-dev.12289",
    "msm-dai-q6-dev.12292", "msm-dai-q6-dev.12293",
    "msm-dai-q6-dev.224", "msm-dai-q6-dev.225",
    "msm-dai-q6-dev.241", "msm-dai-q6-dev.240",
    "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772",
    "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770";

  asoc-codec = <&stub_codec>, <&pm8937_cajon_dig>;
  asoc-codec-names = "msm-stub-codec.1", "cajon_codec";
 };

 qcom,msm-thermal {
  qcom,limit-temp = <65>;
  qcom,hotplug-temp = <95>;
  qcom,therm-reset-temp = <105>;
 };

 qcom,mss@4080000 {

  qcom,gpio-stop-reason-0 = <&smp2pgpio_ssr_smp2p_1_out 4 0>;
  qcom,gpio-stop-reason-1 = <&smp2pgpio_ssr_smp2p_1_out 5 0>;
 };
 sec_smem@0 {
  compatible = "samsung,sec-smem";
  status = "okay";
 };
};

/ {
 reserved-memory {
  ss_plog@85C00000 {
   compatible = "ss_plog";
   no-map;
   reg = <0x0 0x85C00000 0x0 0x00400000>;
  };
  ramoops@86000000 {
   compatible = "ramoops";
   reg = <0 0x86000000 0 0x100000>;
   record-size = <0x40000>;
   console-size = <0x40000>;
   ftrace-size = <0x40000>;
   pmsg-size = <0x40000>;
  };
  modem_mem: modem_region@0 {
   reg = <0x0 0x86800000 0x0 0x5a00000>;
  };

  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8c200000 0x0 0x1800000>;
  };

  wcnss_fw_mem: wcnss_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8da00000 0x0 0x700000>;
  };

  lk_mem: lk_region@0 {
   no-map;
   reg = <0x0 0x8F600000 0x0 0x00300000>;
  };

  secdbg_mem: sec_debug_region@0 {
   no-map;
   reg = <0x0 0x85000000 0x0 0x800000>;
  };

  klog_mem: klog_region@0 {
   no-map;
   reg = <0x0 0x851FF000 0x0 0x201000>;
  };

  modem_shared_mem: modem_shared_mem_region@0x93000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x93000000 0x0 0x6000000>;
  };

  /delete-node/ venus_region@0;
  venus_mem: venus_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8fc00000 0x0 0x400000>;
  };
 };

 sec-debug {
  crash_key {
   keys = <114 116 116>;
   size-keys = <3>;
   timeout = <1000>;
   function = "keycrash";
  };







 };

};

&spmi_bus {
 qcom,pm8937@0 {
  qcom,power-on@800 {
   qcom,store-hard-reset-reason;

   qcom,s3-debounce = <128>;
   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,disable-reset = <1>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };

   qcom,pon_2 {
    qcom,pon-type = <1>;
    qcom,disable-reset = <1>;
    qcom,support-reset = <0>;
    qcom,pull-up = <1>;
    linux,code = <114>;
   };

   qcom,pon_3 {
    qcom,pon-type = <3>;
    qcom,support-reset = <1>;
    qcom,pull-up = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <1000>;
    qcom,s2-type = <1>;
    qcom,use-bark;
   };
  };
 };
};

&cont_splash_mem {
 reg = <0x0 0xA8000000 0x0 0x1400000>;
};

&usb_otg {
 qcom,hsusb-otg-phy-init-seq =
     <0x5D 0x81 0x2B 0x82 0xffffffff>;
};

&pm8937_cajon_dig {
 qcom,cdc-micbias-cfilt-mv = <2800000>;
};
# 15 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-pinctrl-sec-j4corelte-mea-open-r03.dtsi" 1
# 16 "../arch/arm/boot/dts/samsung/msm8917/msm8917-pinctrl-sec-j4corelte-mea-open-r03.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  compatible = "qcom,msm8917-pinctrl";
  reg = <0x1000000 0x300000>;
  interrupts = <0 208 0>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;

  earjack_det_gpio {
    earjack_det_act: earjack_det_act {
     mux {
      pins = "gpio61";
      function = "gpio";
     };

     config {
      pins = "gpio61";
      drive-strength = <2>;
      bias-disable;
     };
    };
    earjack_det_sus: earjack_det_sus {
     mux {
      pins = "gpio61";
      function = "gpio";
     };

     config {
      pins = "gpio61";
      drive-strength = <2>;
      bias-disable;
     };
    };
  };

  earjack_swtich_gpio {
    earjack_switch_act: earjack_switch_act {
     mux {
      pins = "gpio93";
      function = "gpio";
     };

     config {
      pins = "gpio93";
      drive-strength = <2>;
      bias-disable;
     };
    };
    earjack_switch_sus: earjack_switch_sus {
     mux {
      pins = "gpio93";
      function = "gpio";
     };

     config {
      pins = "gpio93";
      drive-strength = <2>;
      bias-disable;
     };
    };
  };

  cdc-pdm-2-lines {
   cdc_pdm_lines_2_act: pdm_lines_2_on {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <8>;
     bias-pull-down;
    };
   };

   cdc_pdm_lines_2_sus: pdm_lines_2_off {
    mux {
     pins = "gpio70", "gpio71", "gpio72";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio70", "gpio71", "gpio72";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  cdc-pdm-lines {
   cdc_pdm_lines_act: pdm_lines_on {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <8>;
     bias-pull-down;
    };
   };
   cdc_pdm_lines_sus: pdm_lines_off {
    mux {
     pins = "gpio69", "gpio73", "gpio74";
     function = "cdc_pdm0";
    };

    config {
     pins = "gpio69", "gpio73", "gpio74";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  vibrator_enable{
   vibrator_enable_active: vibrator_enable_active {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     output-high;
     bias-pull-down;
    };
   };

   vibrator_enable_suspend: vibrator_enable_suspend {
    mux {
     pins = "gpio50";
     function = "gpio";
    };

    config {
     pins = "gpio50";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };
  };


  s2mu005_fg_i2c_pins {

   s2mu005_fg_i2c_default: default {

    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

  };


                s2mu005_fg_alert_pins {

                        s2mu005_fg_alert_default: default {

                                mux {
                                        pins = "gpio63";
                                        function = "gpio";
                                };

                                config {
                                        pins = "gpio63";
                                        drive-strength = <2>;
                                        bias-disable;
                                };
                        };

                };


  i2c_2 {
   i2c_2_active: i2c_2_active {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };

   i2c_2_sleep: i2c_2_sleep {

    mux {
     pins = "gpio6", "gpio7";
     function = "blsp_i2c2";
    };

    config {
     pins = "gpio6", "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  tsp_vdd {
   tsp_vdd_active: tsp_vdd_active {
    mux {
     pins = "gpio91";
     function = "gpio";
    };
    config {
     pins = "gpio91";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };

   tsp_vdd_sleep: tsp_vdd_sleep {

    mux {
     pins = "gpio91";
     function = "gpio";
    };
    config {
     pins = "gpio91";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };
  };

  tsp_int {
   tsp_int_active: tsp_int_active {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-disable;
    };
   };

   tsp_int_suspend: tsp_int_suspend {
    mux {
     pins = "gpio65";
     function = "gpio";
    };

    config {
     pins = "gpio65";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };
# 326 "../arch/arm/boot/dts/samsung/msm8917/msm8917-pinctrl-sec-j4corelte-mea-open-r03.dtsi"
  s2mu005_i2c_pins {
   s2mu005_i2c_default: default {

    mux {
     pins = "gpio18", "gpio19";
                          function = "gpio";
    };
    config {
     pins = "gpio18", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   s2mu005_i2c_active: active {

     mux {
                                        pins = "gpio18", "gpio19";
                                        function = "gpio";
                                };
                                config {
                                        pins = "gpio18", "gpio19";
                                        drive-strength = <2>;
                                        bias-disable;
                                };

   };
   s2mu005_i2c_suspend: suspend {

     mux {
                                        pins = "gpio18", "gpio19";
                                        function = "gpio";
                                };
                                config {
                                        pins = "gpio18", "gpio19";
                                        drive-strength = <2>;
                                        bias-disable;
                                };

   };
  };

  s2mu005_intr_pins {
   s2mu005_interrupt_default: s2mu005_interrupt_default {

    mux {
     pins = "gpio35";
     function = "gpio";
    };
    config {
     pins = "gpio35";
     drive-strength = <2>;
     bias-disable;
    };
   };

   s2mu005_interrupt_active: s2mu005_interrupt_active {

    mux {
                                        pins = "gpio35";
                                        function = "gpio";
                                };
                                config {
                                        pins = "gpio35";
                                        drive-strength = <2>;
                                        bias-disable;
                                };

   };
   s2mu005_interrupt_suspend: s2mu005_interrupt_suspend {

     mux {
                                        pins = "gpio35";
                                        function = "gpio";
                                };
                                config {
                                        pins = "gpio35";
                                        drive-strength = <2>;
                                        bias-disable;
                                };
   };
  };

  spi1 {
   spi1_default: spi1_default {

    mux {

     pins = "gpio0", "gpio1", "gpio3";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio0", "gpio1", "gpio3";
     drive-strength = <2>;
     bias-disable = <0>;
     input-low;
    };
   };

   spi1_sleep: spi1_sleep {

    mux {

     pins = "gpio0", "gpio1", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1", "gpio3";
     drive-strength = <2>;
     bias-pull-down;
     input-low;
    };
   };

   spi1_cs0_active: cs0_active {

    mux {
     pins = "gpio2";
     function = "blsp_spi1";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };

   spi1_cs0_sleep: cs0_sleep {

    mux {
     pins = "gpio2";
     function = "gpio";
    };

    config {
     pins = "gpio2";
     drive-strength = <2>;
     bias-disable = <0>;
    };
   };
  };

  pmx-uartconsole {
   uart_console_active: uart_console_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   uart_console_sleep: uart_console_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "blsp_uart2";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_mdss_esd: pmx_mdss_esd {
   mdss_esd_active: mdss_esd_active {
    mux {
     pins = "gpio126", "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio126", "gpio128";
     drive-strength = <8>;
     bias-disable;
     input-enable;
    };
   };
  mdss_esd_suspend: mdss_esd_suspend {
    mux {
     pins = "gpio126", "gpio128";
    };

    config {
     pins = "gpio126", "gpio128";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };
  };

  pmx_mdss: pmx_mdss {
   mdss_lcd_reset_active: mdss_lcd_reset_active {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <8>;
     bias-disable;
     output-high;

    };
   };
   mdss_lcd_reset_suspend: mdss_lcd_reset_suspend {
    mux {
     pins = "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio60";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
   mdss_lcd_active: mdss_lcd_active {
    mux {
     pins = "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <8>;
     bias-disable;

    };
   };
   mdss_lcd_suspend: mdss_lcd_suspend {
    mux {
     pins = "gpio92";
     function = "gpio";
    };

    config {
     pins = "gpio92";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
  };

  pmx_mdss_blic: pmx_mdss_blic {

   mdss_blic_i2c_active: mdss_blic_i2c_active {
    mux {
     pins = "gpio20", "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <8>;
     bias-disable;
    };
   };
   mdss_blic_i2c_suspend: mdss_blic_i2c_suspend {
    mux {
     pins = "gpio20", "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
     input-enable;
    };
   };
   mdss_blic_active: mdss_blic_active {
    mux {
     pins = "gpio89", "gpio90", "gpio94";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio90", "gpio94";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
   mdss_blic_suspend: mdss_blic_suspend {
    mux {
     pins = "gpio89", "gpio90", "gpio94";
     function = "gpio";
    };

    config {
     pins = "gpio89", "gpio90", "gpio94";
     drive-strength = <2>;
     bias-disable;
     output-low;
    };
   };
  };



  pmx_tkey_power_active {
   tkey_power_active: tkey_power_active {
    mux {
     pins = "gpio95";
     function = "gpio";
    };
    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-disable;
     output-high;
    };
   };
  };

  pmx_tkey_power_suspend {
   tkey_power_suspend: tkey_power_suspend {
    mux {
     pins = "gpio95";
     function = "gpio";
    };
    config {
     pins = "gpio95";
     drive-strength = <2>;
     bias-pull-down;
     output-low;
    };
   };
  };

  pmx_tkey_int_active {
   tkey_int_active: tkey_int_active {
    mux {
     pins = "gpio124";
     function = "gpio";
    };
    config {
     pins = "gpio124";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pmx_tkey_int_suspend {
   tkey_int_suspend: tkey_int_suspend {
    mux {
     pins = "gpio124";
     function = "gpio";
    };
    config {
     pins = "gpio124";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  pmx_tkey_i2c_active {
   tkey_i2c_active: tkey_i2c_active {
    mux {
     pins = "gpio20", "gpio21";
     function = "gpio";
    };
    config {
     pins = "gpio20", "gpio21";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pmx_tkey_i2c_suspend {
   tkey_i2c_suspend: tkey_i2c_suspend {
    mux {
     pins = "gpio20", "gpio21";
     function = "gpio";
    };
    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  tlmm_gpio_key {
   gpio_vol_key_active: gpio_vol_key_active {
    mux {
     pins = "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio127";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   gpio_vol_key_suspend: gpio_vol_key_suspend {
    mux {
     pins = "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio127";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  cci {
   cci0_active: cci0_active {

    mux {

     pins = "gpio29", "gpio30";
     function = "cci_i2c";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci0_suspend: cci0_suspend {

    mux {

     pins = "gpio29", "gpio30";
     function = "gpio";
    };

    config {
     pins = "gpio29", "gpio30";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_active: cci1_active {

    mux {

     pins = "gpio31", "gpio32";
     function = "cci_i2c";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };

   cci1_suspend: cci1_suspend {

    mux {

     pins = "gpio31", "gpio32";
     function = "gpio";
    };

    config {
     pins = "gpio31", "gpio32";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  cam_sensor_mclk0_default: cam_sensor_mclk0_default {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-disable;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_mclk0_sleep: cam_sensor_mclk0_sleep {

   mux {

    pins = "gpio26";
    function = "cam_mclk";
   };

   config {
    pins = "gpio26";
    bias-pull-down;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_rear_default: cam_sensor_rear_default {

   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-disable;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_rear_sleep: cam_sensor_rear_sleep {

   mux {
    pins = "gpio38";
    function = "gpio";
   };

   config {
    pins = "gpio38";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };
                cam_rear_vio_en_default: cam_rear_vio_en_default {

                        mux {
                                pins = "gpio64";
                                function = "gpio";
                        };

                        config {
                                pins = "gpio64";
                                bias-pull-down;
                                drive-strength = <2>;
                                output-low;
                        };
                };

                cam_rear_vio_en_sleep: cam_rear_vio_en_sleep {

                        mux {
                                pins = "gpio64";
                                function = "gpio";
                        };

                        config {
                                pins = "gpio64";
                                bias-pull-down;
                                drive-strength = <2>;
                                output-low;
                        };
                };
                cam_rear_vdig_en_default: cam_rear_vdig_en_default {
   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_rear_vdig_en_sleep: cam_rear_vdig_en_sleep {
   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_mclk1_default: cam_sensor_mclk1_default {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-pull-down;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_mclk1_sleep: cam_sensor_mclk1_sleep {

   mux {

    pins = "gpio28";
    function = "cam_mclk";
   };

   config {
    pins = "gpio28";
    bias-disable;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_front_reset1_default: cam_front_reset1_default {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_front_reset1_sleep: cam_front_reset1_sleep {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-disable;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_core_en_default: cam_core_en_default {
   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_core_en_sleep: cam_core_en_sleep {
   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_front_vana1_default: cam_front_vana1_default {

   mux {
    pins = "gpio47";
    function = "gpio";
   };

   config {
    pins = "gpio47";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_front_vana1_sleep: cam_front_vana1_sleep {

   mux {
    pins = "gpio47";
    function = "gpio";
   };

   config {
    pins = "gpio47";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_front_vio1_default: cam_front_vio1_default {

   mux {
    pins = "gpio59";
    function = "gpio";
   };

   config {
    pins = "gpio59";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_front_vio1_sleep: cam_front_vio1_sleep {

   mux {
    pins = "gpio59";
    function = "gpio";
   };

   config {
    pins = "gpio59";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_front_vdig1_default: cam_front_vdig1_default {

                     mux {
                             pins = "gpio48";
                             function = "gpio";
                        };

                        config {
                             pins = "gpio48";
                             bias-disable;
                             drive-strength = <2>;
                             output-low;
                        };
                };

                cam_front_vdig1_sleep: cam_front_vdig1_sleep {

                        mux {
                             pins = "gpio48";
                             function = "gpio";
                        };

                        config {
                             pins = "gpio48";
                             bias-disable;
                             drive-strength = <2>;
                             output-low;
                        };
                };

  cam_sensor_en_default: cam_sensor_en_default {

   mux {
    pins = "gpio9";
    function = "gpio";
   };

   config {
    pins = "gpio9";
    bias-disable;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_en_sleep: cam_sensor_en_sleep {

   mux {
    pins = "gpio9";
    function = "gpio";
   };

   config {
    pins = "gpio9";
    bias-disable;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_flash_active: cam_flash_active {

   mux {
    pins = "gpio34", "gpio33";
    function = "gpio";
   };

   config {
    pins = "gpio34", "gpio33";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_flash_sleep: cam_flash_sleep {

   mux {
    pins = "gpio34", "gpio33";
    function = "gpio";
   };

   config {
    pins = "gpio34", "gpio33";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  front_flash_active: front_flash_active {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };
  front_flash_sleep: front_flash_sleep {

   mux {
    pins = "gpio40";
    function = "gpio";
   };

   config {
    pins = "gpio40";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_eeprom_wp_default: cam_sensor_eeprom_wp_default {
   mux {
    pins = "gpio85";
    function = "gpio";
   };

   config {
    pins = "gpio85";
    bias-disable;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_eeprom_wp_sleep: cam_sensor_eeprom_wp_sleep {
   mux {
    pins = "gpio85";
    function = "gpio";
   };

   config {
    pins = "gpio85";
    bias-pull-down;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_eeprom_default: cam_sensor_eeprom_default {
   mux {
    pins = "gpio22", "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio22", "gpio23";
    bias-disable;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_eeprom_sleep: cam_sensor_eeprom_sleep {
   mux {
    pins = "gpio22", "gpio23";
    function = "gpio";
   };

   config {
    pins = "gpio22", "gpio23";
    bias-pull-down;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_rcam_default: cam_sensor_rcam_default {
   mux {
    pins = "gpio29", "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio29", "gpio30";
    bias-pull-up;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_rcam_sleep: cam_sensor_rcam_sleep {
   mux {
    pins = "gpio29", "gpio30";
    function = "gpio";
   };

   config {
    pins = "gpio29", "gpio30";
    bias-pull-down;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_fcam_default: cam_sensor_fcam_default {
   mux {
    pins = "gpio31", "gpio32";
    function = "gpio";
   };

   config {
    pins = "gpio31", "gpio32";
    bias-pull-up;
    drive-strength = <4>;
    output-low;
   };
  };

  cam_sensor_fcam_sleep: cam_sensor_fcam_sleep {
   mux {
    pins = "gpio31", "gpio32";
    function = "gpio";
   };

   config {
    pins = "gpio31", "gpio32";
    bias-pull-down;
    drive-strength = <4>;
    output-low;
   };
  };


                pmx_sdc2_clk {
                        sdc2_clk_on: sdc2_clk_on {
                                config {
                                        pins = "sdc2_clk";
                                        drive-strength = <12>;
                                        bias-disable;
                                };
                        };

                        sdc2_clk_off: sdc2_clk_off {
                                config {
                                        pins = "sdc2_clk";
                                        bias-disable;
                                        drive-strength = <2>;
                                };
                        };
                };

                pmx_sdc2_cmd {
                        sdc2_cmd_on: sdc2_cmd_on {
                                config {
                                        pins = "sdc2_cmd";
                                        bias-pull-up;
                                        drive-strength = <8>;
                                };
                        };

                        sdc2_cmd_off: sdc2_cmd_off {
                                config {
                                        pins = "sdc2_cmd";
                                        bias-pull-up;
                                        drive-strength = <2>;
                                };
                        };
                };

                pmx_sdc2_data {
                        sdc2_data_on: sdc2_data_on {
                                config {
                                        pins = "sdc2_data";
                                        bias-pull-up;
                                        drive-strength = <8>;
                                };
                        };

                        sdc2_data_off: sdc2_data_off {
                                config {
                                        pins = "sdc2_data";
                                        bias-pull-up;
                                        drive-strength = <2>;
                                };
                         };
                };
 };
};
# 16 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-camera-sensor-cdp-j4corelte-r00.dtsi" 1
# 14 "../arch/arm/boot/dts/samsung/msm8917/msm8917-camera-sensor-cdp-j4corelte-r00.dtsi"
&soc {
  led_flash0: qcom,camera-flash {
                cell-index = <0>;
                compatible = "qcom,camera-flash";
                qcom,flash-type = <3>;
                qcom,cci-master = <0>;
                qcom,flash-name = "s2mu005";
                qcom,flash-operation-type = "mono";
        };
  led_flash1: qcom,camera-led-flash {
  cell-index = <1>;
  compatible = "qcom,camera-flash";
  qcom,flash-type = <3>;
  qcom,cci-master = <0>;
  qcom,flash-name = "s2mu005";
                qcom,flash-operation-type = "mono";
 };

  cci: qcom,cci@1b0c000 {
  status = "disable";
  };

 i2c_27: i2c@27 {
             cell-index = <27>;
                compatible = "i2c-gpio";
                gpios = <&tlmm 29 0
                         &tlmm 30 0
                >;
                #i2c-gpio,delay-us = <2>;
                #address-cells = <1>;
                #size-cells = <0>;

                qcom,camera@0 {
                 cell-index = <0>;
                 compatible = "qcom,camera";
                 reg = <0x6C 0x0>;
                 qcom,led-flash-src = <&led_flash0>;
                 qcom,csiphy-sd-index = <1>;
                 qcom,csid-sd-index = <1>;
                 qcom,actuator-src = <&actuator0>;

                 qcom,mount-angle = <90>;
                 cam_vaf-supply = <&pm8917_l10>;
                 qcom,cam-vreg-name ="cam_vaf";
                 qcom,cam-vreg-type = <0>;
                 qcom,cam-vreg-min-voltage = <2800000>;
                 qcom,cam-vreg-max-voltage = <2800000>;
                 qcom,cam-vreg-op-mode = <2800000>;
                 pinctrl-names = "cam_default", "cam_suspend";
                 pinctrl-0 = <&cam_sensor_mclk0_default &cam_sensor_rear_default &cam_rear_vio_en_default &cam_rear_vdig_en_default &cam_sensor_rcam_default>;
                 pinctrl-1 = <&cam_sensor_mclk0_sleep &cam_sensor_rear_sleep &cam_rear_vio_en_sleep &cam_rear_vdig_en_sleep &cam_sensor_rcam_sleep>;
                 gpios = <&tlmm 26 0>,
                  <&tlmm 38 0>,
                  <&tlmm 64 0>,
                  <&tlmm 62 0>;
                 qcom,gpio-reset = <1>;
                 qcom,gpio-vio = <2>;
                 qcom,gpio-vdig = <3>;
                 qcom,gpio-req-tbl-num = <0 1 2 3>;
                 qcom,gpio-req-tbl-flags = <1 0 0 0>;
                 qcom,gpio-req-tbl-label = "CAMIF_MCLK",
                  "CAM_RESET0",
                  "CAM_VIO",
                  "CAM_VDIG";
                 qcom,sensor-position = <0>;
                 qcom,sensor-mode = <0>;

                 status = "ok";
                 clocks = <&clock_gcc 0x266b3853>,
                     <&clock_gcc 0x80902deb>;
                 clock-names = "cam_src_clk", "cam_clk";
                 qcom,clock-rates = <24000000 0>;
                };
 };
 i2c_36: i2c@36 {
             cell-index = <36>;
                compatible = "i2c-gpio";
                gpios = <&tlmm 31 0
                         &tlmm 32 0
                >;
                #i2c-gpio,delay-us = <2>;
                #address-cells = <1>;
                #size-cells = <0>;

             qcom,camera@1 {
                    cell-index = <1>;
                    compatible = "qcom,camera";
                    qcom,led-flash-src = <&led_flash1>;
                    reg = <0x5A 0x1>;
                    qcom,csiphy-sd-index = <0>;
                    qcom,csid-sd-index = <0>;

                    qcom,mount-angle = <270>;
                    cam_vdig-supply = <&pm8917_l23>;
                    qcom,cam-vreg-name ="cam_vdig";
                    qcom,cam-vreg-type = <0>;
                    qcom,cam-vreg-min-voltage = <1200000>;
                    qcom,cam-vreg-max-voltage = <1200000>;
                    qcom,cam-vreg-op-mode = <1200000 1200000>;
                    pinctrl-names = "cam_default", "cam_suspend";
                    pinctrl-0 = <&cam_sensor_mclk1_default &cam_front_reset1_default &cam_front_vana1_default &cam_front_vio1_default &cam_sensor_fcam_default>;
                    pinctrl-1 = <&cam_sensor_mclk1_sleep &cam_front_reset1_sleep &cam_front_vana1_sleep &cam_front_vio1_sleep &cam_sensor_fcam_sleep>;
                    gpios = <&tlmm 28 0>,
                     <&tlmm 40 0>,
                     <&tlmm 47 0>,
                     <&tlmm 59 0>;
                    qcom,gpio-reset = <1>;
                    qcom,gpio-vana = <2>;
                    qcom,gpio-vio = <3>;
                    qcom,gpio-req-tbl-num = <0 1 2 3>;
                    qcom,gpio-req-tbl-flags = <1 0 0 0>;
                    qcom,gpio-req-tbl-label = "CAMIF_MCLK1",
                     "CAM_RESET1",
                     "CAM_VANA1",
                     "CAM_VIO1";
                    qcom,sensor-position = <1>;
                    qcom,sensor-mode = <0>;

                    status = "ok";

                    clocks = <&clock_gcc 0x42545468>,
                      <&clock_gcc 0x222f8fff>;
                    clock-names = "cam_src_clk", "cam_clk";
                    qcom,clock-rates = <24000000 0>;
             };

    };
 i2c_24: i2c@24 {
                cell-index = <24>;
                compatible = "i2c-gpio";
                gpios = <&tlmm 22 0
                         &tlmm 23 0
                >;
                #i2c-gpio,delay-us = <2>;
                #address-cells = <1>;
                #size-cells = <0>;

                actuator0: qcom,actuator@18 {
                        compatible = "qcom,actuator";
                        cell-index = <0>;
                        reg = <0x18 0x0>;
                        cam_vaf-supply = <&pm8917_l10>;
                        qcom,cam-vreg-name = "cam_vaf";
                        qcom,cam-vreg-type = <0>;
                        qcom,cam-vreg-min-voltage = <2800000>;
                        qcom,cam-vreg-max-voltage = <2800000>;
                        qcom,cam-vreg-op-mode = <2800000>;
                        pinctrl-names = "cam_sensor_eeprom_default", "cam_sensor_eeprom_sleep";
                        pinctrl-0 = <&cam_sensor_eeprom_default>;
                        pinctrl-1 = <&cam_sensor_eeprom_sleep>;

                };
# 192 "../arch/arm/boot/dts/samsung/msm8917/msm8917-camera-sensor-cdp-j4corelte-r00.dtsi"
        };
};

&i2c_6 {
  status = "disable";
# 208 "../arch/arm/boot/dts/samsung/msm8917/msm8917-camera-sensor-cdp-j4corelte-r00.dtsi"
};

&cci {
# 335 "../arch/arm/boot/dts/samsung/msm8917/msm8917-camera-sensor-cdp-j4corelte-r00.dtsi"
};
# 17 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2

# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-battery-common.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-battery-common.dtsi"
/ {
 battery {
  status = "okay";
  compatible = "samsung,sec-battery";
  battery,vendor = "SDI SDI";
  battery,charger_name = "s2mu005-charger";
  battery,fuelgauge_name = "s2mu005-fuelgauge";
  battery,fgsrc_switch_name = "s2mu005-fuelgauge";
  battery,technology = <2>;
  battery,chip_vendor = "QCOM";

  battery,temp_adc_type = <1>;

  battery,polling_time = <10 30 30 30 3600>;

  battery,temp_table_adc = <26140 26172 26431 26723 27066 27474 27953 28492 29136 29862 30583 31973 32751 33835 34847 35867 36897 37876 38713 39527 40193 40751 41156>;
  battery,temp_table_data = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,inbat_voltage = <0>;

  battery,adc_check_count = <5>;

  battery,cable_check_type = <4>;
  battery,cable_source_type = <1>;
  battery,polling_type = <1>;
  battery,monitor_initial_count = <0>;

  battery,battery_check_type = <0>;
  battery,check_count = <0>;

  battery,check_adc_max = <1440>;
  battery,check_adc_min = <0>;

  battery,ovp_uvlo_check_type = <3>;

  battery,thermal_source = <2>;
  battery,chg_thermal_source = <0>;
  battery,chg_temp_check = <0>;

  battery,adc_channels = <0x13>;
  battery,channel_names = "adc-temp";
  battery,channel_cells = <1>;

  battery,temp_check_type = <2>;
  battery,temp_check_count = <1>;
  battery,temp_highlimit_threshold_normal = <800>;
  battery,temp_highlimit_recovery_normal = <750>;
  battery,temp_high_threshold_normal = <500>;
  battery,temp_high_recovery_normal = <450>;
  battery,temp_low_threshold_normal = <0>;
  battery,temp_low_recovery_normal = <50>;
  battery,temp_highlimit_threshold_lpm = <800>;
  battery,temp_highlimit_recovery_lpm = <750>;
  battery,temp_high_threshold_lpm = <500>;
  battery,temp_high_recovery_lpm = <450>;
  battery,temp_low_threshold_lpm = <0>;
  battery,temp_low_recovery_lpm = <50>;

  battery,full_check_type = <2>;
  battery,full_check_type_2nd = <2>;
  battery,full_check_count = <1>;
  battery,chg_gpio_full_check = <0>;
  battery,chg_polarity_full_check = <1>;




  battery,full_condition_type = <13>;
  battery,full_condition_soc = <93>;
  battery,full_condition_vcell = <4290>;

  battery,recharge_check_count = <2>;
  battery,recharge_condition_type = <4>;
  battery,recharge_condition_soc = <98>;
  battery,recharge_condition_vcell = <4250>;

  battery,expired_time = <18600>;
  battery,recharging_expired_time = <5400>;
  battery,standard_curr = <1034>;

  battery,swelling_high_temp_block = <410>;
  battery,swelling_high_temp_recov = <390>;

  battery,swelling_low_temp_2step_mode = <1>;
  battery,swelling_low_temp_block_1st = <150>;
  battery,swelling_low_temp_recov_1st = <200>;
  battery,swelling_low_temp_block_2nd = <50>;
  battery,swelling_low_temp_recov_2nd = <100>;

  battery,swelling_low_temp_current = <750>;
  battery,swelling_low_temp_topoff = <175>;
  battery,swelling_high_temp_current = <1150>;
  battery,swelling_high_temp_topoff = <175>;

  battery,swelling_drop_float_voltage = <4150>;
  battery,swelling_high_rechg_voltage = <4000>;
  battery,swelling_low_rechg_voltage = <4000>;

  battery,siop_input_limit_current = <1000>;
  battery,siop_charging_limit_current = <1000>;

  battery,chg_float_voltage = <4350>;
  battery,mivr_voltage = <1>;

  battery,cisd_max_voltage_thr = <5000>;


  battery,age_data = <0 4350 4250 4250 93
    200 4330 4230 4230 92
    250 4310 4210 4210 91
    300 4290 4190 4190 90
    1000 4240 4140 4140 89
    >;

  qcom,sec-battery-vadc = <&pm8937_vadc>;
 };


 mux_sel {
  compatible = "samsung,sec-mux-sel";
  mux_sel,mux_sel_1_en;
  mux_sel,mux_sel_1 = <&pm8937_gpios 8 0x00>;
  mux_sel,mux_sel_1_type = <20>;
  mux_sel,mux_sel_1_mpp = <4>;
  mux_sel,mux_sel_1_low = <4>;
  mux_sel,mux_sel_1_high = <2>;
 };

 i2c_11: i2c@11 {
  cell-index = <11>;
  compatible = "i2c-gpio";
  gpios = <&tlmm 0 0
   &tlmm 1 0
   >;
  i2c-gpio,delay-us = <2>;
  #address-cells = <1>;
  #size-cells = <0>;

  s2mu005-fuelgauge@3B{
   status = "okay";
   compatible = "samsung,s2mu005-fuelgauge";
   reg = <0x3B>;
   interrupt-parent = <&tlmm>;
   pinctrl-names = "default";
   pinctrl-0 = <&s2mu005_fg_i2c_default &s2mu005_fg_alert_default>;
   fuelgauge,bat_int = <&tlmm 45 0x1>;
   fuelgauge,fuel_int = <&tlmm 63 0x1>;
   fuelgauge,fuel_alert_soc = <1>;
   fuelgauge,fuel_alert_vol = <3300>;
   fuelgauge,capacity_max = <1000>;
   fuelgauge,capacity_max_margin = <200>;
   fuelgauge,capacity_min = <0>;
   fuelgauge,capacity_calculation_type = <28>;
   fuelgauge,capacity_full = <5000>;
   fuelgauge,type_str = "SDI";
   fuelgauge,model_type = <1>;
   fuelgauge,fg_log_enable = <1>;
  };
 };

 battery_params {
   battery,battery_data =
   <


    50 11 178 10 51 10 180 9 68 9
    218 8 138 8 247 7 190 7 116 7
    11 7 194 6 146 6 109 6 80 6
    57 6 32 6 247 5 190 5 133 5
    54 5 235 0 235 8 124 8 13 8
    158 7 47 7 192 6 80 6 225 5
    114 5 3 5 148 4 37 4 181 3
    70 3 215 2 104 2 249 1 137 1
    26 1 171 0 60 0 205 15


    46 46 46 46 46 45 45 46 45 45
    45 45 46 48 49 51 53 55 60 71
    83 93


    0x2F 0x58 0x0B 0xD6

    0xE1 0x07


    11150 10607 10064 9521 8978 8436 7893 7350 6807 6264 5721 5179 4636 4093 3550 3007 2464 1921 1379 835 293 (-250)

    43992 43371 42750 42130 41582 41063 40673 39956 39679 39319 38802 38447 38213 38034 37891 37777 37656 37455 37179 36900 36516 31150



    95 11 220 10 89 10 215 9 100 9
    248 8 145 8 29 8 193 7 134 7
    46 7 210 6 158 6 119 6 88 6
    62 6 30 6 246 5 192 5 144 5
    3 5 135 1 167 8 59 8 208 7
    100 7 249 6 141 6 34 6 182 5
    75 5 223 4 116 4 8 4 157 3
    49 3 198 2 90 2 239 1 131 1
    24 1 172 0 65 0 213 15


    49 49 49 49 49 49 49 49 49 48
    48 48 49 49 50 52 53 55 57 59
    68 145


    0x32 0xB4 0x0C 0xAD

    0xc3 0x7


    10814 10290 9765 9240 8715 8189 7665 7140 6615 6090 5565 5040 4516 3991 3466 2940 2416 1891 1366 840 316 (-208)

    44212 43573 42934 42300 41739 41209 40706 40144 39691 39403 38974 38527 38270 38080 37929 37803 37647 37453 37188 36955 36263 31907



    45 11 175 10 50 10 181 9 70 9
    221 8 127 8 253 7 186 7 117 7
    26 7 200 6 151 6 114 6 85 6
    59 6 27 6 244 5 190 5 144 5
    2 5 112 1 173 8 65 8 213 7
    105 7 254 6 146 6 38 6 186 5
    78 5 226 4 118 4 10 4 159 3
    51 3 199 2 91 2 239 1 131 1
    24 1 172 0 64 0 212 15


    48 48 49 49 49 49 48 48 48 48
    47 48 48 49 50 51 52 54 57 60
    69 156


    0x31 0xEC 0x0C 0x7B

    0xc3 0x7


    10845 10318 9791 9265 8738 8211 7685 7158 6631 6105 5578 5051 4525 3998 3472 2945 2418 1892 1365 838 312 (-214)

    43970 43356 42742 42133 41590 41080 40621 39987 39657 39323 38878 38476 38238 38058 37914 37790 37633 37440 37176 36952 36259 31798



    254 10 133 10 12 10 147 9 39 9
    194 8 109 8 229 7 176 7 100 7
    8 7 190 6 145 6 110 6 81 6
    57 6 26 6 243 5 189 5 144 5
    9 5 160 1 172 8 64 8 213 7
    105 7 253 6 145 6 37 6 186 5
    78 5 226 4 118 4 10 4 159 3
    51 3 199 2 91 2 240 1 132 1
    24 1 172 0 64 0 213 15


    101 101 100 99 100 100 99 99 99 98
    99 99 99 100 102 104 106 109 113 120
    132 178


    0x31 0x24 0x0C 0x49

    0xc3 0x7


    10841 10315 9789 9262 8736 8210 7683 7157 6631 6104 5578 5051 4525 3999 3472 2945 2420 1893 1366 840 314 (-212)

    43742 43150 42558 41968 41441 40949 40533 39869 39610 39239 38787 38429 38207 38035 37898 37779 37627 37436 37172 36953 36293 32032



    135 10 24 10 169 9 58 9 215 8
    133 8 1 8 191 7 135 7 54 7
    220 6 167 6 129 6 99 6 74 6
    49 6 17 6 233 5 178 5 138 5
    243 4 135 1 170 8 63 8 211 7
    103 7 251 6 144 6 36 6 184 5
    77 5 225 4 117 4 9 4 158 3
    50 3 198 2 91 2 239 1 131 1
    24 1 172 0 64 0 212 15


    95 95 95 95 95 95 95 95 94 94
    95 95 96 97 98 99 102 105 108 115
    129 180


    0x2E 0xE0 0x0B 0xB8

    0xE0 0x7


    10832 10306 9780 9254 8728 8202 7675 7150 6624 6098 5572 5046 4521 3995 3469 2943 2417 1891 1365 839 313 (-213)

    43157 42615 42073 41532 41051 40648 40007 39682 39407 39014 38572 38318 38130 37982 37861 37740 37581 37386 37121 36925 36189 31910
   >;
   battery,battery_table1 = <188 11 61 11 191 10 64 10 196 9
     75 9 217 8 110 8 13 8 173 7
     66 7 235 6 177 6 132 6 96 6
     67 6 31 6 242 5 164 5 124 5
     23 5 144 1 216 8 105 8 251 7
     141 7 30 7 176 6 65 6 211 5
     101 5 246 4 136 4 25 4 171 3
     60 3 206 2 95 2 241 1 131 1
     20 1 166 0 55 0 201 15>;

   battery,battery_table2 = <50 50 50 50 50 50 51 51 51 52
     52 53 53 54 54 55 55 56 57 59
     63 154>;

   battery,battery_table3 = <50 11 178 10 51 10 180 9 68 9
     218 8 138 8 247 7 190 7 116 7
     11 7 194 6 146 6 109 6 80 6
     57 6 32 6 247 5 190 5 133 5
     54 5 235 0 235 8 124 8 13 8
     158 7 47 7 192 6 80 6 225 5
     114 5 3 5 148 4 37 4 181 3
     70 3 215 2 104 2 249 1 137 1
     26 1 171 0 60 0 205 15>;

   battery,battery_table4 = <46 46 46 46 46 45 45 46 45 45
     45 45 46 48 49 51 53 55 60 71
     83 93>;

   battery,batcap = <0x2F 0x58 0x0B 0xD6>;

   battery,soc_arr_evt1 = <10515 10000 9485 8969 8453 7937 7421 6905 6389 5873 5358 4842 4326 3810 3294 2778 2263 1747 1231 716 200 (-269)>;
   battery,ocv_arr_evt1 = <44051 43459 42867 42288 41716 41175 40664 40199 39779 39268 38784 38482 38250 38059 37906 37778 37594 37368 36957 36835 36289 31955>;

   battery,soc_arr_evt2 = <11150 10607 10064 9521 8978 8436 7893 7350 6807 6264 5721 5179 4636 4093 3550 3007 2464 1921 1379 835 293 (-250)>;
   battery,ocv_arr_evt2 = <43992 43371 42750 42130 41582 41063 40673 39956 39679 39319 38802 38447 38213 38034 37891 37777 37656 37455 37179 36900 36516 31150>;

   battery,FG_Accumulative_rate_evt2 =<0xE1 0x07>;
   battery,data_ver = <0x02>;
 };
# 387 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-battery-common.dtsi"
 cable-info {
  default_input_current = <1000>;
  default_charging_current = <1200>;
  full_check_current_1st = <325>;
  full_check_current_2nd = <175>;
  current_group_1 {
   cable_number = <1 2 4 19 21 22 23 30>;
   input_current = <500>;
   charging_current = <500>;
  };
  current_group_2 {
   cable_number = <25 31>;
   input_current = <1000>;
   charging_current = <1200>;
  };
  current_group_3 {
   cable_number = <5 32>;
   input_current = <1500>;
   charging_current = <1500>;
  };
  current_group_4 {
   cable_number = <6 7 8 17 18>;
   input_current = <1625>;
   charging_current = <2550>;
  };
  current_group_5 {
   cable_number = <9>;
   input_current = <1625>;
   charging_current = <2550>;
  };
  current_group_6 {
   cable_number = <10 12 14 15 27>;
   input_current = <900>;
   charging_current = <1250>;
  };
  current_group_7 {
   cable_number = <13>;
   input_current = <700>;
   charging_current = <1250>;
  };
  current_group_8 {
   cable_number = <24>;
   input_current = <1000>;
   charging_current = <450>;
  };
  current_group_9 {
   cable_number = <26>;
   input_current = <2000>;
   charging_current = <1800>;
  };
  current_group_10 {
   cable_number = <11 16 28>;
   input_current = <650>;
   charging_current = <1250>;
  };
  current_group_11 {
   cable_number = <29>;
   input_current = <500>;
   charging_current = <1250>;
  };
 };
};
# 19 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-j4corelte-s2mu005.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/msm8917-j4corelte-s2mu005.dtsi"
&soc {
 i2c_13: i2c@13 {
  cell-index = <13>;
  compatible = "i2c-gpio";
  gpios = <&tlmm 18 0
   &tlmm 19 0
   >;
  i2c-gpio,delay-us = <2>;
  pinctrl-names = "s2mu005_i2c_pins_default",
      "s2mu005_i2c_pins_active",
      "s2mu005_i2c_pins_suspend";
  pinctrl-0 = <&s2mu005_i2c_default>;
  pinctrl-1 = <&s2mu005_i2c_active>;
  pinctrl-2 = <&s2mu005_i2c_suspend>;
  #address-cells = <1>;
  #size-cells = <0>;

  s2mu005@3d {
   status = "okay";
   compatible = "samsung,s2mu005mfd";
   reg = <0x3d>;
   interrupt-parent = <&tlmm>;
   interrupts = <35 0>;
   s2mu005,irq-gpio = <&tlmm 35 0x00>;
   s2mu005,wakeup;
   pinctrl-names = "s2mu005_interrupt_pins_default",
       "s2mu005_interrupt_pins_active",
       "s2mu005_interrupt_pins_suspend";
   pinctrl-0 = <&s2mu005_interrupt_default>;
   pinctrl-1 = <&s2mu005_interrupt_active>;
   pinctrl-2 = <&s2mu005_interrupt_suspend>;

   muic {
    status = "okay";
    muic,uart_addr = "139c0000.pinctrl";
    muic,uart_rxd = "gpb1-0";
    muic,uart_txd = "gpb1-1";
    new_factory;
    dcd_timeout;
   };
  };
  s2mu005_fled {
   compatible = "samsung,s2mu005-fled";
   enable = <1 1>;
   rear_flash_current = <1200>;
   rear_preflash_current = <150>;
   rear_movie_current = <75>;
   front_torch_current = <300>;
   factory_current = <1000>;
   s2mu005,torch-gpio = <&tlmm 34 0x00>;
   s2mu005,flash-gpio = <&tlmm 33 0x00>;
   pinctrl-names = "fled_default","fled_sleep";
   pinctrl-0 = <&cam_flash_active>;
   pinctrl-1 = <&cam_flash_sleep>;
   S2MU005_FLASH_LED{
    id = <0>;
    ledname = "S2MU005_FLASH_LED";
    brightness = <1200>;
    timeout = <15>;
    max_brightness = <1200>;
   };
   S2MU005_TORCH_LED{
    id = <1>;
    ledname = "S2MU005_TORCH_LED";
    brightness = <50>;
    timeout = <15>;
    max_brightness = <400>;
   };
  };
 };
};

/ {
 muic {
  status = "okay";
  muic,support-list = "+OTG:GND",
     "-MHL:1K",
     "-VZW Accessory:28.7K",
     "-VZW Incompatible:34K",
     "-Smartdock:40.2K",
     "-HMT:49.9K",
     "-Audiodock:64.9K",
     "-USB LANHUB:80.07K",
     "-Charging Cable:102K",
     "-Universal Multimedia dock:121K",
     "+Jig USB Off:255K",
     "+Jig USB On:301K",
     "-Deskdock:365K",
     "+TYPE2 Charger:442K",
     "+Jig UART Off:523K",
     "+Jig UART On:619K",
     "+TA:OPEN",
     "+USB:OPEN",
     "+CDP:OPEN",
     "+Undefined Charging:XXX";
 };
};
# 20 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 1




# 1 "../arch/arm/boot/dts/samsung/msm8917/../../samsung/msm8917/msm8917-mdss-panels.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/../../samsung/msm8917/msm8917-mdss-panels.dtsi"
&soc {
 dsi_panel_pwr_supply: dsi_panel_pwr_supply {
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,panel-supply-entry@0 {
   reg = <0>;
   qcom,supply-name = "vdd";
   qcom,supply-min-voltage = <2850000>;
   qcom,supply-max-voltage = <2850000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

  qcom,panel-supply-entry@1 {
   reg = <1>;
   qcom,supply-name = "vddio";
   qcom,supply-min-voltage = <1800000>;
   qcom,supply-max-voltage = <1800000>;
   qcom,supply-enable-load = <100000>;
   qcom,supply-disable-load = <100>;
  };

 };
};
# 6 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_PM6003XB1/dsi_panel_S6D7AT0B01_PM6003XB1_hdp_video.dtsi" 1
# 18 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_PM6003XB1/dsi_panel_S6D7AT0B01_PM6003XB1_hdp_video.dtsi"
&mdss_mdp {
 ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP: ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP {
  qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1480>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <56>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-h-front-porch = <83>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-timings = [94 20 14 00 46 48 1A 24 18 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1D>;
  qcom,mdss-dsi-on-command = [


   39 00 00 00 00 00 03 F0 5A 5A
   39 00 00 00 00 00 03 FC 5A 5A
   39 00 00 00 00 00 03 9F 5A 5A


   39 00 00 00 00 00 02 71 0A


   39 00 00 00 00 00 07 73 B0 32 10
         01 48 00


   39 00 00 00 00 00 05 B1 11 32 11 00


   39 00 00 00 00 00 11 B3 01 B9 07
         70 18 68 08
         08 07 80 00
         E7 00 E7 00
         E7



   39 00 00 00 00 00 58 BA 01 13 02
         13 02 13 02
         88 02 58 00
         84 08 43 03
         45 C1 00 94
         00 14 00 01
         20 01 10 C2
         89 50 2C 99
         46 46 00 01
         F1 01 01 28
         32 38 3F 48
         50 54 FF FF
         FF FF FF FF
         FF FF FF 2F
         48 64 98 BF
         DF FF FF FF
         FF FF FF FF
         FF FF 00 00
         08 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00


   39 00 00 00 00 00 05 BB 21 68 00 00


   39 00 00 00 00 00 2D EC 00 08 00
         07 00 15 14
         02 0F 0D 0C
         0E 05 09 06
         02 02 00 00
         02 03 03 02
         08 02 07 02
         15 14 02 0E
         0C 0F 0D 04
         09 06 02 02
         00 00 02 03
         03


   39 00 00 00 00 00 47 ED 12 40 00
         15 11 00 0C
         13 40 00 15
         11 00 0C 00
         01 00 00 00
         00 10 00 41
         00 00 00 00
         10 00 01 00
         00 00 00 20
         00 21 00 00
         00 00 10 00
         40 01 72 61
         00 E0 20 41
         01 72 61 00
         C0 40 08 92
         4C 40 00 80
         28 00 3C 00
         00 00 00


   39 00 00 00 00 00 25 EE 12 C4 80
         19 05 06 00
         00 68 12 C5
         80 19 05 06
         00 00 68 12
         C6 80 19 05
         06 00 00 6A
         12 C7 80 19
         05 06 00 00
         6A


   39 00 00 00 00 00 3C EF 00 00 00
         00 00 0C 40
         76 76 10 18
         09 80 00 08
         50 10 00 00
         48 00 00 00
         00 00 00 00
         00 00 00 11
         77 00 22 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00
         00 00 00 00


   39 00 00 00 00 00 1B F2 48 23 33
         33 E3 44 43
         00 01 00 00
         0D 84 00 80
         00 A6 1E 08
         03 34 00 00
         00 00 00


   39 00 00 00 00 00 02 B0 02


   39 00 00 00 00 00 19 F4 00 17 8A
         DE DE 05 0A
         16 95 55 59
         3B 10 55 15
         26 FA 00 00
         00 00 00 00
         00


   39 00 00 00 00 00 32 F9 88 88 00
         C0 C0 04 7A
         00 0D C0 94
         0C 4B A0 1F
         A0 00 00 00
         00 00 0C 00
         10 00 00 00
         00 00 00 00
         0C 00 11 00
         00 00 00 00
         00 00 0C 00
         11 00 00 77
         FF 00


   39 00 00 00 00 00 13 FE 02 00 01
         4C 00 00 00
         60 00 03 00
         00 00 00 00
         00 00 00


   39 00 00 00 00 00 10 C0 03 08 29
         01 00 80 01
         24 0F FF 30
         40 86 DA 8E


   39 00 00 00 00 00 25 C1 E5 A6 80
         25 66 A7 A7
         AC B3 B3 B3
         B3 BA BD BF
         BF C4 D6 E8
         FF 88 96 A5
         B4 BE C8 CD
         D0 D3 D7 DF
         E6 EA F0 F5
         FF


   39 00 00 00 00 00 18 C8 00 24 00
         41 3A 00 00
         00 B0 02 00
         00 00 85 48
         00 00 00 00
         00 00 40 4B


   39 00 00 00 00 00 23 E8 02 0D 17
         13 1A 20 1F
         21 27 2D 2D
         2A 29 27 27
         2E 30 02 0D
         17 13 1A 20
         1F 21 27 27
         27 2A 29 27
         27 2E 34


   39 00 00 00 00 00 03 51 FF F1


   39 00 00 00 00 00 02 53 24


   39 00 00 00 00 00 02 55 00


   39 00 00 00 00 00 02 11 00


   39 00 00 00 00 00 03 F0 A5 A5
   39 00 00 00 00 00 03 FC A5 A5
   39 01 00 00 78 00 03 9F A5 A5
  ];

  qcom,mdss-dsi-off-command = [

   39 00 00 00 00 00 03 9F 5A 5A


   39 00 00 00 00 00 02 28 00
   39 00 00 00 00 00 02 10 00

   39 01 00 00 54 00 03 9F A5 A5
  ];

  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <256>;
  qcom,mdss-brightness-max-level = <256>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;


  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-pixel-packing = "loose";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-panel-framerate = <60>;

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-pan-physical-width-dimension = <66>;
  qcom,mdss-pan-physical-height-dimension = <137>;
  qcom,mdss-dsi-rx-eot-ignore;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-reset-sequence = <1 15>, <0 1>, <1 5>;
  qcom,mdss-dsi-init-delay-us = <1000>;
# 307 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_PM6003XB1/dsi_panel_S6D7AT0B01_PM6003XB1_hdp_video.dtsi"
  samsung,panel-vendor = "CST";
  samsung,tft-common-support;
  samsung,enter_hbm_lux = <20000>;

  qcom,mdss-dsi-force-clock-lane-hs;

  samsung,support_factory_panel_swap;

  samsung,packet_size_tx_cmds_revA = [
   37 01 00 00 00 00 02 07 00
  ];

  samsung,display_on_tx_cmds_revA = [
   39 00 00 00 00 00 03 9F 5A 5A
   39 00 00 00 00 00 02 29 00
   39 01 00 00 11 00 03 9F A5 A5
  ];

  samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];







  samsung,reg_read_pos_tx_cmds_revA = [
   15 01 00 00 00 00 02 B0 00
  ];
  samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
  samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
  samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];

  samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];

  samsung,tft_pwm_tx_cmds_revA=[
   39 01 00 00 00 00 03 51 FF FF
  ];

  samsung,level1_key_enable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
  ];
  samsung,level1_key_disable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 A5 A5
  ];
  samsung,level2_key_enable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F1 5A 5A
  ];
  samsung,level2_key_disable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F1 A5 A5
  ];

  samsung,cabc_on_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
   39 01 00 00 00 00 03 FC 5A 5A
   39 01 00 00 00 00 03 9F 5A 5A

   39 01 00 00 00 00 02 55 02

   39 01 00 00 00 00 03 F0 A5 A5
   39 01 00 00 00 00 03 FC A5 A5
   39 01 00 00 00 00 03 9F A5 A5
  ];
  samsung,cabc_off_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
   39 01 00 00 00 00 03 FC 5A 5A
   39 01 00 00 00 00 03 9F 5A 5A

   39 01 00 00 00 00 02 55 00

   39 01 00 00 00 00 03 F0 A5 A5
   39 01 00 00 00 00 03 FC A5 A5
   39 01 00 00 00 00 03 9F A5 A5
  ];







  samsung,candela_map_table_revA = <

   0 0 0 0
   1 1 1 20
   2 2 2 20
   3 3 3 28
   4 4 4 36
   5 5 5 44
   6 6 6 52
   7 7 7 60
   8 8 8 68
   9 9 9 76
   10 10 10 84
   11 11 11 92
   12 12 12 100
   13 13 13 104
   14 14 14 117
   15 15 15 125
   16 16 16 133
   17 17 17 141
   18 18 18 149
   19 19 19 157
   20 20 20 165
   21 21 21 173
   22 22 22 181
   23 23 23 190
   24 24 24 198
   25 25 25 206
   26 26 26 214
   27 27 27 222
   28 28 28 230
   29 29 29 238
   30 30 30 246
   31 31 31 254
   32 32 32 262
   33 33 33 270
   34 34 34 279
   35 35 35 287
   36 36 36 295
   37 37 37 303
   38 38 38 311
   39 39 39 319
   40 40 40 327
   41 41 41 335
   42 42 42 343
   43 43 43 351
   44 44 44 360
   45 45 45 368
   46 46 46 376
   47 47 47 384
   48 48 48 392
   49 49 49 400
   50 50 50 408
   51 51 51 416
   52 52 52 424
   53 53 53 432
   54 54 54 440
   55 55 55 449
   56 56 56 457
   57 57 57 465
   58 58 58 473
   59 59 59 481
   60 60 60 489
   61 61 61 497
   62 62 62 505
   63 63 63 513
   64 64 64 521
   65 65 65 530
   66 66 66 538
   67 67 67 546
   68 68 68 554
   69 69 69 562
   70 70 70 570
   71 71 71 578
   72 72 72 586
   73 73 73 594
   74 74 74 602
   75 75 75 610
   76 76 76 619
   77 77 77 627
   78 78 78 635
   79 79 79 643
   80 80 80 651
   81 81 81 659
   82 82 82 667
   83 83 83 675
   84 84 84 683
   85 85 85 691
   86 86 86 700
   87 87 87 708
   88 88 88 716
   89 89 89 724
   90 90 90 732
   91 91 91 740
   92 92 92 748
   93 93 93 756
   94 94 94 764
   95 95 95 772
   96 96 96 780
   97 97 97 789
   98 98 98 797
   99 99 99 805
   100 100 100 813
   101 101 101 821
   102 102 102 829
   103 103 103 837
   104 104 104 845
   105 105 105 853
   106 106 106 861
   107 107 107 870
   108 108 108 878
   109 109 109 886
   110 110 110 894
   111 111 111 902
   112 112 112 910
   113 113 113 918
   114 114 114 926
   115 115 115 934
   116 116 116 942
   117 117 117 950
   118 118 118 959
   119 119 119 967
   120 120 120 975
   121 121 121 983
   122 122 122 991
   123 123 123 999
   124 124 124 1007
   125 125 125 1015
   126 126 126 1023
   127 127 127 1031
   128 128 128 1040
   129 129 129 1053
   130 130 130 1067
   131 131 131 1081
   132 132 132 1094
   133 133 133 1108
   134 134 134 1122
   135 135 135 1135
   136 136 136 1149
   137 137 137 1163
   138 138 138 1177
   139 139 139 1190
   140 140 140 1204
   141 141 141 1218
   142 142 142 1231
   143 143 143 1245
   144 144 144 1259
   145 145 145 1272
   146 146 146 1286
   147 147 147 1300
   148 148 148 1314
   149 149 149 1327
   150 150 150 1341
   151 151 151 1355
   152 152 152 1368
   153 153 153 1382
   154 154 154 1396
   155 155 155 1409
   156 156 156 1423
   157 157 157 1437
   158 158 158 1451
   159 159 159 1464
   160 160 160 1478
   161 161 161 1492
   162 162 162 1505
   163 163 163 1519
   164 164 164 1533
   165 165 165 1546
   166 166 166 1560
   167 167 167 1574
   168 168 168 1588
   169 169 169 1601
   170 170 170 1615
   171 171 171 1629
   172 172 172 1642
   173 173 173 1656
   174 174 174 1670
   175 175 175 1683
   176 176 176 1697
   177 177 177 1711
   178 178 178 1725
   179 179 179 1738
   180 180 180 1752
   181 181 181 1766
   182 182 182 1779
   183 183 183 1793
   184 184 184 1807
   185 185 185 1820
   186 186 186 1834
   187 187 187 1848
   188 188 188 1862
   189 189 189 1875
   190 190 190 1889
   191 191 191 1903
   192 192 192 1916
   193 193 193 1930
   194 194 194 1944
   195 195 195 1957
   196 196 196 1971
   197 197 197 1985
   198 198 198 1999
   199 199 199 2012
   200 200 200 2026
   201 201 201 2040
   202 202 202 2053
   203 203 203 2067
   204 204 204 2081
   205 205 205 2094
   206 206 206 2108
   207 207 207 2122
   208 208 208 2136
   209 209 209 2149
   210 210 210 2163
   211 211 211 2177
   212 212 212 2190
   213 213 213 2204
   214 214 214 2218
   215 215 215 2231
   216 216 216 2245
   217 217 217 2259
   218 218 218 2273
   219 219 219 2286
   220 220 220 2300
   221 221 221 2314
   222 222 222 2327
   223 223 223 2341
   224 224 224 2355
   225 225 225 2368
   226 226 226 2382
   227 227 227 2396
   228 228 228 2410
   229 229 229 2423
   230 230 230 2437
   231 231 231 2451
   232 232 232 2464
   233 233 233 2478
   234 234 234 2492
   235 235 235 2505
   236 236 236 2519
   237 237 237 2533
   238 238 238 2547
   239 239 239 2560
   240 240 240 2574
   241 241 241 2588
   242 242 242 2601
   243 243 243 2615
   244 244 244 2629
   245 245 245 2642
   246 246 246 2656
   247 247 247 2670
   248 248 248 2684
   249 249 249 2697
   250 250 250 2711
   251 251 251 2725
   252 252 252 2738
   253 253 253 2752
   254 254 254 2766
   255 255 255 2780
   256 256 256 3220
  >;
 };
};
# 7 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_BS060WKM/dsi_panel_S6D7AT0B01_BS060WKM_hdp_video.dtsi" 1
# 18 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_BS060WKM/dsi_panel_S6D7AT0B01_BS060WKM_hdp_video.dtsi"
&mdss_mdp {
 ss_dsi_panel_S6D7AT0B01_BS060WKM_HDP: ss_dsi_panel_S6D7AT0B01_BS060WKM_HDP {
  qcom,mdss-dsi-panel-name = "ss_dsi_panel_S6D7AT0B01_BS060WKM_HDP";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1480>;
  qcom,mdss-dsi-h-front-porch = <83>;
  qcom,mdss-dsi-h-back-porch = <100>;
  qcom,mdss-dsi-h-pulse-width = <8>;
  qcom,mdss-dsi-v-back-porch = <8>;
  qcom,mdss-dsi-v-front-porch = <56>;
  qcom,mdss-dsi-v-pulse-width = <8>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-timings = [94 20 14 00 46 48 1A 24 18 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1D>;
  qcom,mdss-dsi-on-command = [

   39 00 00 00 00 00 03 F0 5A 5A
   39 00 00 00 00 00 03 FC 5A 5A
   39 00 00 00 00 00 03 9F 5A 5A
   39 00 00 00 00 00 02 71 0A
   39 00 00 00 00 00 07 73 B0 2E 10 01 54 00
   39 00 00 00 00 00 05 B1 11 22 01 10
   39 00 00 00 00 00 11 B3 01 B9 07 70 1C 68 08 08 07 80 00 E1 00 E1 00 E1
   39 00 00 00 00 00 58 BA 01 00 18 00 18 00 18 8C 02 58 08 84 00 43 03 45 C0 00 A0 00 00 00 01 20 01 10 C2 89 50 2C 99 46 46 00 01 A1 56 01 2D 34 38 42 47 4B 50 56 FF FF FF FF FF FF FF FF 28 30 40 58 74 80 91 FF FF FF FF FF FF FF FF 00 00 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   39 00 00 00 00 00 05 BB 21 68 00 00
   39 00 00 00 00 00 2D EC 00 00 00 00 05 05 14 14 15 15 0A 0A 06 06 0F 0F 0D 0D 07 07 00 00 00 00 00 00 04 04 14 14 15 15 0A 0A 06 06 0E 0E 0C 0C 07 07 00 00
   39 00 00 00 00 00 47 ED 35 00 69 05 00 20 00 36 00 69 0A 00 00 00 F1 01 00 00 00 46 40 43 01 25 20 00 60 20 44 01 10 10 00 A0 20 94 29 00 00 00 A0 D0 40 41 10 10 22 C8 00 E0 0D 00 00 00 E0 00 40 00 80 28 40 08 80 E8 04 78 00 00 00 F0
   39 00 00 00 00 00 4A EE 1A F1 03 0E 11 06 00 00 6D 1A F2 03 0E 11 06 00 00 4E 1A F3 03 0E 11 06 00 00 2F 1A F4 03 0E 11 06 00 00 10 11 06 00 00 00 26 00 00 A8 11 07 00 00 00 26 00 00 89 3A 04 0F 5C 00 04 00 00 34 3A 05 0F 5C 00 04 00 00 0C 0F
   39 00 00 00 00 00 3C EF 00 30 30 30 3F 0C 40 76 76 10 13 09 80 00 08 70 00 00 00 48 00 00 00 00 00 00 00 00 00 00 00 77 00 00 07 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 07 08 00 00 00 00 00 00 00 00
   39 00 00 00 00 00 1B F2 48 22 33 33 E3 44 43 00 01 00 00 0D 8C 00 80 00 A6 1E 08 03 34 02 00 00 00 00
   39 00 00 00 00 00 02 B0 02
   39 00 00 00 00 00 17 F4 3F 11 91 D6 D6 05 2A 12 BD 55 59 3B 10 55 15 26 FA 00 00 00 00 00
   39 00 00 00 00 00 34 F9 88 08 80 C0 C0 04 7A 00 0D C0 94 1C 60 A0 60 A0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 77 00 00 00 00
   39 00 00 00 00 00 13 FE 02 00 01 4C 00 00 00 60 00 03 00 00 00 00 00 00 00 00
   39 00 00 00 00 00 10 C0 03 08 29 01 00 80 01 24 0F FF 30 40 86 DA 8E
   39 00 00 00 00 00 25 C1 E5 A6 80 25 66 A7 A7 AC B3 B3 B3 B3 BA BD BF BF C4 D6 E8 FF 88 96 A5 B4 BE C8 CD D0 D3 D7 DF E6 EA F0 F5 FF
   39 00 00 00 00 00 18 C8 00 24 00 41 3A 00 00 00 B0 02 00 00 00 85 48 00 00 00 00 00 00 40 4B
   39 00 00 00 00 00 23 E8 05 1B 26 21 27 2D 2C 2D 32 36 36 34 2D 2B 28 2D 2F 05 1B 26 21 27 2D 2C 2D 32 2E 2A 2C 2D 2B 28 2D 2F
   39 00 00 00 00 00 65 E9 00 00 00 04 00 0D 00 1C 00 2B 00 3B 00 49 00 59 00 79 00 96 00 D0 01 0B 01 48 01 D1 02 4E 02 CC 03 0E 03 53 03 95 03 B9 03 DC 03 ED 03 F4 03 F7 03 FC 00 00 00 04 00 0D 00 1C 00 2B 00 3B 00 49 00 59 00 79 00 96 00 D0 01 0B 01 48 01 D1 02 4E 02 CC 03 0E 03 53 03 95 03 B9 03 DC 03 ED 03 F4 03 F7 03 FC
   39 00 00 00 00 00 65 EA 00 00 00 04 00 0C 00 1B 00 2A 00 3A 00 47 00 56 00 76 00 92 00 CB 01 05 01 3F 01 C4 02 3F 02 B8 02 F7 03 39 03 7B 03 9B 03 BE 03 CF 03 D7 03 DB 03 E0 00 00 00 04 00 0C 00 1B 00 2A 00 3A 00 47 00 56 00 76 00 92 00 CB 01 05 01 3F 01 C4 02 3F 02 B8 02 F7 03 39 03 7B 03 9B 03 BE 03 CF 03 D7 03 DB 03 E0
   39 00 00 00 00 00 65 EB 00 00 00 04 00 0B 00 19 00 27 00 37 00 44 00 52 00 72 00 8E 00 C6 00 FF 01 38 01 BC 02 35 02 AD 02 ED 03 2F 03 72 03 93 03 B7 03 C9 03 D2 03 D7 03 EF 00 00 00 04 00 0B 00 19 00 27 00 37 00 44 00 52 00 72 00 8E 00 C6 00 FF 01 38 01 BC 02 35 02 AD 02 ED 03 2F 03 72 03 93 03 B7 03 C9 03 D2 03 D7 03 EF
   39 00 00 00 00 00 03 51 FF F1
   39 00 00 00 00 00 02 53 24
   39 00 00 00 00 00 02 55 00
   39 00 00 00 00 00 02 11 00
   39 00 00 00 00 00 03 F0 A5 A5
   39 00 00 00 00 00 03 FC A5 A5
   39 01 00 00 5C 00 03 9F A5 A5

  ];
  qcom,mdss-dsi-off-command = [

   39 00 00 00 00 00 03 9F 5A 5A
   39 00 00 00 00 00 02 28 00
   39 00 00 00 00 00 02 10 00
   39 01 00 00 64 00 03 9F A5 A5
  ];

  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <256>;
  qcom,mdss-brightness-max-level = <256>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;


  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-pixel-packing = "loose";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-panel-framerate = <60>;

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-pan-physical-width-dimension = <66>;
  qcom,mdss-pan-physical-height-dimension = <137>;
  qcom,mdss-dsi-rx-eot-ignore;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-reset-sequence = <1 15>, <0 1>, <1 5>;
  qcom,mdss-dsi-init-delay-us = <1000>;
# 127 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_BS060WKM/dsi_panel_S6D7AT0B01_BS060WKM_hdp_video.dtsi"
  samsung,panel-vendor = "BOE";
  samsung,tft-common-support;
  samsung,enter_hbm_lux = <20000>;

  qcom,mdss-dsi-force-clock-lane-hs;

  samsung,support_factory_panel_swap;

  samsung,packet_size_tx_cmds_revA = [
   37 01 00 00 00 00 02 07 00
  ];

  samsung,display_on_tx_cmds_revA = [
   39 00 00 00 00 00 03 9F 5A 5A
   39 00 00 00 00 00 02 29 00
   39 01 00 00 11 00 03 9F A5 A5
  ];

  samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];







  samsung,reg_read_pos_tx_cmds_revA = [
   15 01 00 00 00 00 02 B0 00
  ];
  samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
  samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
  samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];

  samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];

  samsung,tft_pwm_tx_cmds_revA=[
   39 01 00 00 00 00 03 51 FF FF
  ];

  samsung,level1_key_enable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
  ];
  samsung,level1_key_disable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 A5 A5
  ];
  samsung,level2_key_enable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F1 5A 5A
  ];
  samsung,level2_key_disable_tx_cmds_revA = [
   39 01 00 00 00 00 03 F1 A5 A5
  ];

  samsung,cabc_on_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
   39 01 00 00 00 00 03 FC 5A 5A
   39 01 00 00 00 00 03 9F 5A 5A

   39 01 00 00 00 00 02 55 02

   39 01 00 00 00 00 03 F0 A5 A5
   39 01 00 00 00 00 03 FC A5 A5
   39 01 00 00 00 00 03 9F A5 A5
  ];
  samsung,cabc_off_tx_cmds_revA = [
   39 01 00 00 00 00 03 F0 5A 5A
   39 01 00 00 00 00 03 FC 5A 5A
   39 01 00 00 00 00 03 9F 5A 5A

   39 01 00 00 00 00 02 55 00

   39 01 00 00 00 00 03 F0 A5 A5
   39 01 00 00 00 00 03 FC A5 A5
   39 01 00 00 00 00 03 9F A5 A5
  ];







  samsung,candela_map_table_revA = <

   0 0 0 0
   1 1 1 15
   2 2 2 15
   3 3 3 22
   4 4 4 29
   5 5 5 37
   6 6 6 44
   7 7 7 51
   8 8 8 59
   9 9 9 66
   10 10 10 73
   11 11 11 81
   12 12 12 88
   13 13 13 95
   14 14 14 103
   15 15 15 110
   16 16 16 117
   17 17 17 125
   18 18 18 132
   19 19 19 139
   20 20 20 147
   21 21 21 154
   22 22 22 161
   23 23 23 169
   24 24 24 176
   25 25 25 183
   26 26 26 191
   27 27 27 198
   28 28 28 205
   29 29 29 213
   30 30 30 220
   31 31 31 227
   32 32 32 235
   33 33 33 242
   34 34 34 249
   35 35 35 257
   36 36 36 264
   37 37 37 271
   38 38 38 279
   39 39 39 286
   40 40 40 293
   41 41 41 301
   42 42 42 308
   43 43 43 315
   44 44 44 323
   45 45 45 330
   46 46 46 338
   47 47 47 345
   48 48 48 352
   49 49 49 360
   50 50 50 367
   51 51 51 374
   52 52 52 382
   53 53 53 389
   54 54 54 396
   55 55 55 404
   56 56 56 411
   57 57 57 418
   58 58 58 426
   59 59 59 433
   60 60 60 440
   61 61 61 448
   62 62 62 455
   63 63 63 462
   64 64 64 470
   65 65 65 477
   66 66 66 484
   67 67 67 492
   68 68 68 499
   69 69 69 506
   70 70 70 514
   71 71 71 521
   72 72 72 528
   73 73 73 536
   74 74 74 543
   75 75 75 550
   76 76 76 558
   77 77 77 565
   78 78 78 572
   79 79 79 580
   80 80 80 587
   81 81 81 594
   82 82 82 602
   83 83 83 609
   84 84 84 616
   85 85 85 624
   86 86 86 631
   87 87 87 639
   88 88 88 646
   89 89 89 653
   90 90 90 661
   91 91 91 668
   92 92 92 675
   93 93 93 683
   94 94 94 690
   95 95 95 697
   96 96 96 705
   97 97 97 712
   98 98 98 719
   99 99 99 727
   100 100 100 734
   101 101 101 741
   102 102 102 749
   103 103 103 756
   104 104 104 763
   105 105 105 771
   106 106 106 778
   107 107 107 785
   108 108 108 793
   109 109 109 800
   110 110 110 807
   111 111 111 815
   112 112 112 822
   113 113 113 829
   114 114 114 837
   115 115 115 844
   116 116 116 851
   117 117 117 859
   118 118 118 866
   119 119 119 873
   120 120 120 881
   121 121 121 888
   122 122 122 895
   123 123 123 903
   124 124 124 910
   125 125 125 917
   126 126 126 925
   127 127 127 932
   128 128 128 940
   129 129 129 952
   130 130 130 964
   131 131 131 976
   132 132 132 988
   133 133 133 1000
   134 134 134 1012
   135 135 135 1024
   136 136 136 1036
   137 137 137 1048
   138 138 138 1060
   139 139 139 1072
   140 140 140 1084
   141 141 141 1096
   142 142 142 1108
   143 143 143 1120
   144 144 144 1132
   145 145 145 1144
   146 146 146 1156
   147 147 147 1168
   148 148 148 1180
   149 149 149 1192
   150 150 150 1205
   151 151 151 1217
   152 152 152 1229
   153 153 153 1241
   154 154 154 1253
   155 155 155 1265
   156 156 156 1277
   157 157 157 1289
   158 158 158 1301
   159 159 159 1313
   160 160 160 1325
   161 161 161 1337
   162 162 162 1349
   163 163 163 1361
   164 164 164 1373
   165 165 165 1385
   166 166 166 1397
   167 167 167 1409
   168 168 168 1421
   169 169 169 1433
   170 170 170 1445
   171 171 171 1458
   172 172 172 1470
   173 173 173 1482
   174 174 174 1494
   175 175 175 1506
   176 176 176 1518
   177 177 177 1530
   178 178 178 1542
   179 179 179 1554
   180 180 180 1566
   181 181 181 1578
   182 182 182 1590
   183 183 183 1602
   184 184 184 1614
   185 185 185 1626
   186 186 186 1638
   187 187 187 1650
   188 188 188 1662
   189 189 189 1674
   190 190 190 1686
   191 191 191 1698
   192 192 192 1711
   193 193 193 1723
   194 194 194 1735
   195 195 195 1747
   196 196 196 1759
   197 197 197 1771
   198 198 198 1783
   199 199 199 1795
   200 200 200 1807
   201 201 201 1819
   202 202 202 1831
   203 203 203 1843
   204 204 204 1855
   205 205 205 1867
   206 206 206 1879
   207 207 207 1891
   208 208 208 1903
   209 209 209 1915
   210 210 210 1927
   211 211 211 1939
   212 212 212 1951
   213 213 213 1964
   214 214 214 1976
   215 215 215 1988
   216 216 216 2000
   217 217 217 2012
   218 218 218 2024
   219 219 219 2036
   220 220 220 2048
   221 221 221 2060
   222 222 222 2072
   223 223 223 2084
   224 224 224 2096
   225 225 225 2108
   226 226 226 2120
   227 227 227 2132
   228 228 228 2144
   229 229 229 2156
   230 230 230 2168
   231 231 231 2180
   232 232 232 2192
   233 233 233 2204
   234 234 234 2217
   235 235 235 2229
   236 236 236 2241
   237 237 237 2253
   238 238 238 2265
   239 239 239 2277
   240 240 240 2289
   241 241 241 2301
   242 242 242 2313
   243 243 243 2325
   244 244 244 2337
   245 245 245 2349
   246 246 246 2361
   247 247 247 2373
   248 248 248 2385
   249 249 249 2397
   250 250 250 2409
   251 251 251 2421
   252 252 252 2433
   253 253 253 2445
   254 254 254 2457
   255 255 255 2470
   256 256 256 2890
  >;
 };
};
# 8 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/HX83102D_BS060WKM/dsi_panel_HX83102D_BS060WKM_hdp_video.dtsi" 1
# 18 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/HX83102D_BS060WKM/dsi_panel_HX83102D_BS060WKM_hdp_video.dtsi"
&mdss_mdp {
 ss_dsi_panel_HX83102D_BS060WKM_HDP: ss_dsi_panel_HX83102D_BS060WKM_HDP {
  qcom,mdss-dsi-panel-name = "ss_dsi_panel_HX83102D_BS060WKM_HDP";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-width = <720>;
  qcom,mdss-dsi-panel-height = <1480>;
  qcom,mdss-dsi-h-front-porch = <80>;
  qcom,mdss-dsi-h-back-porch = <62>;
  qcom,mdss-dsi-h-pulse-width = <62>;
  qcom,mdss-dsi-v-back-porch = <10>;
  qcom,mdss-dsi-v-front-porch = <38>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-timings = [94 20 14 00 46 48 1A 24 18 03 04 00];
  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1D>;
  qcom,mdss-dsi-on-command = [

   39 00 00 00 00 00 04 B9 83 10 2D
   39 00 00 00 00 00 0C B1 20 00 25 25 11 77 07 1B 08 08 08
   39 00 00 00 00 00 0F B2 00 00 05 C8 00 0A 26 48 11 00 00 00 F4 20
   39 00 00 00 00 00 0f B4 4A 48 4A 48 4A 48 4A 48 03 FF 01 20 00 FF
   39 00 00 00 00 00 02 CC 02
   39 00 00 00 00 00 29 D3 22 00 3C 03 00 14 00 13 00 22 23 02 02 00 00 32 10 09 00 09 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 17 00 00
   39 00 00 00 00 00 2D D5 18 18 18 18 18 18 18 18 21 20 21 20 3A 3A 3A 3A 19 19 19 19 18 18 18 18 39 39 39 39 03 02 03 02 01 00 01 00 3A 3A 3A 3A 18 18 18 18
   39 00 00 00 00 00 2D D6 18 18 18 18 18 18 18 18 20 21 20 21 19 19 19 19 3A 3A 3A 3A 18 18 18 18 39 39 39 39 00 01 00 01 02 03 02 03 3A 3A 3A 3A 18 18 18 18
   39 00 00 00 00 00 18 E7 FF 0F 00 00 23 23 0F 0F 1E 16 1A 91 00 91 00 00 00 00 00 00 17 10 68
   39 00 00 00 00 00 02 BD 01
   39 00 00 00 00 00 08 E7 02 39 01 69 0E 4A 0F
   39 00 00 00 00 00 02 BD 02
   39 00 00 00 00 00 19 E7 01 04 00 00 02 00 23 00 02 01 00 00 00 00 00 00 00 00 00 00 00 00 00 00
   39 00 00 00 00 00 02 BD 00
   39 00 00 00 00 00 04 B6 1C 1C E0
   39 00 00 00 00 00 2F E0 00 08 15 1E 27 4A 62 69 70 6C 86 8B 90 9F 9D A4 AC BC BA 5B 62 6D 7F 00 08 15 1E 27 4A 62 69 70 6C 86 8B 90 9F 9D A4 AC BC BA 5B 62 6D 7F
   39 00 00 00 00 00 03 B0 00 20
   39 00 00 00 00 00 06 CB 00 13 00 02 C4
   39 00 00 00 00 00 14 BA 70 23 A8 9B B2 80 80 01 10 00 00 00 08 3D 82 77 04 01 00
   39 00 00 00 00 00 08 BF FC 00 25 9C F6 00 45
   39 00 00 00 00 00 02 BD 01
   39 00 00 00 00 00 04 B1 01 9B 01
   39 00 00 00 00 00 02 CB 01
   39 00 00 00 00 00 04 D3 01 40 39
   39 00 00 00 00 00 02 BD 02
   39 00 00 00 00 00 09 B4 C2 00 33 00 33 88 B3 00
   39 00 00 00 00 00 04 B1 7F 07 FF
   39 00 00 00 00 00 02 BD 00
   39 00 00 00 00 00 0D D8 AA AA AA FF FA A0 AA AA AA FF FA A0
   39 00 00 00 00 00 02 BD 01
   39 00 00 00 00 00 19 D8 AA AA AF AA AA A0 AA AA AF AA AA A0 AA AA AF AA AA A0 AA AA AF AA AA A0
   39 00 00 00 00 00 02 BD 02
   39 00 00 00 00 00 0D D8 AA AA AF AA AA A0 AA AA AF AA AA A0
   39 00 00 00 00 00 02 BD 03
   39 00 00 00 00 00 19 D8 AA AA AA AA AF F0 AA AA AF AA AA F0 AA FF FF FF FF F0 AA AA AF AA AA F0
   39 00 00 00 00 00 02 BD 00
   39 00 00 00 00 00 03 51 0F FF
   39 00 00 00 00 00 02 53 24
   39 00 00 00 00 00 02 55 00
   39 00 00 00 00 00 05 C9 04 19 64 00
   05 01 00 00 00 00 02 11 00
  ];
  qcom,mdss-dsi-off-command = [





   05 01 00 00 25 00 02 10 00
  ];

  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <256>;
  qcom,mdss-brightness-max-level = <256>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";
  qcom,mdss-dsi-h-sync-pulse = <1>;


  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode = "burst_mode";
  qcom,mdss-dsi-pixel-packing = "loose";
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-color-order = <0>;
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-panel-framerate = <60>;

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-pan-physical-width-dimension = <66>;
  qcom,mdss-pan-physical-height-dimension = <137>;
  qcom,mdss-dsi-rx-eot-ignore;
  qcom,mdss-dsi-tx-eot-append;
  qcom,mdss-dsi-reset-sequence = <1 5>, <0 1>, <1 50>;
  qcom,mdss-dsi-init-delay-us = <1000>;
# 136 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/HX83102D_BS060WKM/dsi_panel_HX83102D_BS060WKM_hdp_video.dtsi"
  samsung,panel-vendor = "BOE";
  samsung,tft-common-support;
  samsung,enter_hbm_lux = <20000>;

  qcom,mdss-dsi-force-clock-lane-hs;

  samsung,packet_size_tx_cmds_revA = [
   37 01 00 00 00 00 02 07 00
  ];

  samsung,display_on_tx_cmds_revA = [
   39 00 00 00 00 00 03 51 0F FF
   39 00 00 00 00 00 02 53 24
   05 01 00 00 00 00 02 29 00
  ];

  samsung,display_off_tx_cmds_revA = [05 01 00 00 00 00 02 28 00];







  samsung,reg_read_pos_tx_cmds_revA = [
   15 01 00 00 00 00 02 B0 00
  ];
  samsung,manufacture_id0_rx_cmds_revA = [06 01 00 00 00 00 01 da 01 00];
  samsung,manufacture_id1_rx_cmds_revA = [06 01 00 00 00 00 01 db 01 00];
  samsung,manufacture_id2_rx_cmds_revA = [06 01 00 00 00 00 01 dc 01 00];

  samsung,mtp_read_sysfs_rx_cmds_revA = [06 01 00 00 00 00 01 00 00 00];

  samsung,tft_pwm_tx_cmds_revA=[
   39 01 00 00 00 00 03 51 FF FF
  ];

  samsung,cabc_on_tx_cmds_revA = [
   39 01 00 00 00 00 02 55 01
  ];
  samsung,cabc_off_tx_cmds_revA = [
   39 01 00 00 00 00 02 55 00
  ];






  samsung,candela_map_table_revA = <

   0 0 0 0
   1 1 1 15
   2 2 2 15
   3 3 3 22
   4 4 4 29
   5 5 5 37
   6 6 6 44
   7 7 7 51
   8 8 8 59
   9 9 9 66
   10 10 10 73
   11 11 11 81
   12 12 12 88
   13 13 13 95
   14 14 14 103
   15 15 15 110
   16 16 16 117
   17 17 17 125
   18 18 18 132
   19 19 19 139
   20 20 20 147
   21 21 21 154
   22 22 22 161
   23 23 23 169
   24 24 24 176
   25 25 25 183
   26 26 26 191
   27 27 27 198
   28 28 28 205
   29 29 29 213
   30 30 30 220
   31 31 31 227
   32 32 32 235
   33 33 33 242
   34 34 34 249
   35 35 35 257
   36 36 36 264
   37 37 37 271
   38 38 38 279
   39 39 39 286
   40 40 40 293
   41 41 41 301
   42 42 42 308
   43 43 43 315
   44 44 44 323
   45 45 45 330
   46 46 46 338
   47 47 47 345
   48 48 48 352
   49 49 49 360
   50 50 50 367
   51 51 51 374
   52 52 52 382
   53 53 53 389
   54 54 54 396
   55 55 55 404
   56 56 56 411
   57 57 57 418
   58 58 58 426
   59 59 59 433
   60 60 60 440
   61 61 61 448
   62 62 62 455
   63 63 63 462
   64 64 64 470
   65 65 65 477
   66 66 66 484
   67 67 67 492
   68 68 68 499
   69 69 69 506
   70 70 70 514
   71 71 71 521
   72 72 72 528
   73 73 73 536
   74 74 74 543
   75 75 75 550
   76 76 76 558
   77 77 77 565
   78 78 78 572
   79 79 79 580
   80 80 80 587
   81 81 81 594
   82 82 82 602
   83 83 83 609
   84 84 84 616
   85 85 85 624
   86 86 86 631
   87 87 87 639
   88 88 88 646
   89 89 89 653
   90 90 90 661
   91 91 91 668
   92 92 92 675
   93 93 93 683
   94 94 94 690
   95 95 95 697
   96 96 96 705
   97 97 97 712
   98 98 98 719
   99 99 99 727
   100 100 100 734
   101 101 101 741
   102 102 102 749
   103 103 103 756
   104 104 104 763
   105 105 105 771
   106 106 106 778
   107 107 107 785
   108 108 108 793
   109 109 109 800
   110 110 110 807
   111 111 111 815
   112 112 112 822
   113 113 113 829
   114 114 114 837
   115 115 115 844
   116 116 116 851
   117 117 117 859
   118 118 118 866
   119 119 119 873
   120 120 120 881
   121 121 121 888
   122 122 122 895
   123 123 123 903
   124 124 124 910
   125 125 125 917
   126 126 126 925
   127 127 127 932
   128 128 128 940
   129 129 129 952
   130 130 130 964
   131 131 131 976
   132 132 132 988
   133 133 133 1000
   134 134 134 1012
   135 135 135 1024
   136 136 136 1036
   137 137 137 1048
   138 138 138 1060
   139 139 139 1072
   140 140 140 1084
   141 141 141 1096
   142 142 142 1108
   143 143 143 1120
   144 144 144 1132
   145 145 145 1144
   146 146 146 1156
   147 147 147 1168
   148 148 148 1180
   149 149 149 1192
   150 150 150 1205
   151 151 151 1217
   152 152 152 1229
   153 153 153 1241
   154 154 154 1253
   155 155 155 1265
   156 156 156 1277
   157 157 157 1289
   158 158 158 1301
   159 159 159 1313
   160 160 160 1325
   161 161 161 1337
   162 162 162 1349
   163 163 163 1361
   164 164 164 1373
   165 165 165 1385
   166 166 166 1397
   167 167 167 1409
   168 168 168 1421
   169 169 169 1433
   170 170 170 1445
   171 171 171 1458
   172 172 172 1470
   173 173 173 1482
   174 174 174 1494
   175 175 175 1506
   176 176 176 1518
   177 177 177 1530
   178 178 178 1542
   179 179 179 1554
   180 180 180 1566
   181 181 181 1578
   182 182 182 1590
   183 183 183 1602
   184 184 184 1614
   185 185 185 1626
   186 186 186 1638
   187 187 187 1650
   188 188 188 1662
   189 189 189 1674
   190 190 190 1686
   191 191 191 1698
   192 192 192 1711
   193 193 193 1723
   194 194 194 1735
   195 195 195 1747
   196 196 196 1759
   197 197 197 1771
   198 198 198 1783
   199 199 199 1795
   200 200 200 1807
   201 201 201 1819
   202 202 202 1831
   203 203 203 1843
   204 204 204 1855
   205 205 205 1867
   206 206 206 1879
   207 207 207 1891
   208 208 208 1903
   209 209 209 1915
   210 210 210 1927
   211 211 211 1939
   212 212 212 1951
   213 213 213 1964
   214 214 214 1976
   215 215 215 1988
   216 216 216 2000
   217 217 217 2012
   218 218 218 2024
   219 219 219 2036
   220 220 220 2048
   221 221 221 2060
   222 222 222 2072
   223 223 223 2084
   224 224 224 2096
   225 225 225 2108
   226 226 226 2120
   227 227 227 2132
   228 228 228 2144
   229 229 229 2156
   230 230 230 2168
   231 231 231 2180
   232 232 232 2192
   233 233 233 2204
   234 234 234 2217
   235 235 235 2229
   236 236 236 2241
   237 237 237 2253
   238 238 238 2265
   239 239 239 2277
   240 240 240 2289
   241 241 241 2301
   242 242 242 2313
   243 243 243 2325
   244 244 244 2337
   245 245 245 2349
   246 246 246 2361
   247 247 247 2373
   248 248 248 2385
   249 249 249 2397
   250 250 250 2409
   251 251 251 2421
   252 252 252 2433
   253 253 253 2445
   254 254 254 2457
   255 255 255 2470
   256 256 256 2890
  >;
 };
};
# 9 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/PBA_BOOTING/dsi_panel_PBA_BOOTING_fhd_video.dtsi" 1
# 20 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/PBA_BOOTING/dsi_panel_PBA_BOOTING_fhd_video.dtsi"
&mdss_mdp {
 ss_dsi_panel_PBA_BOOTING_FHD: ss_dsi_panel_PBA_BOOTING_FHD {
  qcom,mdss-dsi-panel-name = "ss_dsi_panel_PBA_BOOTING_FHD";
  label = "ss_dsi_panel_PBA_BOOTING_FHD";
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-panel-width = <1080>;
  qcom,mdss-dsi-panel-height = <1920>;
  qcom,mdss-dsi-t-clk-pre = <0x2E>;
  qcom,mdss-dsi-t-clk-post = <0x0D>;
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-panel-clockrate = <850000000>;

  qcom,mdss-dsi-panel-timings = [e2 36 24 00 66 68 28 38 2a 03 04 00];
  qcom,mdss-dsi-panel-timings-phy-v2 = [
      23 1f 07 09 05 03 04 a0
      23 1f 07 09 05 03 04 a0
      23 1f 07 09 05 03 04 a0
      23 1f 07 09 05 03 04 a0
      23 19 08 08 05 03 04 a0
  ];

  qcom,mdss-dsi-h-pulse-width = <12>;
  qcom,mdss-dsi-h-back-porch = <36>;
  qcom,mdss-dsi-h-front-porch = <92>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-v-back-porch = <7>;
  qcom,mdss-dsi-v-front-porch = <7>;

  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <0>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-underflow-color = <0xFF>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";

  qcom,mdss-dsi-bl-min-level = <0>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-brightness-max-level = <255>;
  qcom,mdss-dsi-interleave-mode = <0>;
  qcom,mdss-dsi-panel-type = "dsi_video_mode";

  qcom,mdss-dsi-h-sync-pulse = <0>;

  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-traffic-mode= "burst_mode";

  qcom,mdss-dsi-pixel-packing = "loose";

  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-color-order = "rgb_swap_rgb";
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-lane-1-state;
  qcom,mdss-dsi-lane-2-state;
  qcom,mdss-dsi-lane-3-state;

  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-dma-trigger = "trigger_sw";

  qcom,mdss-dsi-on-command = [
   39 01 00 00 78 00 02 11 00
  ];
  qcom,mdss-dsi-on-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-off-command = [
   05 01 00 00 24 00 02 28 00
   05 01 00 00 78 00 02 10 00
  ];
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";

  qcom,mdss-pan-physical-width-dimension = <75>;
  qcom,mdss-pan-physical-height-dimension = <132>;

  qcom,mdss-dsi-reset-sequence = <1 5>, <0 5>, <1 10>;





  qcom,mdss-dsi-lp11-init;
  qcom,mdss-dsi-init-delay-us = <1000>;

  qcom,mdss-dsi-rx-eot-ignore;
  qcom,mdss-dsi-tx-eot-append;
# 170 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/PBA_BOOTING/dsi_panel_PBA_BOOTING_fhd_video.dtsi"
  qcom,mdss-dsi-force-clock-lane-hs;






  samsung,candela_map_table_revA = <

   0 0 2 5
   1 2 2 6
   2 3 3 7
   3 4 4 8
   4 5 5 9
   5 6 6 10
   6 7 7 11
   7 8 8 12
   8 9 9 13
   9 10 10 14
   10 11 11 15
   11 12 12 16
   12 13 13 17
   13 14 14 19
   14 15 15 20
   15 16 16 21
   16 17 17 22
   17 18 18 24
   18 19 19 25
   19 20 20 27
   20 21 21 29
   21 22 22 30
   22 23 24 32
   23 25 26 34
   24 27 28 37
   25 29 29 39
   26 30 32 41
   27 33 34 44
   28 35 36 47
   29 37 38 50
   30 39 40 53
   31 41 43 56
   32 44 46 60
   33 47 49 64
   34 50 52 68
   35 53 56 72
   36 57 59 77
   37 60 63 82
   38 64 67 87
   39 68 71 93
   40 72 76 98
   41 77 80 105
   42 81 86 111
   43 87 91 119
   44 92 97 126
   45 98 104 134
   46 105 110 143
   47 111 118 152
   48 119 125 162
   49 126 133 172
   50 134 142 183
   51 143 150 195
   52 151 160 207
   53 161 170 220
   54 171 181 234
   55 182 193 249
   56 194 205 265
   57 206 218 282
   58 219 230 300
   59 231 242 316
   60 243 254 333
   61 255 255 360
  >;
 };
};
# 10 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2


# 1 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_PM6003XB1/dsi_panel_S6D7AT0B01_PM6003XB1_hdp_video_J4Core.dtsi" 1
# 18 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_PM6003XB1/dsi_panel_S6D7AT0B01_PM6003XB1_hdp_video_J4Core.dtsi"
&mdss_mdp {
 ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP: ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP {





  samsung,candela_map_table_revA = <


   0 0 0 0
   1 1 1 0
   2 2 2 20
   3 3 3 28
   4 4 4 36
   5 5 5 44
   6 6 6 52
   7 7 7 60
   8 8 8 68
   9 9 9 76
   10 10 10 84
   11 11 11 92
   12 12 12 100
   13 13 13 104
   14 14 14 111
   15 15 15 118
   16 16 16 125
   17 17 17 132
   18 18 18 139
   19 19 19 146
   20 20 20 153
   21 21 21 160
   22 22 22 167
   23 23 23 174
   24 24 24 181
   25 25 25 188
   26 26 26 195
   27 27 27 202
   28 28 28 209
   29 29 29 216
   30 30 30 223
   31 31 31 230
   32 32 32 237
   33 33 33 244
   34 34 34 251
   35 35 35 258
   36 36 36 265
   37 37 37 272
   38 38 38 279
   39 39 39 286
   40 40 40 293
   41 41 41 300
   42 42 42 307
   43 43 43 314
   44 44 44 321
   45 45 45 328
   46 46 46 335
   47 47 47 342
   48 48 48 349
   49 49 49 356
   50 50 50 363
   51 51 51 370
   52 52 52 377
   53 53 53 384
   54 54 54 391
   55 55 55 398
   56 56 56 405
   57 57 57 412
   58 58 58 419
   59 59 59 426
   60 60 60 433
   61 61 61 440
   62 62 62 447
   63 63 63 454
   64 64 64 461
   65 65 65 468
   66 66 66 475
   67 67 67 482
   68 68 68 489
   69 69 69 496
   70 70 70 503
   71 71 71 510
   72 72 72 517
   73 73 73 524
   74 74 74 531
   75 75 75 538
   76 76 76 545
   77 77 77 552
   78 78 78 559
   79 79 79 566
   80 80 80 573
   81 81 81 580
   82 82 82 587
   83 83 83 594
   84 84 84 601
   85 85 85 608
   86 86 86 615
   87 87 87 622
   88 88 88 629
   89 89 89 636
   90 90 90 643
   91 91 91 650
   92 92 92 657
   93 93 93 664
   94 94 94 671
   95 95 95 678
   96 96 96 685
   97 97 97 692
   98 98 98 699
   99 99 99 706
   100 100 100 713
   101 101 101 720
   102 102 102 727
   103 103 103 734
   104 104 104 741
   105 105 105 748
   106 106 106 755
   107 107 107 762
   108 108 108 769
   109 109 109 776
   110 110 110 783
   111 111 111 790
   112 112 112 798
   113 113 113 806
   114 114 114 814
   115 115 115 822
   116 116 116 830
   117 117 117 838
   118 118 118 846
   119 119 119 854
   120 120 120 862
   121 121 121 870
   122 122 122 878
   123 123 123 886
   124 124 124 894
   125 125 125 902
   126 126 126 910
   127 127 127 918
   128 128 128 926
   129 129 129 936
   130 130 130 946
   131 131 131 956
   132 132 132 966
   133 133 133 976
   134 134 134 986
   135 135 135 996
   136 136 136 1006
   137 137 137 1016
   138 138 138 1026
   139 139 139 1036
   140 140 140 1046
   141 141 141 1056
   142 142 142 1066
   143 143 143 1076
   144 144 144 1086
   145 145 145 1096
   146 146 146 1106
   147 147 147 1116
   148 148 148 1126
   149 149 149 1136
   150 150 150 1146
   151 151 151 1156
   152 152 152 1167
   153 153 153 1178
   154 154 154 1189
   155 155 155 1200
   156 156 156 1211
   157 157 157 1222
   158 158 158 1233
   159 159 159 1244
   160 160 160 1255
   161 161 161 1266
   162 162 162 1277
   163 163 163 1288
   164 164 164 1299
   165 165 165 1310
   166 166 166 1321
   167 167 167 1332
   168 168 168 1343
   169 169 169 1354
   170 170 170 1365
   171 171 171 1376
   172 172 172 1387
   173 173 173 1398
   174 174 174 1409
   175 175 175 1420
   176 176 176 1431
   177 177 177 1442
   178 178 178 1453
   179 179 179 1464
   180 180 180 1475
   181 181 181 1486
   182 182 182 1497
   183 183 183 1508
   184 184 184 1519
   185 185 185 1530
   186 186 186 1541
   187 187 187 1552
   188 188 188 1563
   189 189 189 1574
   190 190 190 1585
   191 191 191 1596
   192 192 192 1607
   193 193 193 1618
   194 194 194 1629
   195 195 195 1640
   196 196 196 1651
   197 197 197 1662
   198 198 198 1673
   199 199 199 1684
   200 200 200 1695
   201 201 201 1706
   202 202 202 1717
   203 203 203 1728
   204 204 204 1739
   205 205 205 1750
   206 206 206 1761
   207 207 207 1772
   208 208 208 1783
   209 209 209 1794
   210 210 210 1805
   211 211 211 1816
   212 212 212 1827
   213 213 213 1838
   214 214 214 1849
   215 215 215 1860
   216 216 216 1871
   217 217 217 1882
   218 218 218 1893
   219 219 219 1904
   220 220 220 1915
   221 221 221 1926
   222 222 222 1937
   223 223 223 1948
   224 224 224 1959
   225 225 225 1970
   226 226 226 1981
   227 227 227 1992
   228 228 228 2003
   229 229 229 2014
   230 230 230 2025
   231 231 231 2036
   232 232 232 2047
   233 233 233 2058
   234 234 234 2069
   235 235 235 2080
   236 236 236 2091
   237 237 237 2102
   238 238 238 2113
   239 239 239 2124
   240 240 240 2135
   241 241 241 2146
   242 242 242 2157
   243 243 243 2168
   244 244 244 2179
   245 245 245 2190
   246 246 246 2201
   247 247 247 2212
   248 248 248 2223
   249 249 249 2234
   250 250 250 2245
   251 251 251 2256
   252 252 252 2267
   253 253 253 2278
   254 254 254 2289
   255 255 255 2300
   256 256 256 3220
  >;
 };
};
# 13 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_BS060WKM/dsi_panel_S6D7AT0B01_BS060WKM_hdp_video_J4Core.dtsi" 1
# 18 "../arch/arm/boot/dts/samsung/msm8917/../../../../../../drivers/video/msm/mdss/samsung/S6D7AT0B01_BS060WKM/dsi_panel_S6D7AT0B01_BS060WKM_hdp_video_J4Core.dtsi"
&mdss_mdp {
 ss_dsi_panel_S6D7AT0B01_BS060WKM_HDP: ss_dsi_panel_S6D7AT0B01_BS060WKM_HDP {





  samsung,candela_map_table_revA = <

   0 0 0 0
   1 1 1 15
   2 2 2 15
   3 3 3 23
   4 4 4 31
   5 5 5 39
   6 6 6 46
   7 7 7 53
   8 8 8 60
   9 9 9 67
   10 10 10 74
   11 11 11 81
   12 12 12 88
   13 13 13 95
   14 14 14 102
   15 15 15 109
   16 16 16 116
   17 17 17 123
   18 18 18 130
   19 19 19 137
   20 20 20 144
   21 21 21 151
   22 22 22 158
   23 23 23 165
   24 24 24 172
   25 25 25 179
   26 26 26 186
   27 27 27 193
   28 28 28 200
   29 29 29 207
   30 30 30 214
   31 31 31 221
   32 32 32 228
   33 33 33 235
   34 34 34 242
   35 35 35 249
   36 36 36 256
   37 37 37 263
   38 38 38 270
   39 39 39 277
   40 40 40 284
   41 41 41 291
   42 42 42 298
   43 43 43 305
   44 44 44 312
   45 45 45 319
   46 46 46 326
   47 47 47 333
   48 48 48 340
   49 49 49 347
   50 50 50 354
   51 51 51 361
   52 52 52 368
   53 53 53 375
   54 54 54 382
   55 55 55 389
   56 56 56 396
   57 57 57 403
   58 58 58 410
   59 59 59 417
   60 60 60 424
   61 61 61 431
   62 62 62 438
   63 63 63 445
   64 64 64 452
   65 65 65 459
   66 66 66 465
   67 67 67 471
   68 68 68 477
   69 69 69 483
   70 70 70 489
   71 71 71 495
   72 72 72 501
   73 73 73 507
   74 74 74 513
   75 75 75 519
   76 76 76 525
   77 77 77 531
   78 78 78 537
   79 79 79 543
   80 80 80 549
   81 81 81 555
   82 82 82 561
   83 83 83 567
   84 84 84 573
   85 85 85 579
   86 86 86 585
   87 87 87 591
   88 88 88 597
   89 89 89 603
   90 90 90 609
   91 91 91 615
   92 92 92 621
   93 93 93 627
   94 94 94 633
   95 95 95 639
   96 96 96 645
   97 97 97 651
   98 98 98 657
   99 99 99 663
   100 100 100 669
   101 101 101 675
   102 102 102 681
   103 103 103 687
   104 104 104 693
   105 105 105 699
   106 106 106 705
   107 107 107 711
   108 108 108 717
   109 109 109 723
   110 110 110 729
   111 111 111 735
   112 112 112 741
   113 113 113 747
   114 114 114 753
   115 115 115 759
   116 116 116 765
   117 117 117 771
   118 118 118 777
   119 119 119 783
   120 120 120 789
   121 121 121 795
   122 122 122 801
   123 123 123 807
   124 124 124 813
   125 125 125 819
   126 126 126 825
   127 127 127 831
   128 128 128 837
   129 129 129 847
   130 130 130 857
   131 131 131 867
   132 132 132 877
   133 133 133 887
   134 134 134 897
   135 135 135 907
   136 136 136 917
   137 137 137 927
   138 138 138 937
   139 139 139 947
   140 140 140 957
   141 141 141 967
   142 142 142 977
   143 143 143 987
   144 144 144 997
   145 145 145 1007
   146 146 146 1017
   147 147 147 1027
   148 148 148 1037
   149 149 149 1047
   150 150 150 1057
   151 151 151 1067
   152 152 152 1077
   153 153 153 1087
   154 154 154 1097
   155 155 155 1107
   156 156 156 1117
   157 157 157 1127
   158 158 158 1137
   159 159 159 1147
   160 160 160 1157
   161 161 161 1167
   162 162 162 1177
   163 163 163 1187
   164 164 164 1197
   165 165 165 1207
   166 166 166 1217
   167 167 167 1227
   168 168 168 1237
   169 169 169 1247
   170 170 170 1257
   171 171 171 1267
   172 172 172 1277
   173 173 173 1287
   174 174 174 1297
   175 175 175 1307
   176 176 176 1317
   177 177 177 1327
   178 178 178 1337
   179 179 179 1347
   180 180 180 1357
   181 181 181 1367
   182 182 182 1377
   183 183 183 1387
   184 184 184 1397
   185 185 185 1407
   186 186 186 1417
   187 187 187 1427
   188 188 188 1437
   189 189 189 1447
   190 190 190 1457
   191 191 191 1467
   192 192 192 1477
   193 193 193 1487
   194 194 194 1497
   195 195 195 1507
   196 196 196 1817
   197 197 197 1527
   198 198 198 1537
   199 199 199 1547
   200 200 200 1557
   201 201 201 1567
   202 202 202 1577
   203 203 203 1587
   204 204 204 1897
   205 205 205 1607
   206 206 206 1617
   207 207 207 1627
   208 208 208 1637
   209 209 209 1646
   210 210 210 1655
   211 211 211 1664
   212 212 212 1673
   213 213 213 1682
   214 214 214 1691
   215 215 215 1700
   216 216 216 1709
   217 217 217 1718
   218 218 218 1727
   219 219 219 1736
   220 220 220 1745
   221 221 221 1754
   222 222 222 1763
   223 223 223 1772
   224 224 224 1781
   225 225 225 1790
   226 226 226 1799
   227 227 227 1808
   228 228 228 1817
   229 229 229 1826
   230 230 230 1835
   231 231 231 1844
   232 232 232 1853
   233 233 233 1862
   234 234 234 1871
   235 235 235 1880
   236 236 236 1889
   237 237 237 1898
   238 238 238 1907
   239 239 239 1916
   240 240 240 1925
   241 241 241 1934
   242 242 242 1943
   243 243 243 1952
   244 244 244 1961
   245 245 245 1970
   246 246 246 1979
   247 247 247 1988
   248 248 248 1997
   249 249 249 2006
   250 250 250 2015
   251 251 251 2024
   252 252 252 2013
   253 253 253 2042
   254 254 254 2051
   255 255 255 2060
   256 256 256 2890
  >;
 };
};
# 14 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-display-r00.dtsi" 2

&cont_splash_mem {
 reg = <0x0 0xA8000000 0x0 0x30E000>;
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
};

&mdss_dsi {
 hw-config = "single_dsi";
};

&soc {
 i2c_22: i2c@22 {
  status = "okay";
  cell-index = <22>;
  #address-cells = <1>;
  #size-cells = <0>;
  compatible = "i2c-gpio";
  gpios = <&tlmm 20 0
   &tlmm 21 0
   >;
  i2c-gpio,delay-us = <2>;

  lm3632a_panel_power@11 {
   compatible = "lm3632a,panel_power-control";
   reg = <0x11>;

   lm3632a_en_gpio = <&tlmm 94 0x00>;
   lm3632a_enn_gpio = <&tlmm 90 0x00>;
   lm3632a_enp_gpio = <&tlmm 89 0x00>;

   blic_conf@1{
    panel_id = <0x116A00>;
    blic_init_data = [

     09 41
     02 50
     03 8D
     04 07
     05 FF
     0A 19
     0D 1C
     0E 1E
     0F 1E
     0C 1F
     11 0D
    ];
   };

   blic_conf@2{
    panel_id = <0x08EA00 0x11FA00>;
    blic_init_data = [

     09 41
     02 50
     03 8D
     04 07
     05 FF
     0A 19
     0D 1C
     0E 24
     0F 24
     0C 1F
     11 0D
    ];
   };

   blic_conf@3{
    panel_id = <0x83102D>;
    blic_init_data = [

     09 41
     02 50
     03 8D
     04 07
     05 FF
     0A 19
     0D 1C
     0E 1E
     0F 1E
     0C 1F
     11 0D
    ];
   };
  };
 };
};

&ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP {
 samsung,panel-extra-power-gpio1 =<&tlmm 92 0>;
};

&ss_dsi_panel_S6D7AT0B01_BS060WKM_HDP {
 samsung,panel-extra-power-gpio1 =<&tlmm 92 0>;
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&ss_dsi_panel_S6D7AT0B01_PM6003XB1_HDP>;

 pinctrl-names = "mdss_default", "mdss_sleep";
 pinctrl-0 = <&mdss_lcd_reset_active &mdss_blic_i2c_active &mdss_blic_active>;
 pinctrl-1 = <&mdss_lcd_reset_suspend &mdss_blic_i2c_suspend &mdss_blic_suspend>;

 qcom,platform-reset-gpio = <&tlmm 60 ((0 << 0) | (1 << 1))>;
};
# 21 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2
# 1 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-sensor-r00.dtsi" 1
# 13 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-sensor-r00.dtsi"
&soc {
 tlmm: pinctrl@1000000 {
  i2c_4 {
   i2c_4_active: i2c_4_active {

    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     bias-disable;
    };
   };

   i2c_4_sleep: i2c_4_sleep {

    mux {
     pins = "gpio14", "gpio15";
     function = "blsp_i2c4";
    };

    config {
     pins = "gpio14", "gpio15";
     bias-disable;
    };
   };
  };

  sensor_ldo_en: sensor_ldo_en {
   mux {
    pins = "gpio24";
    function = "gpio";
   };
   config {
    pins = "gpio24";
    bias-disable;
    output-high;
   };
  };

  acc_int: acc_int {
   mux {
    pins = "gpio42";
    function = "gpio";
   };
   config {
    pins = "gpio42";
    bias-disable;
   };
  };

  prox_int: prox_int {
   mux {
    pins = "gpio43";
    function = "gpio";
   };
   config {
    pins = "gpio43";
    bias-disable;
   };
  };

 };

 i2c_4: i2c@78b8000 {

  compatible = "qcom,i2c-msm-v2";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0x78b8000 0x600>;

  interrupt-names = "qup_irq";
  interrupts = <0 98 0>;

  qcom,clk-freq-out = <400000>;
  qcom,clk-freq-in = <19200000>;
  clock-names = "iface_clk", "core_clk";
  clocks = <&clock_gcc 0x8caa5b4f>,

   <&clock_gcc 0xd7f40f6f>;


  pinctrl-names = "i2c_active", "i2c_sleep";
  pinctrl-0 = <&i2c_4_active &sensor_ldo_en>;

  pinctrl-1 = <&i2c_4_sleep>;

  qcom,noise-rjct-scl = <0>;
  qcom,noise-rjct-sda = <0>;
  qcom,master-id = <86>;

  dmas = <&dma_blsp1 10 64 0x20000020 0x20>,

   <&dma_blsp1 11 32 0x20000020 0x20>;

  dma-names = "tx", "rx";
  status = "ok";

  lis2ds@1D {
   compatible = "st,lis2ds";
   reg = <0x1D>;
   pinctrl-names = "default";
   pinctrl-0 = <&acc_int>;
   interrupt-parent = <&tlmm>;
   interrupts = <42 0>;
   st,irq_gpio = <&tlmm 42 0>;
   st,orientation = <0 1 1 1 0 1 1 1 0>;
  };

  cm36686@60 {
   compatible = "cm36686";
   reg = <0x60>;
   pinctrl-names = "default";
   pinctrl-0 = <&prox_int>;
   interrupt-parent = <&tlmm>;
   interrupts = <43 0>;

   cm36686,irq_gpio = <&tlmm 43 0>;

   cm36686,default_hi_thd = <15>;
   cm36686,default_low_thd = <9>;
   cm36686,cancel_hi_thd = <12>;
   cm36686,cancel_low_thd = <7>;
   cm36686,cal_skip_adc = <6>;
   cm36686,cal_fail_adc = <20>;
      cm36686,default_trim = <3>;

      cm36686,reg_vdd-supply = <&pm8917_l17>;

   cm36686,vdd_always_on = <1>;
   cm36686,vled_same_vdd = <1>;
  };
 };
};
# 22 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi" 2

/ {

 reserved-memory {
  /delete-node/ other_ext_region@0;
  other_ext_mem: other_ext_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86300000 0x0 0x500000>;
  };

  /delete-node/ adsp_fw_region@0;
  adsp_fw_mem: adsp_fw_region@0 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8c200000 0x0 0x01100000>;
  };

  modem_mem: modem_region@0 {
   reg = <0x0 0x86800000 0x0 0x4c00000>;
  };
 };
};

&pm8937_vadc {
 chan@11 {
  label = "mpp2_div1";
  reg = <0x11>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <5>;
  qcom,fast-avg-setup = <0>;
 };
 chan@36 {
  label = "pa_therm0";
  reg = <0x36>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8937_mpps {
 mpp@a100 {
  reg = <0xa100 0x100>;
  qcom,pin-num = <2>;
  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <1>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
  qcom,vin-sel = <3>;
  status = "okay";
 };
 mpp@a300 {
  qcom,vin-sel = <3>;
  status = "okay";
 };
};

&soc {
 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";
  pinctrl-names = "tlmm_gpio_key_active","tlmm_gpio_key_suspend";
  pinctrl-0 = <&gpio_vol_key_active>;
  pinctrl-1 = <&gpio_vol_key_suspend>;
  gpio-key,wakeup_enable;

  vol_up {
   label = "volume_up";
   gpios = <&tlmm 127 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   debounce-interval = <15>;
  };
 };

 gpio_i2c1 {
  cell-index = <7>;
  compatible = "i2c-gpio";
  gpios = <&tlmm 20 0
   &tlmm 21 0
   >;
  i2c-gpio,delay-us = <1>;
  #address-cells = <1>;
  #size-cells = <0>;

  a96t316au@20 {
   status = "okay";
   reg = <0x20>;
   compatible = "abov,a96t316xx";

   pinctrl-names = "default", "idle", "sleep";
   pinctrl-0 = <&tkey_power_suspend &tkey_i2c_suspend &tkey_int_suspend>;
   pinctrl-1 = <&tkey_power_active &tkey_i2c_active &tkey_int_active>;
   pinctrl-2 = <&tkey_power_suspend &tkey_i2c_suspend &tkey_int_suspend>;
   interrupt-parent = <&tlmm>;
   interrupts = <124 0>;
   abov,irq-gpio = <&tlmm 124 0>;
   abov,sda-gpio = <&tlmm 20 0>;
   abov,scl-gpio = <&tlmm 21 0>;
   abov,power-gpio = <&tlmm 95 0>;
   abov,power-gpioen;
   abov,fw_path = "abov/a96t316au_j2y18.fw";
  };
 };

 i2c_2: i2c@78b6000 {
  status = "ok";
  touchscreen@48 {
   compatible = "sec,sec_ts";
   reg = <0x48>;
   pinctrl-names = "default", "on_state", "off_state";
   pinctrl-0 = <&tsp_int_active>;
   pinctrl-1 = <&tsp_int_active>;
   pinctrl-2 = <&tsp_int_suspend>;
   interrupt-parent = <&tlmm>;
   interrupts = <65 0>;
   sec,irq_gpio = <&tlmm 65 0>;
   sec,irq_type = <8200>;
   sec,max_coords = <720 1480>;

   sec,project_name = "J4coreLTE", "J410";
   sec,firmware_name = "tsp_sec/s6d7at01a01_j4core.fw";
   sec,num_lines = <30 15>;
   sec,use_ic_resolution;
   sec,mis_cal_check = <1>;
   sec,bringup = <0>;
   sec,factory_item_version = <1>;
   sec,tclm_level = <2>;
   sec,afe_base = <0x0107>;
  };
 };

 hbtp {
  compatible = "qcom,hbtp-input";
  vcc_ana-supply = <&pm8917_l10>;
  vcc_dig-supply = <&pm8917_l5>;
  qcom,afe-load = <50000>;
  qcom,afe-vtg-min = <2850000>;
  qcom,afe-vtg-max = <2850000>;
  qcom,dig-load = <15000>;
  qcom,dig-vtg-min = <1800000>;
  qcom,dig-vtg-max = <1800000>;
 };

 sec_smem@0 {
  compatible = "samsung,sec-smem";
  status = "okay";
 };

  msm_vibrator {
        compatible = "vibrator";
        pinctrl-names = "tlmm_motor_active", "tlmm_motor_suspend";
        pinctrl-0 = <&vibrator_enable_active>;
        pinctrl-1 = <&vibrator_enable_suspend>;
        motor-vdd_type = <0>;
        motor-en = <&tlmm 50 0>;
    };

 usb_noti: usb-notifier {
  compatible = "samsung,usb-notifier";
  qcom,disable_control_en = <1>;
  qcom,unsupport_host_en = <0>;
 };

 det_zones: det_zones {
  #list-det-cells = <4>;
 };

 but_zones: but_zones {
  #list-but-cells = <3>;
 };

 earjack {
  compatible = "sec_jack";
  detect-gpio = <&tlmm 61 0x0>;
  key-gpio = <&tlmm 93 0x0>;
  det-dbtime = <100>;
  key-dbtime = <30>;

  det-zones-list = <&det_zones 0 10000 10 2>,
     <&det_zones 716 10000 10 2>,
     <&det_zones 717 10000 10 1>,
     <&det_zones 1636 10000 10 1>;
  but-zones-list = <&but_zones 226 0 226>,
     <&but_zones 582 227 261>,
     <&but_zones 115 262 348>,
     <&but_zones 114 349 1000>;

  pinctrl-names = "earjack_gpio_active",
    "earjack_gpio_suspend";
  pinctrl-0 = <&earjack_det_act &earjack_switch_act>;
  pinctrl-1 = <&earjack_det_sus &earjack_switch_sus>;
 };

 sound {
  qcom,mpp-standalone-mode;
   qcom,mpp-channel-scaling = <2 1 1>;
  qcom,earjack-read-vadc = <&pm8937_vadc>;

  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "SPK_RX_BIAS", "MCLK",
   "INT_LDO_H", "MCLK",
   "MIC BIAS External", "Handset Mic",
   "MIC BIAS External", "Secondary Mic",
   "AMIC1", "MIC BIAS External",
   "AMIC2", "Headset Mic",
   "AMIC3", "MIC BIAS External";
 };

 leds_ktd2692 {
  compatible = "ktd2692";
  flash-en-gpio= <&tlmm 40 0x0>;
  status = "okay";
  pinctrl-names ="front_fled_default","front_fled_sleep";
  pinctrl-0 = <&front_flash_active>;
  pinctrl-1 = <&front_flash_sleep>;
 };
};

&firmware {
 android {
  fstab {
   compatible = "android,fstab";
   vendor {
    /delete-property/status;
    status = "ok";
   };
   system {
     compatible = "android,system";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/system";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
   };
   vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
   };
   odm {
     compatible = "android,odm";
     dev = "/dev/block/platform/soc/7824900.sdhci/by-name/odm";
     type = "ext4";
     mnt_flags = "ro,barrier=1,discard";
     fsmgr_flags = "wait";
     status = "ok";
   };
  };
 };
};

&pm8937_cajon_dig {
 qcom,cdc-micbias-cfilt-mv = <2800000>;
 qcom,cfilt_gnd_ref;
 qcom,tx2n_int_pullup_en;
 qcom,ext_pullup_imp;
 qcom,tx1n_cfilt_ref_sel;
};
# 313 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dtsi"
&blsp1_uart2 {
 status = "ok";
 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&uart_console_active>;
 pinctrl-1 = <&uart_console_sleep>;
};

&sdhc_1 {

 vdd-supply = <&pm8917_l8>;
 qcom,vdd-always-on;
 qcom,vdd-lpm-sup;
 qcom,vdd-voltage-level = <2900000 2900000>;
 qcom,vdd-current-level = <200 570000>;


 vdd-io-supply = <&pm8917_l5>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-lpm-sup;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <200 325000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on &sdc1_rclk_on>;
 pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off &sdc1_rclk_off>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000 192000000
        384000000>;
 qcom,nonremovable;
 qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";

 status = "ok";
};

&sdhc_2 {

 vdd-supply = <&pm8917_l11>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <15000 800000>;


 vdd-io-supply = <&pm8917_l12>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <200 22000>;

 pinctrl-names = "active", "sleep";
 pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdc2_cd_on>;
 pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
  1 &intc 0 221 0
  2 &tlmm 67 0>;

 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&tlmm 67 0x1>;

 qcom,clk-rates = <400000 20000000 25000000 50000000 100000000
        177770000>;
 qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";

 status = "ok";
};


&pm8937_gpios {
 gpio@c000 {
  qcom,master-en = <0>;
  status = "okay";
 };
 gpio@c100 {
  qcom,master-en = <0>;
  status = "okay";
 };
 gpio@c300 {
  qcom,master-en = <0>;
  status = "okay";
 };
 gpio@c400 {
  qcom,master-en = <0>;
  status = "okay";
 };
 gpio@c500 {
  qcom,master-en = <0>;
  status = "okay";
 };
 gpio@c600 {
  qcom,master-en = <0>;
  status = "okay";
 };
 gpio@c700 {
  qcom,mode = <1>;
  qcom,pull = <5>;
  qcom,master-en = <1>;
  qcom,vin-sel = <3>;
  status = "okay";
 };
};
# 18 "../arch/arm/boot/dts/samsung/msm8917/msm8917-sec-j4corelte-mea-open-r03.dts" 2

/ {
 model = "Samsung J4CORELTE MEA OPEN PROJECT Rev01";
 compatible = "qcom,msm8917-mtp", "qcom,msm8917", "qcom,mtp";
 qcom,board-id= <8 3>;
 qcom,pmic-id = <0x10019 0x0 0x0 0x0>;
};

&soc{
 sec_thermistor@0 {
  compatible = "samsung,sec-ap-thermistor";
  qcom,therm-vadc = <&pm8937_vadc>;
  status = "okay";
  adc_channel = <19>;
  adc_array = <25834 26173 26517 26661 27054 27621 28127 28547 29301 30138 30770 31688 32618 33789 34726 35654 36614 37635 38466 39372 40031 40670 40999>;

  temp_array = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;
 };

 sec_thermistor@2 {
  compatible = "samsung,sec-pa-thermistor";
  qcom,therm-vadc = <&pm8937_vadc>;
  status = "okay";
  adc_channel = <0x36>;
  adc_array = <25834 26173 26517 26661 27054 27621 28127 28547 29301 30138 30770 31688 32618 33789 34726 35654 36614 37635 38466 39372 40031 40670 40999>;

  temp_array = <900 850 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;
 };
};
