#-- Synopsys, Inc.
#-- Version 9.6.2

#add_file options
add_file -verilog -vlog_std sysv "../hdl/axusb.sv"
add_file -verilog -vlog_std sysv "../hdl/keypad_ctrl.sv"
add_file -verilog -vlog_std sysv "../hdl/sec.sv"
add_file -verilog -vlog_std sysv "../hdl/min.sv"
add_file -verilog -vlog_std sysv "../hdl/hour.sv"
add_file -verilog -vlog_std sysv "../hdl/seg_ctrl.sv"
add_file -verilog -vlog_std sysv "../hdl/slow_clock.sv"
add_file -verilog -vlog_std sysv "../hdl/pwm.sv"



#implementation: "synplify"
impl -add synplify -type fpga

#device options
set_option -technology APEX20KE
set_option -part EP20K60E
set_option -package FC324
set_option -speed_grade -2X
set_option -part_companion ""

#compilation/mapping options
set_option -default_enum_encoding onehot
set_option -resource_sharing 1
set_option -use_fsm_explorer 0

#map options
set_option -frequency 32.000
set_option -vendor_xcompatible_mode 0
set_option -vendor_xcompatible_mode 0
set_option -run_prop_extract 1
set_option -fanout_limit 500
set_option -domap 1
set_option -disable_io_insertion 0
set_option -cliquing 1
set_option -pipe 1
set_option -update_models_cp 0
set_option -retiming 0
set_option -no_sequential_opt 0
set_option -fixgatedclocks 0
set_option -fixgeneratedclocks 3
set_option -quartus_version 4.0
set_option -syn_altera_model on


#sequential_optimizations options
set_option -symbolic_fsm_compiler 1

#simulation options
set_option -write_verilog 0
set_option -write_vhdl 0

#VIF options
set_option -write_vif 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "../synplify/axusb.vqm"

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
impl -active "synplify"
