<stg><name>Layer_norm_Pipeline_l_j29</name>


<trans_list>

<trans id="107" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v357 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v357"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v361 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v361"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %j29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j29"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:3 %sub_ln598_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %sub_ln598

]]></Node>
<StgValue><ssdm name="sub_ln598_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %zext_ln596_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln596

]]></Node>
<StgValue><ssdm name="zext_ln596_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mean_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean_load

]]></Node>
<StgValue><ssdm name="mean_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %mean2_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean2_load

]]></Node>
<StgValue><ssdm name="mean2_load_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
newFuncRoot:7 %zext_ln596_cast = zext i4 %zext_ln596_read

]]></Node>
<StgValue><ssdm name="zext_ln596_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %j29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 %mean2_load_read, i32 %v361

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i32 %mean_load_read, i32 %v357

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc35:0 %j29_1 = load i10 %j29

]]></Node>
<StgValue><ssdm name="j29_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:1 %mean2_addr = getelementptr i32 %mean2, i64 0, i64 %zext_ln596_cast

]]></Node>
<StgValue><ssdm name="mean2_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35:2 %mean_addr = getelementptr i32 %mean, i64 0, i64 %zext_ln596_cast

]]></Node>
<StgValue><ssdm name="mean_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc35:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc35:4 %icmp_ln597 = icmp_eq  i10 %j29_1, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln597"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc35:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc35:6 %add_ln597 = add i10 %j29_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln597"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:7 %br_ln597 = br i1 %icmp_ln597, void %for.inc35.split, void %for.inc38.exitStub

]]></Node>
<StgValue><ssdm name="br_ln597"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="10">
<![CDATA[
for.inc35.split:2 %zext_ln598 = zext i10 %j29_1

]]></Node>
<StgValue><ssdm name="zext_ln598"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc35.split:3 %add_ln598 = add i14 %sub_ln598_read, i14 %zext_ln598

]]></Node>
<StgValue><ssdm name="add_ln598"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="14">
<![CDATA[
for.inc35.split:4 %zext_ln598_1 = zext i14 %add_ln598

]]></Node>
<StgValue><ssdm name="zext_ln598_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc35.split:5 %v345_addr = getelementptr i32 %v345, i64 0, i64 %zext_ln598_1

]]></Node>
<StgValue><ssdm name="v345_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc35.split:7 %v356 = load i14 %v345_addr

]]></Node>
<StgValue><ssdm name="v356"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc35.split:11 %ifzero = icmp_eq  i10 %add_ln597, i10 768

]]></Node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35.split:12 %br_ln597 = br i1 %ifzero, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln597"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="14">
<![CDATA[
for.inc35.split:7 %v356 = load i14 %v345_addr

]]></Node>
<StgValue><ssdm name="v356"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc35.split:0 %v357_load = load i32 %v357

]]></Node>
<StgValue><ssdm name="v357_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:8 %v358 = fadd i32 %v357_load, i32 %v356

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:9 %v360 = fmul i32 %v356, i32 %v356

]]></Node>
<StgValue><ssdm name="v360"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="46" st_id="4" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:8 %v358 = fadd i32 %v357_load, i32 %v356

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:9 %v360 = fmul i32 %v356, i32 %v356

]]></Node>
<StgValue><ssdm name="v360"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="48" st_id="5" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:8 %v358 = fadd i32 %v357_load, i32 %v356

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:9 %v360 = fmul i32 %v356, i32 %v356

]]></Node>
<StgValue><ssdm name="v360"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:0 %store_ln597 = store i10 %add_ln597, i10 %j29

]]></Node>
<StgValue><ssdm name="store_ln597"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="51" st_id="6" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:8 %v358 = fadd i32 %v357_load, i32 %v356

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:9 %v360 = fmul i32 %v356, i32 %v356

]]></Node>
<StgValue><ssdm name="v360"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc35.split:1 %v361_load = load i32 %v361

]]></Node>
<StgValue><ssdm name="v361_load"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:8 %v358 = fadd i32 %v357_load, i32 %v356

]]></Node>
<StgValue><ssdm name="v358"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:10 %v362 = fadd i32 %v361_load, i32 %v360

]]></Node>
<StgValue><ssdm name="v362"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln597" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0">
<![CDATA[
for.inc38.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="56" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:10 %v362 = fadd i32 %v361_load, i32 %v360

]]></Node>
<StgValue><ssdm name="v362"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ifTrue:0 %store_ln599 = store i32 %v358, i4 %mean_addr

]]></Node>
<StgValue><ssdm name="store_ln599"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:2 %store_ln600 = store i32 %v358, i32 %v357

]]></Node>
<StgValue><ssdm name="store_ln600"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="59" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:10 %v362 = fadd i32 %v361_load, i32 %v360

]]></Node>
<StgValue><ssdm name="v362"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="60" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:10 %v362 = fadd i32 %v361_load, i32 %v360

]]></Node>
<StgValue><ssdm name="v362"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc35.split:6 %specloopname_ln597 = specloopname void @_ssdm_op_SpecLoopName, void @empty_66

]]></Node>
<StgValue><ssdm name="specloopname_ln597"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc35.split:10 %v362 = fadd i32 %v361_load, i32 %v360

]]></Node>
<StgValue><ssdm name="v362"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="63" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ifTrue:1 %store_ln604 = store i32 %v362, i4 %mean2_addr

]]></Node>
<StgValue><ssdm name="store_ln604"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse:1 %store_ln605 = store i32 %v362, i32 %v361

]]></Node>
<StgValue><ssdm name="store_ln605"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:3 %br_ln0 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
