VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN mem2 ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 440000 240000 ) ;
ROW ROW_0 FreePDK45_38x28_10R_NP_162NW_34O 20140 22400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_1 FreePDK45_38x28_10R_NP_162NW_34O 20140 25200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_2 FreePDK45_38x28_10R_NP_162NW_34O 20140 28000 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_3 FreePDK45_38x28_10R_NP_162NW_34O 20140 30800 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_4 FreePDK45_38x28_10R_NP_162NW_34O 20140 33600 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_5 FreePDK45_38x28_10R_NP_162NW_34O 20140 36400 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_6 FreePDK45_38x28_10R_NP_162NW_34O 20140 39200 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_7 FreePDK45_38x28_10R_NP_162NW_34O 20140 42000 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_8 FreePDK45_38x28_10R_NP_162NW_34O 20140 44800 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_9 FreePDK45_38x28_10R_NP_162NW_34O 20140 47600 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_10 FreePDK45_38x28_10R_NP_162NW_34O 20140 50400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_11 FreePDK45_38x28_10R_NP_162NW_34O 20140 53200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_12 FreePDK45_38x28_10R_NP_162NW_34O 20140 56000 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_13 FreePDK45_38x28_10R_NP_162NW_34O 20140 58800 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_14 FreePDK45_38x28_10R_NP_162NW_34O 20140 61600 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_15 FreePDK45_38x28_10R_NP_162NW_34O 20140 64400 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_16 FreePDK45_38x28_10R_NP_162NW_34O 20140 67200 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_17 FreePDK45_38x28_10R_NP_162NW_34O 20140 70000 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_18 FreePDK45_38x28_10R_NP_162NW_34O 20140 72800 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_19 FreePDK45_38x28_10R_NP_162NW_34O 20140 75600 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_20 FreePDK45_38x28_10R_NP_162NW_34O 20140 78400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_21 FreePDK45_38x28_10R_NP_162NW_34O 20140 81200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_22 FreePDK45_38x28_10R_NP_162NW_34O 20140 84000 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_23 FreePDK45_38x28_10R_NP_162NW_34O 20140 86800 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_24 FreePDK45_38x28_10R_NP_162NW_34O 20140 89600 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_25 FreePDK45_38x28_10R_NP_162NW_34O 20140 92400 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_26 FreePDK45_38x28_10R_NP_162NW_34O 20140 95200 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_27 FreePDK45_38x28_10R_NP_162NW_34O 20140 98000 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_28 FreePDK45_38x28_10R_NP_162NW_34O 20140 100800 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_29 FreePDK45_38x28_10R_NP_162NW_34O 20140 103600 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_30 FreePDK45_38x28_10R_NP_162NW_34O 20140 106400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_31 FreePDK45_38x28_10R_NP_162NW_34O 20140 109200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_32 FreePDK45_38x28_10R_NP_162NW_34O 20140 112000 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_33 FreePDK45_38x28_10R_NP_162NW_34O 20140 114800 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_34 FreePDK45_38x28_10R_NP_162NW_34O 20140 117600 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_35 FreePDK45_38x28_10R_NP_162NW_34O 20140 120400 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_36 FreePDK45_38x28_10R_NP_162NW_34O 20140 123200 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_37 FreePDK45_38x28_10R_NP_162NW_34O 20140 126000 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_38 FreePDK45_38x28_10R_NP_162NW_34O 20140 128800 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_39 FreePDK45_38x28_10R_NP_162NW_34O 20140 131600 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_40 FreePDK45_38x28_10R_NP_162NW_34O 20140 134400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_41 FreePDK45_38x28_10R_NP_162NW_34O 20140 137200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_42 FreePDK45_38x28_10R_NP_162NW_34O 20140 140000 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_43 FreePDK45_38x28_10R_NP_162NW_34O 20140 142800 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_44 FreePDK45_38x28_10R_NP_162NW_34O 20140 145600 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_45 FreePDK45_38x28_10R_NP_162NW_34O 20140 148400 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_46 FreePDK45_38x28_10R_NP_162NW_34O 20140 151200 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_47 FreePDK45_38x28_10R_NP_162NW_34O 20140 154000 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_48 FreePDK45_38x28_10R_NP_162NW_34O 20140 156800 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_49 FreePDK45_38x28_10R_NP_162NW_34O 20140 159600 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_50 FreePDK45_38x28_10R_NP_162NW_34O 20140 162400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_51 FreePDK45_38x28_10R_NP_162NW_34O 20140 165200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_52 FreePDK45_38x28_10R_NP_162NW_34O 20140 168000 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_53 FreePDK45_38x28_10R_NP_162NW_34O 20140 170800 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_54 FreePDK45_38x28_10R_NP_162NW_34O 20140 173600 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_55 FreePDK45_38x28_10R_NP_162NW_34O 20140 176400 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_56 FreePDK45_38x28_10R_NP_162NW_34O 20140 179200 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_57 FreePDK45_38x28_10R_NP_162NW_34O 20140 182000 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_58 FreePDK45_38x28_10R_NP_162NW_34O 20140 184800 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_59 FreePDK45_38x28_10R_NP_162NW_34O 20140 187600 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_60 FreePDK45_38x28_10R_NP_162NW_34O 20140 190400 N DO 999 BY 1 STEP 380 0 ;
ROW ROW_61 FreePDK45_38x28_10R_NP_162NW_34O 20140 193200 FS DO 999 BY 1 STEP 380 0 ;
ROW ROW_62 FreePDK45_38x28_10R_NP_162NW_34O 20140 196000 N DO 999 BY 1 STEP 380 0 ;
TRACKS X 190 DO 1158 STEP 380 LAYER metal1 ;
TRACKS Y 140 DO 857 STEP 280 LAYER metal1 ;
TRACKS X 190 DO 1158 STEP 380 LAYER metal2 ;
TRACKS Y 140 DO 857 STEP 280 LAYER metal2 ;
TRACKS X 190 DO 1158 STEP 380 LAYER metal3 ;
TRACKS Y 140 DO 857 STEP 280 LAYER metal3 ;
TRACKS X 190 DO 786 STEP 560 LAYER metal4 ;
TRACKS Y 140 DO 429 STEP 560 LAYER metal4 ;
TRACKS X 190 DO 786 STEP 560 LAYER metal5 ;
TRACKS Y 140 DO 429 STEP 560 LAYER metal5 ;
TRACKS X 190 DO 786 STEP 560 LAYER metal6 ;
TRACKS Y 140 DO 429 STEP 560 LAYER metal6 ;
TRACKS X 190 DO 275 STEP 1600 LAYER metal7 ;
TRACKS Y 140 DO 150 STEP 1600 LAYER metal7 ;
TRACKS X 190 DO 275 STEP 1600 LAYER metal8 ;
TRACKS Y 140 DO 150 STEP 1600 LAYER metal8 ;
TRACKS X 190 DO 138 STEP 3200 LAYER metal9 ;
TRACKS Y 140 DO 75 STEP 3200 LAYER metal9 ;
TRACKS X 190 DO 138 STEP 3200 LAYER metal10 ;
TRACKS Y 140 DO 75 STEP 3200 LAYER metal10 ;
COMPONENTS 2 ;
    - mem0 fakeram45_64x7 + FIXED ( 290360 84840 ) N ;
    - mem1 fakeram45_64x7 + FIXED ( 178640 84840 ) N ;
END COMPONENTS
PINS 15 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER metal3 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 220000 20000 ) N ;
    - mem_out0[0] + NET mem_out0[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 20000 ) N ;
    - mem_out0[1] + NET mem_out0[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 48000 ) N ;
    - mem_out0[2] + NET mem_out0[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 76000 ) N ;
    - mem_out0[3] + NET mem_out0[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 104000 ) N ;
    - mem_out0[4] + NET mem_out0[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 134000 ) N ;
    - mem_out0[5] + NET mem_out0[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 162000 ) N ;
    - mem_out0[6] + NET mem_out0[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 20000 190000 ) N ;
    - mem_out1[0] + NET mem_out1[0] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 20000 ) N ;
    - mem_out1[1] + NET mem_out1[1] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 48000 ) N ;
    - mem_out1[2] + NET mem_out1[2] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 76000 ) N ;
    - mem_out1[3] + NET mem_out1[3] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 104000 ) N ;
    - mem_out1[4] + NET mem_out1[4] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 134000 ) N ;
    - mem_out1[5] + NET mem_out1[5] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 162000 ) N ;
    - mem_out1[6] + NET mem_out1[6] + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER metal2 ( -1000 -1000 ) ( 1000 1000 )
        + FIXED ( 420000 190000 ) N ;
END PINS
NETS 15 ;
    - clk ( PIN clk ) ( mem1 clk ) ( mem0 clk ) + USE SIGNAL ;
    - mem_out0[0] ( PIN mem_out0[0] ) ( mem0 rd_out[0] ) + USE SIGNAL ;
    - mem_out0[1] ( PIN mem_out0[1] ) ( mem0 rd_out[1] ) + USE SIGNAL ;
    - mem_out0[2] ( PIN mem_out0[2] ) ( mem0 rd_out[2] ) + USE SIGNAL ;
    - mem_out0[3] ( PIN mem_out0[3] ) ( mem0 rd_out[3] ) + USE SIGNAL ;
    - mem_out0[4] ( PIN mem_out0[4] ) ( mem0 rd_out[4] ) + USE SIGNAL ;
    - mem_out0[5] ( PIN mem_out0[5] ) ( mem0 rd_out[5] ) + USE SIGNAL ;
    - mem_out0[6] ( PIN mem_out0[6] ) ( mem0 rd_out[6] ) + USE SIGNAL ;
    - mem_out1[0] ( PIN mem_out1[0] ) ( mem1 rd_out[0] ) + USE SIGNAL ;
    - mem_out1[1] ( PIN mem_out1[1] ) ( mem1 rd_out[1] ) + USE SIGNAL ;
    - mem_out1[2] ( PIN mem_out1[2] ) ( mem1 rd_out[2] ) + USE SIGNAL ;
    - mem_out1[3] ( PIN mem_out1[3] ) ( mem1 rd_out[3] ) + USE SIGNAL ;
    - mem_out1[4] ( PIN mem_out1[4] ) ( mem1 rd_out[4] ) + USE SIGNAL ;
    - mem_out1[5] ( PIN mem_out1[5] ) ( mem1 rd_out[5] ) + USE SIGNAL ;
    - mem_out1[6] ( PIN mem_out1[6] ) ( mem1 rd_out[6] ) + USE SIGNAL ;
END NETS
END DESIGN
