
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401a28 <.init>:
  401a28:	stp	x29, x30, [sp, #-16]!
  401a2c:	mov	x29, sp
  401a30:	bl	4021f0 <feof@plt+0x2a0>
  401a34:	ldp	x29, x30, [sp], #16
  401a38:	ret

Disassembly of section .plt:

0000000000401a40 <_Znam@plt-0x20>:
  401a40:	stp	x16, x30, [sp, #-16]!
  401a44:	adrp	x16, 41f000 <_ZdlPvm@@Base+0x15178>
  401a48:	ldr	x17, [x16, #4088]
  401a4c:	add	x16, x16, #0xff8
  401a50:	br	x17
  401a54:	nop
  401a58:	nop
  401a5c:	nop

0000000000401a60 <_Znam@plt>:
  401a60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16]
  401a68:	add	x16, x16, #0x0
  401a6c:	br	x17

0000000000401a70 <fputs@plt>:
  401a70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #8]
  401a78:	add	x16, x16, #0x8
  401a7c:	br	x17

0000000000401a80 <memcpy@plt>:
  401a80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #16]
  401a88:	add	x16, x16, #0x10
  401a8c:	br	x17

0000000000401a90 <fread@plt>:
  401a90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #24]
  401a98:	add	x16, x16, #0x18
  401a9c:	br	x17

0000000000401aa0 <execvp@plt>:
  401aa0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #32]
  401aa8:	add	x16, x16, #0x20
  401aac:	br	x17

0000000000401ab0 <ungetc@plt>:
  401ab0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #40]
  401ab8:	add	x16, x16, #0x28
  401abc:	br	x17

0000000000401ac0 <pipe@plt>:
  401ac0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #48]
  401ac8:	add	x16, x16, #0x30
  401acc:	br	x17

0000000000401ad0 <dup2@plt>:
  401ad0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #56]
  401ad8:	add	x16, x16, #0x38
  401adc:	br	x17

0000000000401ae0 <_ZSt9terminatev@plt>:
  401ae0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #64]
  401ae8:	add	x16, x16, #0x40
  401aec:	br	x17

0000000000401af0 <isalnum@plt>:
  401af0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #72]
  401af8:	add	x16, x16, #0x48
  401afc:	br	x17

0000000000401b00 <strlen@plt>:
  401b00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #80]
  401b08:	add	x16, x16, #0x50
  401b0c:	br	x17

0000000000401b10 <fprintf@plt>:
  401b10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #88]
  401b18:	add	x16, x16, #0x58
  401b1c:	br	x17

0000000000401b20 <__cxa_begin_catch@plt>:
  401b20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #96]
  401b28:	add	x16, x16, #0x60
  401b2c:	br	x17

0000000000401b30 <putc@plt>:
  401b30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #104]
  401b38:	add	x16, x16, #0x68
  401b3c:	br	x17

0000000000401b40 <open@plt>:
  401b40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #112]
  401b48:	add	x16, x16, #0x70
  401b4c:	br	x17

0000000000401b50 <islower@plt>:
  401b50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #120]
  401b58:	add	x16, x16, #0x78
  401b5c:	br	x17

0000000000401b60 <fclose@plt>:
  401b60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #128]
  401b68:	add	x16, x16, #0x80
  401b6c:	br	x17

0000000000401b70 <isspace@plt>:
  401b70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #136]
  401b78:	add	x16, x16, #0x88
  401b7c:	br	x17

0000000000401b80 <memcmp@plt>:
  401b80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #144]
  401b88:	add	x16, x16, #0x90
  401b8c:	br	x17

0000000000401b90 <strtol@plt>:
  401b90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #152]
  401b98:	add	x16, x16, #0x98
  401b9c:	br	x17

0000000000401ba0 <free@plt>:
  401ba0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #160]
  401ba8:	add	x16, x16, #0xa0
  401bac:	br	x17

0000000000401bb0 <memset@plt>:
  401bb0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #168]
  401bb8:	add	x16, x16, #0xa8
  401bbc:	br	x17

0000000000401bc0 <strchr@plt>:
  401bc0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #176]
  401bc8:	add	x16, x16, #0xb0
  401bcc:	br	x17

0000000000401bd0 <realloc@plt>:
  401bd0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #184]
  401bd8:	add	x16, x16, #0xb8
  401bdc:	br	x17

0000000000401be0 <wait@plt>:
  401be0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #192]
  401be8:	add	x16, x16, #0xc0
  401bec:	br	x17

0000000000401bf0 <_exit@plt>:
  401bf0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #200]
  401bf8:	add	x16, x16, #0xc8
  401bfc:	br	x17

0000000000401c00 <read@plt>:
  401c00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #208]
  401c08:	add	x16, x16, #0xd0
  401c0c:	br	x17

0000000000401c10 <strerror@plt>:
  401c10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #216]
  401c18:	add	x16, x16, #0xd8
  401c1c:	br	x17

0000000000401c20 <strcpy@plt>:
  401c20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #224]
  401c28:	add	x16, x16, #0xe0
  401c2c:	br	x17

0000000000401c30 <strtok@plt>:
  401c30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #232]
  401c38:	add	x16, x16, #0xe8
  401c3c:	br	x17

0000000000401c40 <sprintf@plt>:
  401c40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #240]
  401c48:	add	x16, x16, #0xf0
  401c4c:	br	x17

0000000000401c50 <isxdigit@plt>:
  401c50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #248]
  401c58:	add	x16, x16, #0xf8
  401c5c:	br	x17

0000000000401c60 <creat@plt>:
  401c60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #256]
  401c68:	add	x16, x16, #0x100
  401c6c:	br	x17

0000000000401c70 <unlink@plt>:
  401c70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #264]
  401c78:	add	x16, x16, #0x108
  401c7c:	br	x17

0000000000401c80 <putchar@plt>:
  401c80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #272]
  401c88:	add	x16, x16, #0x110
  401c8c:	br	x17

0000000000401c90 <atoi@plt>:
  401c90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #280]
  401c98:	add	x16, x16, #0x118
  401c9c:	br	x17

0000000000401ca0 <__libc_start_main@plt>:
  401ca0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #288]
  401ca8:	add	x16, x16, #0x120
  401cac:	br	x17

0000000000401cb0 <memchr@plt>:
  401cb0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #296]
  401cb8:	add	x16, x16, #0x128
  401cbc:	br	x17

0000000000401cc0 <mkstemp@plt>:
  401cc0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #304]
  401cc8:	add	x16, x16, #0x130
  401ccc:	br	x17

0000000000401cd0 <getpid@plt>:
  401cd0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #312]
  401cd8:	add	x16, x16, #0x138
  401cdc:	br	x17

0000000000401ce0 <isgraph@plt>:
  401ce0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #320]
  401ce8:	add	x16, x16, #0x140
  401cec:	br	x17

0000000000401cf0 <getc@plt>:
  401cf0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #328]
  401cf8:	add	x16, x16, #0x148
  401cfc:	br	x17

0000000000401d00 <strncmp@plt>:
  401d00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #336]
  401d08:	add	x16, x16, #0x150
  401d0c:	br	x17

0000000000401d10 <isprint@plt>:
  401d10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #344]
  401d18:	add	x16, x16, #0x158
  401d1c:	br	x17

0000000000401d20 <isupper@plt>:
  401d20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #352]
  401d28:	add	x16, x16, #0x160
  401d2c:	br	x17

0000000000401d30 <fputc@plt>:
  401d30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #360]
  401d38:	add	x16, x16, #0x168
  401d3c:	br	x17

0000000000401d40 <fgets_unlocked@plt>:
  401d40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #368]
  401d48:	add	x16, x16, #0x170
  401d4c:	br	x17

0000000000401d50 <__isoc99_sscanf@plt>:
  401d50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #376]
  401d58:	add	x16, x16, #0x178
  401d5c:	br	x17

0000000000401d60 <__cxa_atexit@plt>:
  401d60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #384]
  401d68:	add	x16, x16, #0x180
  401d6c:	br	x17

0000000000401d70 <fflush@plt>:
  401d70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #392]
  401d78:	add	x16, x16, #0x188
  401d7c:	br	x17

0000000000401d80 <pathconf@plt>:
  401d80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #400]
  401d88:	add	x16, x16, #0x190
  401d8c:	br	x17

0000000000401d90 <isalpha@plt>:
  401d90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #408]
  401d98:	add	x16, x16, #0x198
  401d9c:	br	x17

0000000000401da0 <_ZdaPv@plt>:
  401da0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #416]
  401da8:	add	x16, x16, #0x1a0
  401dac:	br	x17

0000000000401db0 <__errno_location@plt>:
  401db0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #424]
  401db8:	add	x16, x16, #0x1a8
  401dbc:	br	x17

0000000000401dc0 <dup@plt>:
  401dc0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #432]
  401dc8:	add	x16, x16, #0x1b0
  401dcc:	br	x17

0000000000401dd0 <mkdir@plt>:
  401dd0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #440]
  401dd8:	add	x16, x16, #0x1b8
  401ddc:	br	x17

0000000000401de0 <vsnprintf@plt>:
  401de0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #448]
  401de8:	add	x16, x16, #0x1c0
  401dec:	br	x17

0000000000401df0 <fork@plt>:
  401df0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #456]
  401df8:	add	x16, x16, #0x1c8
  401dfc:	br	x17

0000000000401e00 <system@plt>:
  401e00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #464]
  401e08:	add	x16, x16, #0x1d0
  401e0c:	br	x17

0000000000401e10 <wcwidth@plt>:
  401e10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #472]
  401e18:	add	x16, x16, #0x1d8
  401e1c:	br	x17

0000000000401e20 <fopen@plt>:
  401e20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #480]
  401e28:	add	x16, x16, #0x1e0
  401e2c:	br	x17

0000000000401e30 <close@plt>:
  401e30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #488]
  401e38:	add	x16, x16, #0x1e8
  401e3c:	br	x17

0000000000401e40 <strcmp@plt>:
  401e40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #496]
  401e48:	add	x16, x16, #0x1f0
  401e4c:	br	x17

0000000000401e50 <write@plt>:
  401e50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #504]
  401e58:	add	x16, x16, #0x1f8
  401e5c:	br	x17

0000000000401e60 <malloc@plt>:
  401e60:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #512]
  401e68:	add	x16, x16, #0x200
  401e6c:	br	x17

0000000000401e70 <ispunct@plt>:
  401e70:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e74:	ldr	x17, [x16, #520]
  401e78:	add	x16, x16, #0x208
  401e7c:	br	x17

0000000000401e80 <iscntrl@plt>:
  401e80:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e84:	ldr	x17, [x16, #528]
  401e88:	add	x16, x16, #0x210
  401e8c:	br	x17

0000000000401e90 <abort@plt>:
  401e90:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401e94:	ldr	x17, [x16, #536]
  401e98:	add	x16, x16, #0x218
  401e9c:	br	x17

0000000000401ea0 <getenv@plt>:
  401ea0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ea4:	ldr	x17, [x16, #544]
  401ea8:	add	x16, x16, #0x220
  401eac:	br	x17

0000000000401eb0 <strcasecmp@plt>:
  401eb0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401eb4:	ldr	x17, [x16, #552]
  401eb8:	add	x16, x16, #0x228
  401ebc:	br	x17

0000000000401ec0 <__gxx_personality_v0@plt>:
  401ec0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ec4:	ldr	x17, [x16, #560]
  401ec8:	add	x16, x16, #0x230
  401ecc:	br	x17

0000000000401ed0 <tan@plt>:
  401ed0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ed4:	ldr	x17, [x16, #568]
  401ed8:	add	x16, x16, #0x238
  401edc:	br	x17

0000000000401ee0 <exit@plt>:
  401ee0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ee4:	ldr	x17, [x16, #576]
  401ee8:	add	x16, x16, #0x240
  401eec:	br	x17

0000000000401ef0 <fwrite@plt>:
  401ef0:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401ef4:	ldr	x17, [x16, #584]
  401ef8:	add	x16, x16, #0x248
  401efc:	br	x17

0000000000401f00 <_Unwind_Resume@plt>:
  401f00:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401f04:	ldr	x17, [x16, #592]
  401f08:	add	x16, x16, #0x250
  401f0c:	br	x17

0000000000401f10 <fdopen@plt>:
  401f10:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401f14:	ldr	x17, [x16, #600]
  401f18:	add	x16, x16, #0x258
  401f1c:	br	x17

0000000000401f20 <__gmon_start__@plt>:
  401f20:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401f24:	ldr	x17, [x16, #608]
  401f28:	add	x16, x16, #0x260
  401f2c:	br	x17

0000000000401f30 <strcat@plt>:
  401f30:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401f34:	ldr	x17, [x16, #616]
  401f38:	add	x16, x16, #0x268
  401f3c:	br	x17

0000000000401f40 <printf@plt>:
  401f40:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401f44:	ldr	x17, [x16, #624]
  401f48:	add	x16, x16, #0x270
  401f4c:	br	x17

0000000000401f50 <feof@plt>:
  401f50:	adrp	x16, 420000 <_Znam@GLIBCXX_3.4>
  401f54:	ldr	x17, [x16, #632]
  401f58:	add	x16, x16, #0x278
  401f5c:	br	x17

Disassembly of section .text:

0000000000401f60 <_Znwm@@Base-0x7e78>:
  401f60:	stp	x29, x30, [sp, #-32]!
  401f64:	stp	x20, x19, [sp, #16]
  401f68:	mov	x29, sp
  401f6c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f70:	add	x0, x0, #0xf00
  401f74:	bl	409e94 <_ZdlPvm@@Base+0xc>
  401f78:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401f7c:	add	x19, x19, #0xf08
  401f80:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  401f84:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  401f88:	add	x1, x1, #0xc50
  401f8c:	add	x2, x2, #0xc60
  401f90:	mov	x0, x19
  401f94:	mov	w3, wzr
  401f98:	mov	w4, wzr
  401f9c:	bl	40a200 <_ZdlPvm@@Base+0x378>
  401fa0:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  401fa4:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x178>
  401fa8:	add	x20, x20, #0x288
  401fac:	add	x0, x0, #0x3ac
  401fb0:	mov	x1, x19
  401fb4:	mov	x2, x20
  401fb8:	bl	401d60 <__cxa_atexit@plt>
  401fbc:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fc0:	adrp	x0, 402000 <feof@plt+0xb0>
  401fc4:	add	x1, x1, #0xf60
  401fc8:	add	x0, x0, #0xc88
  401fcc:	mov	x2, x20
  401fd0:	stp	xzr, xzr, [x1]
  401fd4:	str	wzr, [x1, #16]
  401fd8:	bl	401d60 <__cxa_atexit@plt>
  401fdc:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401fe0:	add	x1, x1, #0xf98
  401fe4:	stp	xzr, xzr, [x1]
  401fe8:	mov	x2, x20
  401fec:	ldp	x20, x19, [sp, #16]
  401ff0:	adrp	x0, 402000 <feof@plt+0xb0>
  401ff4:	add	x0, x0, #0x670
  401ff8:	ldp	x29, x30, [sp], #32
  401ffc:	b	401d60 <__cxa_atexit@plt>
  402000:	stp	x29, x30, [sp, #-16]!
  402004:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  402008:	add	x0, x0, #0x411
  40200c:	mov	x29, sp
  402010:	bl	401ea0 <getenv@plt>
  402014:	cbz	x0, 402020 <feof@plt+0xd0>
  402018:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  40201c:	str	x0, [x8, #680]
  402020:	ldp	x29, x30, [sp], #16
  402024:	ret
  402028:	stp	x29, x30, [sp, #-16]!
  40202c:	mov	x29, sp
  402030:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402034:	add	x0, x0, #0xfe0
  402038:	bl	40b940 <_ZdlPvm@@Base+0x1ab8>
  40203c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402040:	add	x0, x0, #0xfe1
  402044:	ldp	x29, x30, [sp], #16
  402048:	b	409e94 <_ZdlPvm@@Base+0xc>
  40204c:	stp	x29, x30, [sp, #-32]!
  402050:	str	x19, [sp, #16]
  402054:	mov	x29, sp
  402058:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40205c:	add	x19, x19, #0xfe8
  402060:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  402064:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  402068:	add	x1, x1, #0xc50
  40206c:	add	x2, x2, #0xc60
  402070:	mov	x0, x19
  402074:	mov	w3, wzr
  402078:	mov	w4, wzr
  40207c:	bl	40a200 <_ZdlPvm@@Base+0x378>
  402080:	mov	x1, x19
  402084:	ldr	x19, [sp, #16]
  402088:	adrp	x0, 40a000 <_ZdlPvm@@Base+0x178>
  40208c:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  402090:	add	x0, x0, #0x3ac
  402094:	add	x2, x2, #0x288
  402098:	ldp	x29, x30, [sp], #32
  40209c:	b	401d60 <__cxa_atexit@plt>
  4020a0:	stp	x29, x30, [sp, #-32]!
  4020a4:	stp	x20, x19, [sp, #16]
  4020a8:	mov	x29, sp
  4020ac:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x110>
  4020b0:	add	x19, x19, #0x98
  4020b4:	mov	w8, #0x11                  	// #17
  4020b8:	mov	w0, #0x110                 	// #272
  4020bc:	str	w8, [x19, #8]
  4020c0:	bl	401a60 <_Znam@plt>
  4020c4:	mov	w2, #0x110                 	// #272
  4020c8:	mov	w1, wzr
  4020cc:	mov	x20, x0
  4020d0:	bl	401bb0 <memset@plt>
  4020d4:	adrp	x0, 408000 <feof@plt+0x60b0>
  4020d8:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  4020dc:	add	x0, x0, #0xc48
  4020e0:	add	x2, x2, #0x288
  4020e4:	mov	x1, x19
  4020e8:	str	x20, [x19]
  4020ec:	str	wzr, [x19, #12]
  4020f0:	bl	401d60 <__cxa_atexit@plt>
  4020f4:	ldp	x20, x19, [sp, #16]
  4020f8:	ldp	x29, x30, [sp], #32
  4020fc:	b	409098 <feof@plt+0x7148>
  402100:	stp	x29, x30, [sp, #-32]!
  402104:	str	x19, [sp, #16]
  402108:	mov	x29, sp
  40210c:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x110>
  402110:	add	x19, x19, #0xd8
  402114:	mov	x0, x19
  402118:	bl	409a34 <feof@plt+0x7ae4>
  40211c:	mov	x1, x19
  402120:	ldr	x19, [sp, #16]
  402124:	adrp	x0, 409000 <feof@plt+0x70b0>
  402128:	adrp	x2, 420000 <_Znam@GLIBCXX_3.4>
  40212c:	add	x0, x0, #0xaf0
  402130:	add	x2, x2, #0x288
  402134:	ldp	x29, x30, [sp], #32
  402138:	b	401d60 <__cxa_atexit@plt>
  40213c:	b	409e94 <_ZdlPvm@@Base+0xc>
  402140:	stp	x29, x30, [sp, #-32]!
  402144:	str	x19, [sp, #16]
  402148:	mov	x29, sp
  40214c:	bl	40b374 <_ZdlPvm@@Base+0x14ec>
  402150:	adrp	x19, 420000 <_Znam@GLIBCXX_3.4>
  402154:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402158:	adrp	x1, 423000 <stderr@@GLIBC_2.17+0x1110>
  40215c:	add	x19, x19, #0x288
  402160:	add	x0, x0, #0x494
  402164:	add	x1, x1, #0x50c
  402168:	mov	x2, x19
  40216c:	bl	401d60 <__cxa_atexit@plt>
  402170:	mov	x2, x19
  402174:	ldr	x19, [sp, #16]
  402178:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  40217c:	adrp	x1, 423000 <stderr@@GLIBC_2.17+0x1110>
  402180:	add	x0, x0, #0x550
  402184:	add	x1, x1, #0x518
  402188:	ldp	x29, x30, [sp], #32
  40218c:	b	401d60 <__cxa_atexit@plt>
  402190:	adrp	x0, 423000 <stderr@@GLIBC_2.17+0x1110>
  402194:	add	x0, x0, #0x519
  402198:	b	40b940 <_ZdlPvm@@Base+0x1ab8>
  40219c:	b	40b940 <_ZdlPvm@@Base+0x1ab8>
  4021a0:	mov	x29, #0x0                   	// #0
  4021a4:	mov	x30, #0x0                   	// #0
  4021a8:	mov	x5, x0
  4021ac:	ldr	x1, [sp]
  4021b0:	add	x2, sp, #0x8
  4021b4:	mov	x6, sp
  4021b8:	movz	x0, #0x0, lsl #48
  4021bc:	movk	x0, #0x0, lsl #32
  4021c0:	movk	x0, #0x40, lsl #16
  4021c4:	movk	x0, #0x38a8
  4021c8:	movz	x3, #0x0, lsl #48
  4021cc:	movk	x3, #0x0, lsl #32
  4021d0:	movk	x3, #0x40, lsl #16
  4021d4:	movk	x3, #0xbb20
  4021d8:	movz	x4, #0x0, lsl #48
  4021dc:	movk	x4, #0x0, lsl #32
  4021e0:	movk	x4, #0x40, lsl #16
  4021e4:	movk	x4, #0xbba0
  4021e8:	bl	401ca0 <__libc_start_main@plt>
  4021ec:	bl	401e90 <abort@plt>
  4021f0:	adrp	x0, 41f000 <_ZdlPvm@@Base+0x15178>
  4021f4:	ldr	x0, [x0, #4064]
  4021f8:	cbz	x0, 402200 <feof@plt+0x2b0>
  4021fc:	b	401f20 <__gmon_start__@plt>
  402200:	ret
  402204:	nop
  402208:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40220c:	add	x0, x0, #0xee0
  402210:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402214:	add	x1, x1, #0xee0
  402218:	cmp	x1, x0
  40221c:	b.eq	402234 <feof@plt+0x2e4>  // b.none
  402220:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  402224:	ldr	x1, [x1, #3008]
  402228:	cbz	x1, 402234 <feof@plt+0x2e4>
  40222c:	mov	x16, x1
  402230:	br	x16
  402234:	ret
  402238:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40223c:	add	x0, x0, #0xee0
  402240:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402244:	add	x1, x1, #0xee0
  402248:	sub	x1, x1, x0
  40224c:	lsr	x2, x1, #63
  402250:	add	x1, x2, x1, asr #3
  402254:	cmp	xzr, x1, asr #1
  402258:	asr	x1, x1, #1
  40225c:	b.eq	402274 <feof@plt+0x324>  // b.none
  402260:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  402264:	ldr	x2, [x2, #3016]
  402268:	cbz	x2, 402274 <feof@plt+0x324>
  40226c:	mov	x16, x2
  402270:	br	x16
  402274:	ret
  402278:	stp	x29, x30, [sp, #-32]!
  40227c:	mov	x29, sp
  402280:	str	x19, [sp, #16]
  402284:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402288:	ldrb	w0, [x19, #3832]
  40228c:	cbnz	w0, 40229c <feof@plt+0x34c>
  402290:	bl	402208 <feof@plt+0x2b8>
  402294:	mov	w0, #0x1                   	// #1
  402298:	strb	w0, [x19, #3832]
  40229c:	ldr	x19, [sp, #16]
  4022a0:	ldp	x29, x30, [sp], #32
  4022a4:	ret
  4022a8:	b	402238 <feof@plt+0x2e8>
  4022ac:	sub	sp, sp, #0x30
  4022b0:	stp	x29, x30, [sp, #32]
  4022b4:	add	x29, sp, #0x20
  4022b8:	mov	x1, x0
  4022bc:	add	x0, sp, #0x10
  4022c0:	bl	404aa4 <feof@plt+0x2b54>
  4022c4:	bl	401db0 <__errno_location@plt>
  4022c8:	ldr	w0, [x0]
  4022cc:	bl	401c10 <strerror@plt>
  4022d0:	mov	x1, x0
  4022d4:	mov	x0, sp
  4022d8:	bl	404aa4 <feof@plt+0x2b54>
  4022dc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4022e0:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4022e4:	add	x0, x0, #0xe82
  4022e8:	add	x3, x3, #0xfc0
  4022ec:	add	x1, sp, #0x10
  4022f0:	mov	x2, sp
  4022f4:	bl	404d5c <feof@plt+0x2e0c>
  4022f8:	ldp	x29, x30, [sp, #32]
  4022fc:	add	sp, sp, #0x30
  402300:	ret
  402304:	stp	x29, x30, [sp, #-80]!
  402308:	stp	x26, x25, [sp, #16]
  40230c:	stp	x24, x23, [sp, #32]
  402310:	stp	x22, x21, [sp, #48]
  402314:	stp	x20, x19, [sp, #64]
  402318:	mov	x29, sp
  40231c:	cbz	x0, 402404 <feof@plt+0x4b4>
  402320:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402324:	ldr	x8, [x24, #3864]
  402328:	mov	x19, x0
  40232c:	cbnz	x8, 402348 <feof@plt+0x3f8>
  402330:	mov	w0, #0x80                  	// #128
  402334:	mov	w20, #0x80                  	// #128
  402338:	bl	401a60 <_Znam@plt>
  40233c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402340:	str	x0, [x24, #3864]
  402344:	str	w20, [x8, #3872]
  402348:	mov	x0, x19
  40234c:	bl	401cf0 <getc@plt>
  402350:	cmp	w0, #0x9
  402354:	b.eq	402348 <feof@plt+0x3f8>  // b.none
  402358:	cmp	w0, #0x20
  40235c:	b.eq	402348 <feof@plt+0x3f8>  // b.none
  402360:	cmn	w0, #0x1
  402364:	b.ne	402370 <feof@plt+0x420>  // b.any
  402368:	mov	w0, wzr
  40236c:	b	402404 <feof@plt+0x4b4>
  402370:	mov	x1, x19
  402374:	bl	401ab0 <ungetc@plt>
  402378:	mov	x9, xzr
  40237c:	adrp	x26, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402380:	mov	x0, x19
  402384:	mov	x25, x9
  402388:	bl	401cf0 <getc@plt>
  40238c:	cmn	w0, #0x1
  402390:	b.eq	4023f8 <feof@plt+0x4a8>  // b.none
  402394:	ldrsw	x22, [x26, #3872]
  402398:	add	w8, w25, #0x1
  40239c:	mov	w20, w0
  4023a0:	cmp	w8, w22
  4023a4:	b.lt	4023e0 <feof@plt+0x490>  // b.tstop
  4023a8:	ldr	x23, [x24, #3864]
  4023ac:	lsl	x21, x22, #1
  4023b0:	mov	x0, x21
  4023b4:	bl	401a60 <_Znam@plt>
  4023b8:	mov	x1, x23
  4023bc:	mov	x2, x22
  4023c0:	str	x0, [x24, #3864]
  4023c4:	bl	401a80 <memcpy@plt>
  4023c8:	cbz	x23, 4023dc <feof@plt+0x48c>
  4023cc:	mov	x0, x23
  4023d0:	bl	401da0 <_ZdaPv@plt>
  4023d4:	ldr	w8, [x26, #3872]
  4023d8:	lsl	w21, w8, #1
  4023dc:	str	w21, [x26, #3872]
  4023e0:	ldr	x8, [x24, #3864]
  4023e4:	cmp	w20, #0xa
  4023e8:	add	x9, x25, #0x1
  4023ec:	strb	w20, [x8, x25]
  4023f0:	b.ne	402380 <feof@plt+0x430>  // b.any
  4023f4:	b	4023fc <feof@plt+0x4ac>
  4023f8:	ldr	x8, [x24, #3864]
  4023fc:	strb	wzr, [x8, x25]
  402400:	mov	w0, #0x1                   	// #1
  402404:	ldp	x20, x19, [sp, #64]
  402408:	ldp	x22, x21, [sp, #48]
  40240c:	ldp	x24, x23, [sp, #32]
  402410:	ldp	x26, x25, [sp, #16]
  402414:	ldp	x29, x30, [sp], #80
  402418:	ret
  40241c:	stp	x29, x30, [sp, #-64]!
  402420:	str	x23, [sp, #16]
  402424:	stp	x22, x21, [sp, #32]
  402428:	stp	x20, x19, [sp, #48]
  40242c:	mov	x29, sp
  402430:	mov	x21, x0
  402434:	mov	w0, #0x2                   	// #2
  402438:	mov	w22, w1
  40243c:	bl	401dc0 <dup@plt>
  402440:	mov	w19, w0
  402444:	mov	w0, #0x1                   	// #1
  402448:	bl	401dc0 <dup@plt>
  40244c:	mov	w20, w0
  402450:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402454:	add	x0, x0, #0xca6
  402458:	mov	w1, #0x1                   	// #1
  40245c:	mov	w2, #0x1b6                 	// #438
  402460:	bl	401b40 <open@plt>
  402464:	cmp	w19, #0x3
  402468:	mov	w23, w0
  40246c:	b.lt	402484 <feof@plt+0x534>  // b.tstop
  402470:	cmp	w23, #0x3
  402474:	b.lt	402484 <feof@plt+0x534>  // b.tstop
  402478:	mov	w1, #0x2                   	// #2
  40247c:	mov	w0, w23
  402480:	bl	401ad0 <dup2@plt>
  402484:	cbz	w22, 4024a8 <feof@plt+0x558>
  402488:	cmp	w20, #0x2
  40248c:	b.lt	4024a8 <feof@plt+0x558>  // b.tstop
  402490:	cmp	w23, #0x2
  402494:	b.lt	4024a8 <feof@plt+0x558>  // b.tstop
  402498:	mov	w1, #0x1                   	// #1
  40249c:	mov	w0, w23
  4024a0:	bl	401ad0 <dup2@plt>
  4024a4:	b	4024ac <feof@plt+0x55c>
  4024a8:	tbnz	w23, #31, 4024b4 <feof@plt+0x564>
  4024ac:	mov	w0, w23
  4024b0:	bl	401e30 <close@plt>
  4024b4:	mov	x0, x21
  4024b8:	bl	401e00 <system@plt>
  4024bc:	mov	w23, w0
  4024c0:	mov	w1, #0x2                   	// #2
  4024c4:	mov	w0, w19
  4024c8:	bl	401ad0 <dup2@plt>
  4024cc:	cbz	w22, 4024dc <feof@plt+0x58c>
  4024d0:	mov	w1, #0x1                   	// #1
  4024d4:	mov	w0, w20
  4024d8:	bl	401ad0 <dup2@plt>
  4024dc:	cbnz	w23, 402500 <feof@plt+0x5b0>
  4024e0:	mov	w0, w19
  4024e4:	bl	401e30 <close@plt>
  4024e8:	mov	w0, w20
  4024ec:	ldp	x20, x19, [sp, #48]
  4024f0:	ldp	x22, x21, [sp, #32]
  4024f4:	ldr	x23, [sp, #16]
  4024f8:	ldp	x29, x30, [sp], #64
  4024fc:	b	401e30 <close@plt>
  402500:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402504:	cmn	w23, #0x1
  402508:	b.ne	402524 <feof@plt+0x5d4>  // b.any
  40250c:	ldr	x0, [x8, #3824]
  402510:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  402514:	add	x1, x1, #0xcb0
  402518:	mov	x2, x21
  40251c:	bl	401b10 <fprintf@plt>
  402520:	b	4024e0 <feof@plt+0x590>
  402524:	ldr	x0, [x8, #3824]
  402528:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  40252c:	add	x1, x1, #0xcc5
  402530:	mov	x2, x21
  402534:	mov	w3, w23
  402538:	bl	401b10 <fprintf@plt>
  40253c:	b	4024e0 <feof@plt+0x590>
  402540:	sub	sp, sp, #0x150
  402544:	stp	x29, x30, [sp, #256]
  402548:	stp	x28, x25, [sp, #272]
  40254c:	stp	x24, x23, [sp, #288]
  402550:	stp	x22, x21, [sp, #304]
  402554:	stp	x20, x19, [sp, #320]
  402558:	add	x29, sp, #0x100
  40255c:	mov	x19, x0
  402560:	mov	w0, #0x64                  	// #100
  402564:	stp	x1, x2, [x29, #-120]
  402568:	stp	x3, x4, [x29, #-104]
  40256c:	stp	x5, x6, [x29, #-88]
  402570:	stur	x7, [x29, #-72]
  402574:	stp	q0, q1, [sp]
  402578:	stp	q2, q3, [sp, #32]
  40257c:	stp	q4, q5, [sp, #64]
  402580:	stp	q6, q7, [sp, #96]
  402584:	bl	401e60 <malloc@plt>
  402588:	cbz	x0, 4025fc <feof@plt+0x6ac>
  40258c:	sub	x8, x29, #0x78
  402590:	mov	x23, #0xffffffffffffffc8    	// #-56
  402594:	mov	x9, sp
  402598:	mov	w21, #0x64                  	// #100
  40259c:	add	x22, x29, #0x50
  4025a0:	movk	x23, #0xff80, lsl #32
  4025a4:	add	x24, x8, #0x38
  4025a8:	add	x25, x9, #0x80
  4025ac:	stp	x22, x24, [x29, #-32]
  4025b0:	stp	x25, x23, [x29, #-16]
  4025b4:	ldp	q0, q1, [x29, #-32]
  4025b8:	mov	w1, w21
  4025bc:	sub	x3, x29, #0x40
  4025c0:	mov	x2, x19
  4025c4:	mov	x20, x0
  4025c8:	stp	q0, q1, [x29, #-64]
  4025cc:	bl	401de0 <vsnprintf@plt>
  4025d0:	tbnz	w0, #31, 4025e0 <feof@plt+0x690>
  4025d4:	sub	w8, w21, #0x1
  4025d8:	cmp	w0, w8
  4025dc:	b.lt	402604 <feof@plt+0x6b4>  // b.tstop
  4025e0:	lsl	w21, w21, #1
  4025e4:	sxtw	x1, w21
  4025e8:	mov	x0, x20
  4025ec:	bl	401bd0 <realloc@plt>
  4025f0:	cbnz	x0, 4025ac <feof@plt+0x65c>
  4025f4:	mov	x0, x20
  4025f8:	bl	401ba0 <free@plt>
  4025fc:	mov	x20, xzr
  402600:	b	402628 <feof@plt+0x6d8>
  402604:	add	w8, w0, #0x1
  402608:	cmp	w21, w8
  40260c:	b.le	402628 <feof@plt+0x6d8>
  402610:	mov	x0, x20
  402614:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  402618:	mov	x19, x0
  40261c:	mov	x0, x20
  402620:	bl	401ba0 <free@plt>
  402624:	mov	x20, x19
  402628:	mov	x0, x20
  40262c:	ldp	x20, x19, [sp, #320]
  402630:	ldp	x22, x21, [sp, #304]
  402634:	ldp	x24, x23, [sp, #288]
  402638:	ldp	x28, x25, [sp, #272]
  40263c:	ldp	x29, x30, [sp, #256]
  402640:	add	sp, sp, #0x150
  402644:	ret
  402648:	stp	x29, x30, [sp, #-16]!
  40264c:	mov	w2, #0x104                 	// #260
  402650:	mov	w1, wzr
  402654:	mov	x29, sp
  402658:	str	xzr, [x0, #264]
  40265c:	bl	401bb0 <memset@plt>
  402660:	ldp	x29, x30, [sp], #16
  402664:	ret
  402668:	stp	xzr, xzr, [x0]
  40266c:	ret
  402670:	stp	x29, x30, [sp, #-32]!
  402674:	str	x19, [sp, #16]
  402678:	mov	x19, x0
  40267c:	ldr	x0, [x0]
  402680:	mov	x29, sp
  402684:	cbz	x0, 40269c <feof@plt+0x74c>
  402688:	ldr	x8, [x0, #264]
  40268c:	str	x8, [x19]
  402690:	bl	409e7c <_ZdlPv@@Base>
  402694:	ldr	x0, [x19]
  402698:	cbnz	x0, 402688 <feof@plt+0x738>
  40269c:	ldr	x19, [sp, #16]
  4026a0:	ldp	x29, x30, [sp], #32
  4026a4:	ret
  4026a8:	stp	x29, x30, [sp, #-64]!
  4026ac:	str	x23, [sp, #16]
  4026b0:	stp	x22, x21, [sp, #32]
  4026b4:	stp	x20, x19, [sp, #48]
  4026b8:	mov	x29, sp
  4026bc:	mov	x20, x0
  4026c0:	mov	x0, x1
  4026c4:	mov	x19, x1
  4026c8:	bl	401f50 <feof@plt>
  4026cc:	cbnz	w0, 402770 <feof@plt+0x820>
  4026d0:	mov	w23, #0x100                 	// #256
  4026d4:	ldr	x21, [x20, #8]
  4026d8:	cbz	x21, 402714 <feof@plt+0x7c4>
  4026dc:	ldr	w8, [x21, #256]
  4026e0:	cmp	w8, #0x100
  4026e4:	b.ne	402734 <feof@plt+0x7e4>  // b.any
  4026e8:	mov	w0, #0x110                 	// #272
  4026ec:	bl	409dd8 <_Znwm@@Base>
  4026f0:	mov	w2, #0x104                 	// #260
  4026f4:	mov	w1, wzr
  4026f8:	mov	x22, x0
  4026fc:	str	xzr, [x0, #264]
  402700:	bl	401bb0 <memset@plt>
  402704:	str	x22, [x21, #264]
  402708:	mov	x21, x22
  40270c:	str	x22, [x20, #8]
  402710:	b	402734 <feof@plt+0x7e4>
  402714:	mov	w0, #0x110                 	// #272
  402718:	bl	409dd8 <_Znwm@@Base>
  40271c:	mov	w2, #0x104                 	// #260
  402720:	mov	w1, wzr
  402724:	mov	x21, x0
  402728:	str	xzr, [x0, #264]
  40272c:	bl	401bb0 <memset@plt>
  402730:	stp	x21, x21, [x20]
  402734:	ldrsw	x8, [x21, #256]
  402738:	mov	w1, #0x1                   	// #1
  40273c:	mov	x0, x21
  402740:	mov	x3, x19
  402744:	sub	x2, x23, x8
  402748:	bl	401a90 <fread@plt>
  40274c:	cmp	w0, #0x1
  402750:	b.lt	402778 <feof@plt+0x828>  // b.tstop
  402754:	ldr	x8, [x20, #8]
  402758:	ldr	w9, [x8, #256]
  40275c:	add	w9, w9, w0
  402760:	mov	x0, x19
  402764:	str	w9, [x8, #256]
  402768:	bl	401f50 <feof@plt>
  40276c:	cbz	w0, 4026d4 <feof@plt+0x784>
  402770:	mov	w0, #0x1                   	// #1
  402774:	b	40277c <feof@plt+0x82c>
  402778:	mov	w0, wzr
  40277c:	ldp	x20, x19, [sp, #48]
  402780:	ldp	x22, x21, [sp, #32]
  402784:	ldr	x23, [sp, #16]
  402788:	ldp	x29, x30, [sp], #64
  40278c:	ret
  402790:	stp	x29, x30, [sp, #-64]!
  402794:	str	x23, [sp, #16]
  402798:	stp	x22, x21, [sp, #32]
  40279c:	stp	x20, x19, [sp, #48]
  4027a0:	mov	x29, sp
  4027a4:	ldr	w8, [x2]
  4027a8:	str	w8, [x29, #28]
  4027ac:	ldr	x9, [x1]
  4027b0:	cbz	x9, 40299c <feof@plt+0xa4c>
  4027b4:	ldrsw	x11, [x9, #256]
  4027b8:	mov	w20, w3
  4027bc:	mov	x19, x2
  4027c0:	mov	x21, x1
  4027c4:	mov	x22, x0
  4027c8:	cmp	w8, w11
  4027cc:	sxtw	x10, w8
  4027d0:	mov	w23, w8
  4027d4:	b.ge	402828 <feof@plt+0x8d8>  // b.tcont
  4027d8:	lsl	x12, x10, #32
  4027dc:	mov	x13, #0x100000000           	// #4294967296
  4027e0:	mov	x23, x10
  4027e4:	ldrb	w14, [x9, x23]
  4027e8:	cmp	w14, #0xa
  4027ec:	b.eq	40280c <feof@plt+0x8bc>  // b.none
  4027f0:	cmp	w14, #0x5c
  4027f4:	b.eq	40280c <feof@plt+0x8bc>  // b.none
  4027f8:	add	x23, x23, #0x1
  4027fc:	cmp	x23, x11
  402800:	add	x12, x12, x13
  402804:	b.lt	4027e4 <feof@plt+0x894>  // b.tstop
  402808:	b	402824 <feof@plt+0x8d4>
  40280c:	str	w23, [x29, #28]
  402810:	asr	x11, x12, #32
  402814:	ldrb	w11, [x9, x11]
  402818:	cmp	w11, #0xa
  40281c:	b.ne	402828 <feof@plt+0x8d8>  // b.any
  402820:	add	w23, w23, #0x1
  402824:	str	w23, [x29, #28]
  402828:	add	x0, x9, x10
  40282c:	sub	w1, w23, w8
  402830:	bl	4029b0 <feof@plt+0xa60>
  402834:	cmp	w23, #0xff
  402838:	b.gt	402948 <feof@plt+0x9f8>
  40283c:	ldr	x8, [x21]
  402840:	ldrb	w8, [x8, w23, sxtw]
  402844:	cmp	w8, #0x5c
  402848:	b.ne	402948 <feof@plt+0x9f8>  // b.any
  40284c:	adrp	x3, 40b000 <_ZdlPvm@@Base+0x1178>
  402850:	add	x3, x3, #0xce6
  402854:	add	x2, x29, #0x1c
  402858:	mov	x1, x21
  40285c:	bl	402a28 <feof@plt+0xad8>
  402860:	cbz	w0, 4028c0 <feof@plt+0x970>
  402864:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402868:	add	x0, x0, #0xf2b
  40286c:	mov	w1, #0x4                   	// #4
  402870:	bl	4029b0 <feof@plt+0xa60>
  402874:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  402878:	add	x0, x0, #0x220
  40287c:	mov	w1, #0x1                   	// #1
  402880:	bl	4029b0 <feof@plt+0xa60>
  402884:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402888:	ldr	x23, [x8, #4008]
  40288c:	mov	x0, x23
  402890:	bl	401b00 <strlen@plt>
  402894:	mov	x1, x0
  402898:	mov	x0, x23
  40289c:	bl	4029b0 <feof@plt+0xa60>
  4028a0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4028a4:	add	x0, x0, #0xf30
  4028a8:	mov	w1, #0x5                   	// #5
  4028ac:	bl	4029b0 <feof@plt+0xa60>
  4028b0:	cbz	w20, 4028f8 <feof@plt+0x9a8>
  4028b4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4028b8:	add	x0, x0, #0xf36
  4028bc:	b	402900 <feof@plt+0x9b0>
  4028c0:	adrp	x3, 40b000 <_ZdlPvm@@Base+0x1178>
  4028c4:	add	x3, x3, #0xd02
  4028c8:	add	x2, x29, #0x1c
  4028cc:	mov	x1, x21
  4028d0:	bl	402a28 <feof@plt+0xad8>
  4028d4:	cbz	w0, 402908 <feof@plt+0x9b8>
  4028d8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4028dc:	add	x0, x0, #0xf4c
  4028e0:	mov	w1, #0xa                   	// #10
  4028e4:	bl	4029b0 <feof@plt+0xa60>
  4028e8:	cbz	w20, 402938 <feof@plt+0x9e8>
  4028ec:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4028f0:	add	x0, x0, #0xf57
  4028f4:	b	402940 <feof@plt+0x9f0>
  4028f8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4028fc:	add	x0, x0, #0xf41
  402900:	mov	w1, #0xa                   	// #10
  402904:	b	402944 <feof@plt+0x9f4>
  402908:	ldr	x8, [x21]
  40290c:	ldr	w9, [x29, #28]
  402910:	ldr	w10, [x8, #256]
  402914:	cmp	w9, w10
  402918:	b.ge	402948 <feof@plt+0x9f8>  // b.tcont
  40291c:	sxtw	x10, w9
  402920:	str	w9, [x19]
  402924:	add	w9, w9, #0x1
  402928:	add	x0, x8, x10
  40292c:	mov	w1, #0x1                   	// #1
  402930:	str	w9, [x29, #28]
  402934:	b	402944 <feof@plt+0x9f4>
  402938:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  40293c:	add	x0, x0, #0xf5d
  402940:	mov	w1, #0x5                   	// #5
  402944:	bl	4029b0 <feof@plt+0xa60>
  402948:	ldr	x9, [x21]
  40294c:	ldr	w8, [x29, #28]
  402950:	ldr	w10, [x9, #256]
  402954:	cmp	w8, w10
  402958:	b.ne	402998 <feof@plt+0xa48>  // b.any
  40295c:	str	wzr, [x19]
  402960:	ldr	x9, [x9, #264]
  402964:	str	x9, [x21]
  402968:	cbz	x9, 40299c <feof@plt+0xa4c>
  40296c:	sxtw	x8, w8
  402970:	add	x8, x8, x9
  402974:	ldurb	w8, [x8, #-1]
  402978:	cmp	w8, #0xa
  40297c:	b.eq	40299c <feof@plt+0xa4c>  // b.none
  402980:	mov	x0, x22
  402984:	mov	x1, x21
  402988:	mov	x2, x19
  40298c:	mov	w3, w20
  402990:	bl	402790 <feof@plt+0x840>
  402994:	b	40299c <feof@plt+0xa4c>
  402998:	str	w8, [x19]
  40299c:	ldp	x20, x19, [sp, #48]
  4029a0:	ldp	x22, x21, [sp, #32]
  4029a4:	ldr	x23, [sp, #16]
  4029a8:	ldp	x29, x30, [sp], #64
  4029ac:	ret
  4029b0:	stp	x29, x30, [sp, #-64]!
  4029b4:	str	x23, [sp, #16]
  4029b8:	stp	x22, x21, [sp, #32]
  4029bc:	stp	x20, x19, [sp, #48]
  4029c0:	mov	x29, sp
  4029c4:	cmp	w1, #0x1
  4029c8:	b.lt	402a14 <feof@plt+0xac4>  // b.tstop
  4029cc:	adrp	x21, 40b000 <_ZdlPvm@@Base+0x1178>
  4029d0:	mov	w19, w1
  4029d4:	mov	x20, x0
  4029d8:	mov	w23, wzr
  4029dc:	add	x21, x21, #0xf25
  4029e0:	sub	w8, w19, w23
  4029e4:	sxtw	x2, w8
  4029e8:	mov	w0, #0x1                   	// #1
  4029ec:	mov	x1, x20
  4029f0:	bl	401e50 <write@plt>
  4029f4:	mov	x22, x0
  4029f8:	tbz	w22, #31, 402a04 <feof@plt+0xab4>
  4029fc:	mov	x0, x21
  402a00:	bl	4022ac <feof@plt+0x35c>
  402a04:	add	w23, w23, w22
  402a08:	cmp	w23, w19
  402a0c:	add	x20, x20, w22, sxtw
  402a10:	b.lt	4029e0 <feof@plt+0xa90>  // b.tstop
  402a14:	ldp	x20, x19, [sp, #48]
  402a18:	ldp	x22, x21, [sp, #32]
  402a1c:	ldr	x23, [sp, #16]
  402a20:	ldp	x29, x30, [sp], #64
  402a24:	ret
  402a28:	stp	x29, x30, [sp, #-48]!
  402a2c:	mov	x0, x3
  402a30:	str	x21, [sp, #16]
  402a34:	stp	x20, x19, [sp, #32]
  402a38:	mov	x29, sp
  402a3c:	mov	x21, x3
  402a40:	mov	x20, x2
  402a44:	mov	x19, x1
  402a48:	bl	401b00 <strlen@plt>
  402a4c:	ldr	x9, [x19]
  402a50:	cbz	x9, 402af0 <feof@plt+0xba0>
  402a54:	ldr	w12, [x20]
  402a58:	mov	w10, wzr
  402a5c:	sxtw	x11, w0
  402a60:	ldr	w13, [x9, #256]
  402a64:	cmp	w12, w13
  402a68:	cset	w8, lt  // lt = tstop
  402a6c:	cmp	w10, w0
  402a70:	b.ge	402ac0 <feof@plt+0xb70>  // b.tcont
  402a74:	cmp	w12, w13
  402a78:	b.ge	402ac0 <feof@plt+0xb70>  // b.tcont
  402a7c:	sxtw	x13, w13
  402a80:	sxtw	x12, w12
  402a84:	sxtw	x10, w10
  402a88:	ldrb	w8, [x9, x12]
  402a8c:	ldrb	w14, [x21, x10]
  402a90:	cmp	w8, w14
  402a94:	b.ne	402abc <feof@plt+0xb6c>  // b.any
  402a98:	add	x12, x12, #0x1
  402a9c:	add	x10, x10, #0x1
  402aa0:	cmp	x12, x13
  402aa4:	cset	w8, lt  // lt = tstop
  402aa8:	cmp	x10, x11
  402aac:	b.ge	402ac0 <feof@plt+0xb70>  // b.tcont
  402ab0:	cmp	x12, x13
  402ab4:	b.lt	402a88 <feof@plt+0xb38>  // b.tstop
  402ab8:	b	402ac0 <feof@plt+0xb70>
  402abc:	mov	w8, #0x1                   	// #1
  402ac0:	cmp	w10, w0
  402ac4:	b.eq	402af8 <feof@plt+0xba8>  // b.none
  402ac8:	cbz	w8, 402adc <feof@plt+0xb8c>
  402acc:	ldrb	w8, [x9, w12, sxtw]
  402ad0:	ldrb	w12, [x21, w10, sxtw]
  402ad4:	cmp	w8, w12
  402ad8:	b.ne	402af0 <feof@plt+0xba0>  // b.any
  402adc:	ldr	x9, [x9, #264]
  402ae0:	mov	w12, wzr
  402ae4:	mov	w8, wzr
  402ae8:	cbnz	x9, 402a60 <feof@plt+0xb10>
  402aec:	b	402b04 <feof@plt+0xbb4>
  402af0:	mov	w8, wzr
  402af4:	b	402b04 <feof@plt+0xbb4>
  402af8:	str	w12, [x20]
  402afc:	str	x9, [x19]
  402b00:	mov	w8, #0x1                   	// #1
  402b04:	ldp	x20, x19, [sp, #32]
  402b08:	ldr	x21, [sp, #16]
  402b0c:	mov	w0, w8
  402b10:	ldp	x29, x30, [sp], #48
  402b14:	ret
  402b18:	stp	x29, x30, [sp, #-48]!
  402b1c:	stp	x22, x21, [sp, #16]
  402b20:	stp	x20, x19, [sp, #32]
  402b24:	ldr	x20, [x1]
  402b28:	mov	x29, sp
  402b2c:	cbz	x20, 402b7c <feof@plt+0xc2c>
  402b30:	ldr	w21, [x2]
  402b34:	mov	x19, x2
  402b38:	ldrsw	x22, [x20, #256]
  402b3c:	cmp	w21, w22
  402b40:	b.ge	402b60 <feof@plt+0xc10>  // b.tcont
  402b44:	sxtw	x21, w21
  402b48:	ldrb	w0, [x20, x21]
  402b4c:	bl	401b70 <isspace@plt>
  402b50:	cbz	w0, 402b60 <feof@plt+0xc10>
  402b54:	add	x21, x21, #0x1
  402b58:	cmp	x21, x22
  402b5c:	b.lt	402b48 <feof@plt+0xbf8>  // b.tstop
  402b60:	cmp	w21, w22
  402b64:	b.ne	402b84 <feof@plt+0xc34>  // b.any
  402b68:	ldr	x20, [x20, #264]
  402b6c:	mov	w21, wzr
  402b70:	mov	w0, wzr
  402b74:	cbnz	x20, 402b38 <feof@plt+0xbe8>
  402b78:	b	402b8c <feof@plt+0xc3c>
  402b7c:	mov	w0, wzr
  402b80:	b	402b8c <feof@plt+0xc3c>
  402b84:	mov	w0, #0x1                   	// #1
  402b88:	str	w21, [x19]
  402b8c:	ldp	x20, x19, [sp, #32]
  402b90:	ldp	x22, x21, [sp, #16]
  402b94:	ldp	x29, x30, [sp], #48
  402b98:	ret
  402b9c:	ldr	x8, [x1]
  402ba0:	cbz	x8, 402bec <feof@plt+0xc9c>
  402ba4:	ldr	w9, [x2]
  402ba8:	ldrsw	x10, [x8, #256]
  402bac:	cmp	w9, w10
  402bb0:	b.ge	402bd0 <feof@plt+0xc80>  // b.tcont
  402bb4:	sxtw	x9, w9
  402bb8:	ldrb	w11, [x8, x9]
  402bbc:	cmp	w11, #0xa
  402bc0:	b.eq	402bd0 <feof@plt+0xc80>  // b.none
  402bc4:	add	x9, x9, #0x1
  402bc8:	cmp	x9, x10
  402bcc:	b.lt	402bb8 <feof@plt+0xc68>  // b.tstop
  402bd0:	cmp	w9, w10
  402bd4:	b.ne	402bf0 <feof@plt+0xca0>  // b.any
  402bd8:	str	wzr, [x2]
  402bdc:	ldr	x8, [x8, #264]
  402be0:	mov	w9, wzr
  402be4:	str	x8, [x1]
  402be8:	cbnz	x8, 402ba8 <feof@plt+0xc58>
  402bec:	ret
  402bf0:	str	w9, [x2]
  402bf4:	ret
  402bf8:	sub	sp, sp, #0x30
  402bfc:	stp	x29, x30, [sp, #16]
  402c00:	stp	x20, x19, [sp, #32]
  402c04:	add	x29, sp, #0x10
  402c08:	stur	wzr, [x29, #-4]
  402c0c:	ldr	x8, [x0]
  402c10:	str	x8, [sp]
  402c14:	cbz	x8, 402c3c <feof@plt+0xcec>
  402c18:	mov	w19, w1
  402c1c:	mov	x20, x0
  402c20:	mov	x1, sp
  402c24:	sub	x2, x29, #0x4
  402c28:	mov	x0, x20
  402c2c:	mov	w3, w19
  402c30:	bl	402790 <feof@plt+0x840>
  402c34:	ldr	x8, [sp]
  402c38:	cbnz	x8, 402c20 <feof@plt+0xcd0>
  402c3c:	ldp	x20, x19, [sp, #32]
  402c40:	ldp	x29, x30, [sp, #16]
  402c44:	add	sp, sp, #0x30
  402c48:	ret
  402c4c:	ldr	x8, [sp]
  402c50:	stp	w1, w2, [x0, #8]
  402c54:	stp	w3, w4, [x0, #16]
  402c58:	stp	w7, w5, [x0, #36]
  402c5c:	str	w6, [x0, #32]
  402c60:	str	x8, [x0, #24]
  402c64:	str	xzr, [x0]
  402c68:	ret
  402c6c:	ldr	x0, [x0, #24]
  402c70:	cbz	x0, 402c78 <feof@plt+0xd28>
  402c74:	b	401ba0 <free@plt>
  402c78:	ret
  402c7c:	stp	xzr, xzr, [x0]
  402c80:	str	wzr, [x0, #16]
  402c84:	ret
  402c88:	stp	x29, x30, [sp, #-32]!
  402c8c:	stp	x20, x19, [sp, #16]
  402c90:	ldr	x20, [x0]
  402c94:	mov	x29, sp
  402c98:	cbz	x20, 402cc4 <feof@plt+0xd74>
  402c9c:	mov	x19, x0
  402ca0:	ldr	x8, [x20]
  402ca4:	str	x8, [x19]
  402ca8:	ldr	x0, [x20, #24]
  402cac:	cbz	x0, 402cb4 <feof@plt+0xd64>
  402cb0:	bl	401ba0 <free@plt>
  402cb4:	mov	x0, x20
  402cb8:	bl	409e7c <_ZdlPv@@Base>
  402cbc:	ldr	x20, [x19]
  402cc0:	cbnz	x20, 402ca0 <feof@plt+0xd50>
  402cc4:	ldp	x20, x19, [sp, #16]
  402cc8:	ldp	x29, x30, [sp], #32
  402ccc:	ret
  402cd0:	sub	sp, sp, #0x50
  402cd4:	stp	x29, x30, [sp, #16]
  402cd8:	stp	x24, x23, [sp, #32]
  402cdc:	stp	x22, x21, [sp, #48]
  402ce0:	stp	x20, x19, [sp, #64]
  402ce4:	add	x29, sp, #0x10
  402ce8:	adrp	x22, 420000 <_Znam@GLIBCXX_3.4>
  402cec:	ldr	w8, [x22, #656]
  402cf0:	cmp	w8, w1
  402cf4:	b.eq	402e18 <feof@plt+0xec8>  // b.none
  402cf8:	mov	w19, w1
  402cfc:	mov	x20, x0
  402d00:	cmp	w8, #0x1
  402d04:	adrp	x23, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d08:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d0c:	b.lt	402d20 <feof@plt+0xdd0>  // b.tstop
  402d10:	ldr	x0, [x23, #3880]
  402d14:	bl	401c70 <unlink@plt>
  402d18:	ldr	x0, [x24, #3888]
  402d1c:	bl	401c70 <unlink@plt>
  402d20:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d24:	ldrb	w8, [x8, #3896]
  402d28:	cmp	w8, #0x1
  402d2c:	b.eq	402e34 <feof@plt+0xee4>  // b.none
  402d30:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d34:	ldr	x2, [x8, #3904]
  402d38:	ldr	x3, [x24, #3888]
  402d3c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402d40:	add	x0, x0, #0xd22
  402d44:	mov	w1, w19
  402d48:	bl	402540 <feof@plt+0x5f0>
  402d4c:	mov	x21, x0
  402d50:	cbnz	x0, 402d60 <feof@plt+0xe10>
  402d54:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402d58:	add	x0, x0, #0xd3a
  402d5c:	bl	4022ac <feof@plt+0x35c>
  402d60:	mov	w1, #0x1                   	// #1
  402d64:	mov	x0, x21
  402d68:	bl	40241c <feof@plt+0x4cc>
  402d6c:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  402d70:	ldr	w8, [x8, #664]
  402d74:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402d78:	ldr	x10, [x20]
  402d7c:	ldr	x1, [x9, #3912]
  402d80:	lsl	w9, w8, #3
  402d84:	sub	w9, w9, w8
  402d88:	cbz	x10, 402dac <feof@plt+0xe5c>
  402d8c:	ldr	w11, [x10, #40]
  402d90:	cmp	w11, w19
  402d94:	b.ne	402da4 <feof@plt+0xe54>  // b.any
  402d98:	ldr	w11, [x10, #16]
  402d9c:	cmp	w11, w9
  402da0:	csel	w9, w11, w9, gt
  402da4:	ldr	x10, [x10]
  402da8:	cbnz	x10, 402d8c <feof@plt+0xe3c>
  402dac:	adrp	x10, 420000 <_Znam@GLIBCXX_3.4>
  402db0:	ldr	w5, [x10, #660]
  402db4:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402db8:	ldr	x6, [x11, #3920]
  402dbc:	ldr	x7, [x23, #3880]
  402dc0:	ldr	x10, [x24, #3888]
  402dc4:	mul	w9, w5, w9
  402dc8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402dcc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  402dd0:	adrp	x4, 40b000 <_ZdlPvm@@Base+0x1178>
  402dd4:	sdiv	w3, w9, w8
  402dd8:	add	x0, x0, #0xd47
  402ddc:	add	x2, x2, #0x241
  402de0:	add	x4, x4, #0xf63
  402de4:	str	x10, [sp]
  402de8:	bl	402540 <feof@plt+0x5f0>
  402dec:	mov	x20, x0
  402df0:	cbnz	x0, 402e00 <feof@plt+0xeb0>
  402df4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402df8:	add	x0, x0, #0xd3a
  402dfc:	bl	4022ac <feof@plt+0x35c>
  402e00:	mov	w1, #0x1                   	// #1
  402e04:	mov	x0, x20
  402e08:	bl	40241c <feof@plt+0x4cc>
  402e0c:	mov	x0, x20
  402e10:	bl	401ba0 <free@plt>
  402e14:	str	w19, [x22, #656]
  402e18:	ldp	x20, x19, [sp, #64]
  402e1c:	ldp	x22, x21, [sp, #48]
  402e20:	ldp	x24, x23, [sp, #32]
  402e24:	ldp	x29, x30, [sp, #16]
  402e28:	mov	w0, wzr
  402e2c:	add	sp, sp, #0x50
  402e30:	ret
  402e34:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402e38:	ldr	x0, [x21, #3824]
  402e3c:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  402e40:	add	x1, x1, #0xd1c
  402e44:	mov	w2, w19
  402e48:	bl	401b10 <fprintf@plt>
  402e4c:	ldr	x0, [x21, #3824]
  402e50:	bl	401d70 <fflush@plt>
  402e54:	b	402d30 <feof@plt+0xde0>
  402e58:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  402e5c:	ldr	w9, [x8, #664]
  402e60:	ldr	x8, [x0]
  402e64:	lsl	w10, w9, #3
  402e68:	sub	w0, w10, w9
  402e6c:	cbz	x8, 402e90 <feof@plt+0xf40>
  402e70:	ldr	w9, [x8, #40]
  402e74:	cmp	w9, w1
  402e78:	b.ne	402e88 <feof@plt+0xf38>  // b.any
  402e7c:	ldr	w9, [x8, #16]
  402e80:	cmp	w9, w0
  402e84:	csel	w0, w9, w0, gt
  402e88:	ldr	x8, [x8]
  402e8c:	cbnz	x8, 402e70 <feof@plt+0xf20>
  402e90:	ret
  402e94:	cmp	w0, w1
  402e98:	csel	w0, w0, w1, lt  // lt = tstop
  402e9c:	ret
  402ea0:	cmp	w0, w1
  402ea4:	csel	w0, w0, w1, gt
  402ea8:	ret
  402eac:	sub	sp, sp, #0x60
  402eb0:	stp	x29, x30, [sp, #16]
  402eb4:	stp	x26, x25, [sp, #32]
  402eb8:	stp	x24, x23, [sp, #48]
  402ebc:	stp	x22, x21, [sp, #64]
  402ec0:	stp	x20, x19, [sp, #80]
  402ec4:	add	x29, sp, #0x10
  402ec8:	ldr	w8, [x1, #8]
  402ecc:	cmn	w8, #0x1
  402ed0:	b.eq	402fec <feof@plt+0x109c>  // b.none
  402ed4:	ldp	w13, w12, [x1, #12]
  402ed8:	adrp	x9, 420000 <_Znam@GLIBCXX_3.4>
  402edc:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402ee0:	ldr	w22, [x9, #660]
  402ee4:	ldr	w9, [x11, #3928]
  402ee8:	ldr	w14, [x1, #20]
  402eec:	cmp	w8, w12
  402ef0:	adrp	x10, 420000 <_Znam@GLIBCXX_3.4>
  402ef4:	csel	w11, w8, w12, lt  // lt = tstop
  402ef8:	csel	w23, w8, w12, gt
  402efc:	mov	w8, #0x8e39                	// #36409
  402f00:	movk	w8, #0x38e3, lsl #16
  402f04:	ldr	w24, [x10, #664]
  402f08:	mul	w9, w9, w22
  402f0c:	smull	x8, w9, w8
  402f10:	cmp	w13, w14
  402f14:	lsr	x10, x8, #63
  402f18:	asr	x8, x8, #36
  402f1c:	mov	x19, x1
  402f20:	csel	w9, w13, w14, lt  // lt = tstop
  402f24:	add	w26, w8, w10
  402f28:	ldr	w1, [x1, #40]
  402f2c:	mul	w8, w11, w22
  402f30:	sdiv	w8, w8, w24
  402f34:	mul	w9, w9, w22
  402f38:	bic	w20, w8, w8, asr #31
  402f3c:	sdiv	w8, w9, w24
  402f40:	add	w8, w8, w26
  402f44:	csel	w25, w13, w14, gt
  402f48:	bic	w21, w8, w8, asr #31
  402f4c:	bl	402cd0 <feof@plt+0xd80>
  402f50:	mul	w8, w25, w22
  402f54:	adrp	x10, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402f58:	sdiv	w8, w8, w24
  402f5c:	mul	w9, w23, w22
  402f60:	ldr	x11, [x19, #24]
  402f64:	ldr	x6, [x10, #3880]
  402f68:	add	w8, w26, w8
  402f6c:	sdiv	w9, w9, w24
  402f70:	sub	w8, w8, w21
  402f74:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  402f78:	sub	w9, w9, w20
  402f7c:	add	w5, w8, #0x2
  402f80:	adrp	x8, 40b000 <_ZdlPvm@@Base+0x1178>
  402f84:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402f88:	add	x1, x1, #0x241
  402f8c:	add	w4, w9, #0x1
  402f90:	add	x8, x8, #0xe1c
  402f94:	add	x0, x0, #0xddb
  402f98:	mov	w2, w20
  402f9c:	mov	w3, w21
  402fa0:	mov	x7, x1
  402fa4:	stp	x8, x11, [sp]
  402fa8:	bl	402540 <feof@plt+0x5f0>
  402fac:	mov	x19, x0
  402fb0:	cbnz	x0, 402fc0 <feof@plt+0x1070>
  402fb4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  402fb8:	add	x0, x0, #0xd3a
  402fbc:	bl	4022ac <feof@plt+0x35c>
  402fc0:	mov	x0, x19
  402fc4:	mov	w1, wzr
  402fc8:	bl	40241c <feof@plt+0x4cc>
  402fcc:	mov	x0, x19
  402fd0:	ldp	x20, x19, [sp, #80]
  402fd4:	ldp	x22, x21, [sp, #64]
  402fd8:	ldp	x24, x23, [sp, #48]
  402fdc:	ldp	x26, x25, [sp, #32]
  402fe0:	ldp	x29, x30, [sp, #16]
  402fe4:	add	sp, sp, #0x60
  402fe8:	b	401ba0 <free@plt>
  402fec:	ldp	x20, x19, [sp, #80]
  402ff0:	ldp	x22, x21, [sp, #64]
  402ff4:	ldp	x24, x23, [sp, #48]
  402ff8:	ldp	x26, x25, [sp, #32]
  402ffc:	ldp	x29, x30, [sp, #16]
  403000:	add	sp, sp, #0x60
  403004:	ret
  403008:	stp	x29, x30, [sp, #-96]!
  40300c:	str	x27, [sp, #16]
  403010:	stp	x26, x25, [sp, #32]
  403014:	stp	x24, x23, [sp, #48]
  403018:	stp	x22, x21, [sp, #64]
  40301c:	stp	x20, x19, [sp, #80]
  403020:	mov	x29, sp
  403024:	ldr	x27, [x29, #96]
  403028:	mov	x19, x0
  40302c:	mov	w0, #0x30                  	// #48
  403030:	mov	w20, w7
  403034:	mov	w21, w6
  403038:	mov	w22, w5
  40303c:	mov	w23, w4
  403040:	mov	w24, w3
  403044:	mov	w25, w2
  403048:	mov	w26, w1
  40304c:	bl	409dd8 <_Znwm@@Base>
  403050:	stp	w26, w25, [x0, #8]
  403054:	stp	w24, w23, [x0, #16]
  403058:	stp	w20, w22, [x0, #36]
  40305c:	str	w21, [x0, #32]
  403060:	str	x27, [x0, #24]
  403064:	str	xzr, [x0]
  403068:	ldr	x8, [x19]
  40306c:	cbz	x8, 40307c <feof@plt+0x112c>
  403070:	ldr	x8, [x19, #8]!
  403074:	str	x0, [x8]
  403078:	b	403080 <feof@plt+0x1130>
  40307c:	str	x0, [x19], #8
  403080:	str	x0, [x19]
  403084:	ldp	x20, x19, [sp, #80]
  403088:	ldp	x22, x21, [sp, #64]
  40308c:	ldp	x24, x23, [sp, #48]
  403090:	ldp	x26, x25, [sp, #32]
  403094:	ldr	x27, [sp, #16]
  403098:	ldp	x29, x30, [sp], #96
  40309c:	ret
  4030a0:	stp	x29, x30, [sp, #-32]!
  4030a4:	stp	x20, x19, [sp, #16]
  4030a8:	mov	x29, sp
  4030ac:	ldr	x20, [x0]
  4030b0:	cbz	x20, 4030cc <feof@plt+0x117c>
  4030b4:	mov	x19, x0
  4030b8:	mov	x0, x19
  4030bc:	mov	x1, x20
  4030c0:	bl	402eac <feof@plt+0xf5c>
  4030c4:	ldr	x20, [x20]
  4030c8:	cbnz	x20, 4030b8 <feof@plt+0x1168>
  4030cc:	ldp	x20, x19, [sp, #16]
  4030d0:	ldp	x29, x30, [sp], #32
  4030d4:	ret
  4030d8:	stp	x29, x30, [sp, #-48]!
  4030dc:	stp	x22, x21, [sp, #16]
  4030e0:	stp	x20, x19, [sp, #32]
  4030e4:	mov	x29, sp
  4030e8:	add	w8, w0, #0x2
  4030ec:	mov	w19, w0
  4030f0:	sbfiz	x0, x8, #3, #32
  4030f4:	mov	x22, x2
  4030f8:	mov	x21, x1
  4030fc:	bl	401e60 <malloc@plt>
  403100:	mov	x20, x0
  403104:	cbnz	x0, 403114 <feof@plt+0x11c4>
  403108:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  40310c:	add	x0, x0, #0xe49
  403110:	bl	4022ac <feof@plt+0x35c>
  403114:	cmp	w19, #0x1
  403118:	b.lt	40312c <feof@plt+0x11dc>  // b.tstop
  40311c:	ldr	x8, [x21]
  403120:	str	x8, [x20]
  403124:	mov	w8, #0x1                   	// #1
  403128:	b	403130 <feof@plt+0x11e0>
  40312c:	mov	w8, wzr
  403130:	cmp	w8, w19
  403134:	str	x22, [x20, w8, uxtw #3]
  403138:	b.ge	40315c <feof@plt+0x120c>  // b.tcont
  40313c:	add	x9, x20, x8, lsl #3
  403140:	add	x1, x21, x8, lsl #3
  403144:	mvn	w8, w8
  403148:	add	w8, w8, w19
  40314c:	lsl	x8, x8, #3
  403150:	add	x0, x9, #0x8
  403154:	add	x2, x8, #0x8
  403158:	bl	401a80 <memcpy@plt>
  40315c:	add	w8, w19, #0x1
  403160:	str	xzr, [x20, w8, sxtw #3]
  403164:	mov	x0, x20
  403168:	ldp	x20, x19, [sp, #32]
  40316c:	ldp	x22, x21, [sp, #16]
  403170:	ldp	x29, x30, [sp], #48
  403174:	ret
  403178:	stp	x29, x30, [sp, #-48]!
  40317c:	stp	x22, x21, [sp, #16]
  403180:	stp	x20, x19, [sp, #32]
  403184:	mov	x29, sp
  403188:	add	w8, w0, #0x2
  40318c:	mov	w19, w0
  403190:	sbfiz	x0, x8, #3, #32
  403194:	mov	x20, x2
  403198:	mov	x22, x1
  40319c:	bl	401e60 <malloc@plt>
  4031a0:	mov	x21, x0
  4031a4:	cbnz	x0, 4031b4 <feof@plt+0x1264>
  4031a8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4031ac:	add	x0, x0, #0xe49
  4031b0:	bl	4022ac <feof@plt+0x35c>
  4031b4:	cmp	w19, #0x1
  4031b8:	b.lt	4031d0 <feof@plt+0x1280>  // b.tstop
  4031bc:	mov	w8, w19
  4031c0:	lsl	x2, x8, #3
  4031c4:	mov	x0, x21
  4031c8:	mov	x1, x22
  4031cc:	bl	401a80 <memcpy@plt>
  4031d0:	mov	x0, x20
  4031d4:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  4031d8:	add	x8, x21, w19, sxtw #3
  4031dc:	stp	x0, xzr, [x8]
  4031e0:	mov	x0, x21
  4031e4:	ldp	x20, x19, [sp, #32]
  4031e8:	ldp	x22, x21, [sp, #16]
  4031ec:	ldp	x29, x30, [sp], #48
  4031f0:	ret
  4031f4:	stp	x29, x30, [sp, #-48]!
  4031f8:	stp	x22, x21, [sp, #16]
  4031fc:	stp	x20, x19, [sp, #32]
  403200:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403204:	ldr	x8, [x21, #3824]
  403208:	mov	x19, x1
  40320c:	mov	w20, w0
  403210:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  403214:	add	x1, x1, #0xe50
  403218:	mov	x0, x8
  40321c:	mov	w2, w20
  403220:	mov	x29, sp
  403224:	bl	401b10 <fprintf@plt>
  403228:	ldr	x1, [x21, #3824]
  40322c:	cmp	w20, #0x1
  403230:	b.lt	40325c <feof@plt+0x130c>  // b.tstop
  403234:	mov	w22, w20
  403238:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1178>
  40323c:	add	x20, x20, #0xe60
  403240:	ldr	x2, [x19], #8
  403244:	mov	x0, x1
  403248:	mov	x1, x20
  40324c:	bl	401b10 <fprintf@plt>
  403250:	ldr	x1, [x21, #3824]
  403254:	subs	x22, x22, #0x1
  403258:	b.ne	403240 <feof@plt+0x12f0>  // b.any
  40325c:	ldp	x20, x19, [sp, #32]
  403260:	ldp	x22, x21, [sp, #16]
  403264:	mov	w0, #0xa                   	// #10
  403268:	ldp	x29, x30, [sp], #48
  40326c:	b	401d30 <fputc@plt>
  403270:	ret
  403274:	sub	sp, sp, #0x70
  403278:	stp	x29, x30, [sp, #48]
  40327c:	str	x23, [sp, #64]
  403280:	stp	x22, x21, [sp, #80]
  403284:	stp	x20, x19, [sp, #96]
  403288:	add	x29, sp, #0x30
  40328c:	mov	x20, x0
  403290:	add	x0, x29, #0x18
  403294:	mov	x21, x3
  403298:	mov	w19, w1
  40329c:	bl	401ac0 <pipe@plt>
  4032a0:	tbz	w0, #31, 4032b0 <feof@plt+0x1360>
  4032a4:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4032a8:	add	x0, x0, #0xe64
  4032ac:	bl	4022ac <feof@plt+0x35c>
  4032b0:	bl	401df0 <fork@plt>
  4032b4:	tbnz	w0, #31, 4032f0 <feof@plt+0x13a0>
  4032b8:	ldr	w1, [x29, #24]
  4032bc:	mov	w22, w0
  4032c0:	cbz	w0, 403398 <feof@plt+0x1448>
  4032c4:	mov	w0, w1
  4032c8:	bl	401e30 <close@plt>
  4032cc:	tbz	w0, #31, 4032dc <feof@plt+0x138c>
  4032d0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4032d4:	add	x0, x0, #0xe6e
  4032d8:	bl	4022ac <feof@plt+0x35c>
  4032dc:	ldr	w21, [x29, #28]
  4032e0:	cmp	w21, #0x1
  4032e4:	b.ne	4032fc <feof@plt+0x13ac>  // b.any
  4032e8:	mov	w23, #0x1                   	// #1
  4032ec:	b	403318 <feof@plt+0x13c8>
  4032f0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4032f4:	add	x0, x0, #0xe69
  4032f8:	b	403350 <feof@plt+0x1400>
  4032fc:	mov	w0, #0x1                   	// #1
  403300:	bl	401dc0 <dup@plt>
  403304:	mov	w23, w0
  403308:	tbnz	w0, #31, 403370 <feof@plt+0x1420>
  40330c:	mov	w0, #0x1                   	// #1
  403310:	mov	w1, w21
  403314:	bl	403460 <feof@plt+0x1510>
  403318:	cmp	w19, #0x0
  40331c:	cset	w1, eq  // eq = none
  403320:	mov	x0, x20
  403324:	str	w23, [x29, #28]
  403328:	bl	402bf8 <feof@plt+0xca8>
  40332c:	ldr	w1, [x29, #28]
  403330:	mov	w0, #0x1                   	// #1
  403334:	bl	403460 <feof@plt+0x1510>
  403338:	sub	x0, x29, #0x10
  40333c:	bl	401be0 <wait@plt>
  403340:	cmp	w0, w22
  403344:	b.eq	403354 <feof@plt+0x1404>  // b.none
  403348:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  40334c:	add	x0, x0, #0xe89
  403350:	bl	4022ac <feof@plt+0x35c>
  403354:	ldp	x20, x19, [sp, #96]
  403358:	ldp	x22, x21, [sp, #80]
  40335c:	ldr	x23, [sp, #64]
  403360:	ldp	x29, x30, [sp, #48]
  403364:	mov	w0, wzr
  403368:	add	sp, sp, #0x70
  40336c:	ret
  403370:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403374:	ldr	x0, [x8, #3824]
  403378:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  40337c:	add	x1, x1, #0xfbf
  403380:	mov	w2, #0x1                   	// #1
  403384:	bl	401b10 <fprintf@plt>
  403388:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  40338c:	add	x0, x0, #0xfe6
  403390:	bl	4022ac <feof@plt+0x35c>
  403394:	b	40330c <feof@plt+0x13bc>
  403398:	mov	w0, wzr
  40339c:	bl	403460 <feof@plt+0x1510>
  4033a0:	ldr	w0, [x29, #28]
  4033a4:	bl	401e30 <close@plt>
  4033a8:	tbz	w0, #31, 4033b8 <feof@plt+0x1468>
  4033ac:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4033b0:	add	x0, x0, #0xe6e
  4033b4:	bl	4022ac <feof@plt+0x35c>
  4033b8:	cmp	w19, #0x1
  4033bc:	b.ne	4033f8 <feof@plt+0x14a8>  // b.any
  4033c0:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4033c4:	ldr	x0, [x8, #3904]
  4033c8:	mov	w1, #0x180                 	// #384
  4033cc:	bl	401c60 <creat@plt>
  4033d0:	mov	w1, w0
  4033d4:	mov	w0, #0x1                   	// #1
  4033d8:	bl	403460 <feof@plt+0x1510>
  4033dc:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4033e0:	ldr	x0, [x8, #3960]
  4033e4:	mov	w1, #0x180                 	// #384
  4033e8:	bl	401c60 <creat@plt>
  4033ec:	mov	w1, w0
  4033f0:	mov	w0, #0x2                   	// #2
  4033f4:	bl	403460 <feof@plt+0x1510>
  4033f8:	ldr	x0, [x21]
  4033fc:	mov	x1, x21
  403400:	bl	401aa0 <execvp@plt>
  403404:	ldr	x1, [x21]
  403408:	sub	x0, x29, #0x10
  40340c:	bl	404aa4 <feof@plt+0x2b54>
  403410:	bl	401db0 <__errno_location@plt>
  403414:	ldr	w0, [x0]
  403418:	bl	401c10 <strerror@plt>
  40341c:	mov	x1, x0
  403420:	add	x0, sp, #0x10
  403424:	bl	404aa4 <feof@plt+0x2b54>
  403428:	mov	x0, sp
  40342c:	mov	x1, xzr
  403430:	bl	404aa4 <feof@plt+0x2b54>
  403434:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  403438:	add	x0, x0, #0xe74
  40343c:	sub	x1, x29, #0x10
  403440:	add	x2, sp, #0x10
  403444:	mov	x3, sp
  403448:	bl	404cf4 <feof@plt+0x2da4>
  40344c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403450:	ldr	x0, [x8, #3824]
  403454:	bl	401d70 <fflush@plt>
  403458:	mov	w0, #0x1                   	// #1
  40345c:	bl	401ee0 <exit@plt>
  403460:	cmp	w0, w1
  403464:	b.eq	4034a8 <feof@plt+0x1558>  // b.none
  403468:	stp	x29, x30, [sp, #-48]!
  40346c:	str	x21, [sp, #16]
  403470:	stp	x20, x19, [sp, #32]
  403474:	mov	x29, sp
  403478:	mov	w20, w0
  40347c:	mov	w19, w1
  403480:	mov	w0, w1
  403484:	mov	w1, w20
  403488:	bl	401ad0 <dup2@plt>
  40348c:	tbnz	w0, #31, 4034b8 <feof@plt+0x1568>
  403490:	mov	w0, w19
  403494:	bl	401e30 <close@plt>
  403498:	ldp	x20, x19, [sp, #32]
  40349c:	ldr	x21, [sp, #16]
  4034a0:	ldp	x29, x30, [sp], #48
  4034a4:	tbnz	w0, #31, 4034ac <feof@plt+0x155c>
  4034a8:	ret
  4034ac:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4034b0:	add	x0, x0, #0xe6e
  4034b4:	b	4022ac <feof@plt+0x35c>
  4034b8:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4034bc:	ldr	x0, [x21, #3824]
  4034c0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  4034c4:	add	x1, x1, #0xf6a
  4034c8:	mov	w2, w20
  4034cc:	mov	w3, w19
  4034d0:	bl	401b10 <fprintf@plt>
  4034d4:	cmp	w19, #0x1
  4034d8:	b.eq	4034ec <feof@plt+0x159c>  // b.none
  4034dc:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4034e0:	add	x0, x0, #0xfba
  4034e4:	bl	4022ac <feof@plt+0x35c>
  4034e8:	b	403490 <feof@plt+0x1540>
  4034ec:	ldr	x0, [x21, #3824]
  4034f0:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  4034f4:	add	x1, x1, #0xf8b
  4034f8:	mov	w2, w20
  4034fc:	bl	401b10 <fprintf@plt>
  403500:	b	4034dc <feof@plt+0x158c>
  403504:	sub	sp, sp, #0x40
  403508:	stp	x29, x30, [sp, #16]
  40350c:	str	x21, [sp, #32]
  403510:	stp	x20, x19, [sp, #48]
  403514:	add	x29, sp, #0x10
  403518:	mov	x19, x0
  40351c:	mov	x0, sp
  403520:	mov	x20, x2
  403524:	mov	w21, w1
  403528:	bl	40a890 <_ZdlPvm@@Base+0xa08>
  40352c:	mov	w0, w21
  403530:	mov	x1, x20
  403534:	mov	w2, wzr
  403538:	bl	40364c <feof@plt+0x16fc>
  40353c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403540:	ldrsw	x8, [x8, #3968]
  403544:	add	x1, x20, x8, lsl #3
  403548:	sub	w20, w21, w8
  40354c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  403550:	add	x2, x2, #0xe8e
  403554:	mov	w0, w20
  403558:	bl	4030d8 <feof@plt+0x1188>
  40355c:	mov	x21, x0
  403560:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  403564:	add	x1, x1, #0xe91
  403568:	mov	x0, sp
  40356c:	bl	40aaec <_ZdlPvm@@Base+0xc64>
  403570:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403574:	ldr	x1, [x8, #3976]
  403578:	mov	x0, sp
  40357c:	bl	40acd8 <_ZdlPvm@@Base+0xe50>
  403580:	ldp	w8, w9, [sp, #8]
  403584:	cmp	w8, w9
  403588:	b.lt	403598 <feof@plt+0x1648>  // b.tstop
  40358c:	mov	x0, sp
  403590:	bl	40ac00 <_ZdlPvm@@Base+0xd78>
  403594:	ldr	w8, [sp, #8]
  403598:	ldr	x9, [sp]
  40359c:	add	w10, w8, #0x1
  4035a0:	str	w10, [sp, #8]
  4035a4:	add	w0, w20, #0x1
  4035a8:	strb	wzr, [x9, w8, sxtw]
  4035ac:	ldr	x2, [sp]
  4035b0:	mov	x1, x21
  4035b4:	bl	403178 <feof@plt+0x1228>
  4035b8:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4035bc:	ldrb	w8, [x8, #3984]
  4035c0:	mov	x3, x0
  4035c4:	cmp	w8, #0x1
  4035c8:	b.ne	40360c <feof@plt+0x16bc>  // b.any
  4035cc:	add	w0, w20, #0x2
  4035d0:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  4035d4:	add	x2, x2, #0xea7
  4035d8:	mov	x1, x3
  4035dc:	bl	403178 <feof@plt+0x1228>
  4035e0:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4035e4:	ldrb	w8, [x8, #3988]
  4035e8:	mov	x3, x0
  4035ec:	cmp	w8, #0x1
  4035f0:	b.ne	40360c <feof@plt+0x16bc>  // b.any
  4035f4:	add	w0, w20, #0x3
  4035f8:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  4035fc:	add	x2, x2, #0xeb1
  403600:	mov	x1, x3
  403604:	bl	403178 <feof@plt+0x1228>
  403608:	mov	x3, x0
  40360c:	mov	x0, x19
  403610:	mov	w1, wzr
  403614:	bl	403274 <feof@plt+0x1324>
  403618:	mov	x0, sp
  40361c:	bl	40aa30 <_ZdlPvm@@Base+0xba8>
  403620:	ldp	x20, x19, [sp, #48]
  403624:	ldr	x21, [sp, #32]
  403628:	ldp	x29, x30, [sp, #16]
  40362c:	mov	w0, wzr
  403630:	add	sp, sp, #0x40
  403634:	ret
  403638:	mov	x19, x0
  40363c:	mov	x0, sp
  403640:	bl	40aa30 <_ZdlPvm@@Base+0xba8>
  403644:	mov	x0, x19
  403648:	bl	401f00 <_Unwind_Resume@plt>
  40364c:	stp	x29, x30, [sp, #-80]!
  403650:	stp	x20, x19, [sp, #64]
  403654:	mov	x19, x1
  403658:	cmp	w0, #0x1
  40365c:	str	x25, [sp, #16]
  403660:	stp	x24, x23, [sp, #32]
  403664:	stp	x22, x21, [sp, #48]
  403668:	mov	x29, sp
  40366c:	cbz	w2, 4036cc <feof@plt+0x177c>
  403670:	b.lt	403720 <feof@plt+0x17d0>  // b.tstop
  403674:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1178>
  403678:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1178>
  40367c:	adrp	x21, 40b000 <_ZdlPvm@@Base+0x1178>
  403680:	mov	w23, w0
  403684:	add	x20, x20, #0xfea
  403688:	add	x24, x24, #0xff9
  40368c:	add	x21, x21, #0xff1
  403690:	mov	x25, x19
  403694:	ldr	x22, [x25]
  403698:	mov	x1, x20
  40369c:	mov	x0, x22
  4036a0:	bl	401e40 <strcmp@plt>
  4036a4:	cbz	w0, 4036b8 <feof@plt+0x1768>
  4036a8:	mov	x0, x22
  4036ac:	mov	x1, x21
  4036b0:	bl	401e40 <strcmp@plt>
  4036b4:	cbnz	w0, 4036bc <feof@plt+0x176c>
  4036b8:	str	x24, [x25]
  4036bc:	subs	x23, x23, #0x1
  4036c0:	add	x25, x25, #0x8
  4036c4:	b.ne	403694 <feof@plt+0x1744>  // b.any
  4036c8:	b	403720 <feof@plt+0x17d0>
  4036cc:	b.lt	403720 <feof@plt+0x17d0>  // b.tstop
  4036d0:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4036d4:	ldrb	w8, [x8, #3984]
  4036d8:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x1178>
  4036dc:	adrp	x10, 40b000 <_ZdlPvm@@Base+0x1178>
  4036e0:	add	x9, x9, #0xfea
  4036e4:	add	x10, x10, #0xff1
  4036e8:	cmp	w8, #0x0
  4036ec:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1178>
  4036f0:	mov	w21, w0
  4036f4:	csel	x22, x10, x9, ne  // ne = any
  4036f8:	add	x20, x20, #0xff9
  4036fc:	mov	x23, x19
  403700:	ldr	x0, [x23]
  403704:	mov	x1, x20
  403708:	bl	401e40 <strcmp@plt>
  40370c:	cbnz	w0, 403714 <feof@plt+0x17c4>
  403710:	str	x22, [x23]
  403714:	subs	x21, x21, #0x1
  403718:	add	x23, x23, #0x8
  40371c:	b.ne	403700 <feof@plt+0x17b0>  // b.any
  403720:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403724:	ldrsw	x8, [x8, #3968]
  403728:	adrp	x9, 40b000 <_ZdlPvm@@Base+0x1178>
  40372c:	add	x9, x9, #0xffe
  403730:	ldr	x25, [sp, #16]
  403734:	str	x9, [x19, x8, lsl #3]
  403738:	ldp	x20, x19, [sp, #64]
  40373c:	ldp	x22, x21, [sp, #48]
  403740:	ldp	x24, x23, [sp, #32]
  403744:	ldp	x29, x30, [sp], #80
  403748:	ret
  40374c:	sub	sp, sp, #0x40
  403750:	stp	x29, x30, [sp, #16]
  403754:	str	x21, [sp, #32]
  403758:	stp	x20, x19, [sp, #48]
  40375c:	add	x29, sp, #0x10
  403760:	mov	x19, x0
  403764:	mov	x0, sp
  403768:	mov	x20, x2
  40376c:	mov	w21, w1
  403770:	bl	40a890 <_ZdlPvm@@Base+0xa08>
  403774:	mov	w2, #0x1                   	// #1
  403778:	mov	w0, w21
  40377c:	mov	x1, x20
  403780:	bl	40364c <feof@plt+0x16fc>
  403784:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403788:	ldrsw	x8, [x8, #3968]
  40378c:	add	x1, x20, x8, lsl #3
  403790:	sub	w20, w21, w8
  403794:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  403798:	add	x2, x2, #0xeb4
  40379c:	mov	w0, w20
  4037a0:	bl	403178 <feof@plt+0x1228>
  4037a4:	mov	x21, x0
  4037a8:	adrp	x1, 40b000 <_ZdlPvm@@Base+0x1178>
  4037ac:	add	x1, x1, #0xe91
  4037b0:	mov	x0, sp
  4037b4:	bl	40aaec <_ZdlPvm@@Base+0xc64>
  4037b8:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037bc:	ldr	x1, [x8, #3976]
  4037c0:	mov	x0, sp
  4037c4:	bl	40acd8 <_ZdlPvm@@Base+0xe50>
  4037c8:	ldp	w8, w9, [sp, #8]
  4037cc:	cmp	w8, w9
  4037d0:	b.lt	4037e0 <feof@plt+0x1890>  // b.tstop
  4037d4:	mov	x0, sp
  4037d8:	bl	40ac00 <_ZdlPvm@@Base+0xd78>
  4037dc:	ldr	w8, [sp, #8]
  4037e0:	ldr	x9, [sp]
  4037e4:	add	w10, w8, #0x1
  4037e8:	str	w10, [sp, #8]
  4037ec:	add	w0, w20, #0x1
  4037f0:	strb	wzr, [x9, w8, sxtw]
  4037f4:	ldr	x2, [sp]
  4037f8:	mov	x1, x21
  4037fc:	bl	403178 <feof@plt+0x1228>
  403800:	mov	x1, x0
  403804:	add	w0, w20, #0x2
  403808:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  40380c:	add	x2, x2, #0xec0
  403810:	bl	403178 <feof@plt+0x1228>
  403814:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403818:	ldrb	w8, [x8, #3984]
  40381c:	mov	x3, x0
  403820:	cmp	w8, #0x1
  403824:	b.ne	403868 <feof@plt+0x1918>  // b.any
  403828:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40382c:	ldrb	w8, [x8, #3988]
  403830:	add	w0, w20, #0x3
  403834:	cmp	w8, #0x1
  403838:	b.ne	403854 <feof@plt+0x1904>  // b.any
  40383c:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  403840:	add	x2, x2, #0xea7
  403844:	mov	x1, x3
  403848:	bl	403178 <feof@plt+0x1228>
  40384c:	mov	x3, x0
  403850:	add	w0, w20, #0x4
  403854:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  403858:	add	x2, x2, #0xeb1
  40385c:	mov	x1, x3
  403860:	bl	403178 <feof@plt+0x1228>
  403864:	mov	x3, x0
  403868:	mov	w1, #0x1                   	// #1
  40386c:	mov	x0, x19
  403870:	bl	403274 <feof@plt+0x1324>
  403874:	mov	x0, sp
  403878:	bl	40aa30 <_ZdlPvm@@Base+0xba8>
  40387c:	ldp	x20, x19, [sp, #48]
  403880:	ldr	x21, [sp, #32]
  403884:	ldp	x29, x30, [sp, #16]
  403888:	mov	w0, wzr
  40388c:	add	sp, sp, #0x40
  403890:	ret
  403894:	mov	x19, x0
  403898:	mov	x0, sp
  40389c:	bl	40aa30 <_ZdlPvm@@Base+0xba8>
  4038a0:	mov	x0, x19
  4038a4:	bl	401f00 <_Unwind_Resume@plt>
  4038a8:	sub	sp, sp, #0x80
  4038ac:	stp	x29, x30, [sp, #32]
  4038b0:	stp	x28, x27, [sp, #48]
  4038b4:	stp	x26, x25, [sp, #64]
  4038b8:	stp	x24, x23, [sp, #80]
  4038bc:	stp	x22, x21, [sp, #96]
  4038c0:	stp	x20, x19, [sp, #112]
  4038c4:	add	x29, sp, #0x20
  4038c8:	ldr	x8, [x1]
  4038cc:	adrp	x11, 40b000 <_ZdlPvm@@Base+0x1178>
  4038d0:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  4038d4:	adrp	x10, 420000 <_Znam@GLIBCXX_3.4>
  4038d8:	add	x11, x11, #0xfec
  4038dc:	mov	x20, x1
  4038e0:	mov	w28, w0
  4038e4:	str	x8, [x9, #1248]
  4038e8:	str	x11, [x10, #680]
  4038ec:	bl	407434 <feof@plt+0x54e4>
  4038f0:	cbnz	w0, 403910 <feof@plt+0x19c0>
  4038f4:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038f8:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  4038fc:	add	x1, x1, #0xfc0
  403900:	add	x0, x0, #0xecb
  403904:	mov	x2, x1
  403908:	mov	x3, x1
  40390c:	bl	404d5c <feof@plt+0x2e0c>
  403910:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  403914:	ldr	x8, [x8, #48]
  403918:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40391c:	str	x8, [x9, #3912]
  403920:	cbz	x8, 40392c <feof@plt+0x19dc>
  403924:	ldrb	w8, [x8]
  403928:	cbnz	w8, 403948 <feof@plt+0x19f8>
  40392c:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403930:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  403934:	add	x1, x1, #0xfc0
  403938:	add	x0, x0, #0xeec
  40393c:	mov	x2, x1
  403940:	mov	x3, x1
  403944:	bl	404d5c <feof@plt+0x2e0c>
  403948:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40394c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  403950:	add	x0, x0, #0xf08
  403954:	add	x1, x1, #0xf
  403958:	add	x2, sp, #0x10
  40395c:	bl	40a4b8 <_ZdlPvm@@Base+0x630>
  403960:	ldr	x8, [sp, #16]
  403964:	mov	x21, x0
  403968:	mov	x0, x8
  40396c:	bl	401ba0 <free@plt>
  403970:	cbnz	x21, 403990 <feof@plt+0x1a40>
  403974:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403978:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  40397c:	add	x1, x1, #0xfc0
  403980:	add	x0, x0, #0x4
  403984:	mov	x2, x1
  403988:	mov	x3, x1
  40398c:	bl	404d5c <feof@plt+0x2e0c>
  403990:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  403994:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403998:	add	x22, x22, #0x1a
  40399c:	mov	x0, x21
  4039a0:	bl	402304 <feof@plt+0x3b4>
  4039a4:	cbz	w0, 4039d0 <feof@plt+0x1a80>
  4039a8:	ldr	x0, [x19, #3864]
  4039ac:	add	x2, sp, #0xc
  4039b0:	mov	x1, x22
  4039b4:	bl	401d50 <__isoc99_sscanf@plt>
  4039b8:	cmp	w0, #0x1
  4039bc:	b.lt	40399c <feof@plt+0x1a4c>  // b.tstop
  4039c0:	mov	x0, x21
  4039c4:	bl	401b60 <fclose@plt>
  4039c8:	ldr	w8, [sp, #12]
  4039cc:	b	4039f0 <feof@plt+0x1aa0>
  4039d0:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4039d4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4039d8:	add	x1, x1, #0xfc0
  4039dc:	add	x0, x0, #0x21
  4039e0:	mov	x2, x1
  4039e4:	mov	x3, x1
  4039e8:	bl	404d5c <feof@plt+0x2e0c>
  4039ec:	mov	w8, wzr
  4039f0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4039f4:	adrp	x9, 420000 <_Znam@GLIBCXX_3.4>
  4039f8:	add	x0, x0, #0x48
  4039fc:	str	w8, [x9, #664]
  403a00:	bl	401ea0 <getenv@plt>
  403a04:	adrp	x19, 40c000 <_ZdlPvm@@Base+0x2178>
  403a08:	add	x19, x19, #0x241
  403a0c:	cmp	x0, #0x0
  403a10:	csel	x22, x19, x0, eq  // eq = none
  403a14:	mov	x0, x22
  403a18:	bl	401b00 <strlen@plt>
  403a1c:	add	x0, x0, #0x6
  403a20:	bl	401a60 <_Znam@plt>
  403a24:	mov	x1, x22
  403a28:	mov	x21, x0
  403a2c:	bl	401c20 <strcpy@plt>
  403a30:	bl	401b00 <strlen@plt>
  403a34:	mov	w9, #0x7274                	// #29300
  403a38:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  403a3c:	adrp	x23, 40b000 <_ZdlPvm@@Base+0x1178>
  403a40:	adrp	x27, 40b000 <_ZdlPvm@@Base+0x1178>
  403a44:	adrp	x24, 40b000 <_ZdlPvm@@Base+0x1178>
  403a48:	add	x8, x21, x0
  403a4c:	movk	w9, #0x666f, lsl #16
  403a50:	mov	w10, #0x66                  	// #102
  403a54:	add	x22, x22, #0x70
  403a58:	add	x23, x23, #0xbf0
  403a5c:	adrp	x25, 424000 <stderr@@GLIBC_2.17+0x2110>
  403a60:	add	x27, x27, #0xbda
  403a64:	mov	w26, #0x1                   	// #1
  403a68:	add	x24, x24, #0xbd0
  403a6c:	str	w9, [x8]
  403a70:	strh	w10, [x8, #4]
  403a74:	str	w28, [sp, #8]
  403a78:	mov	w0, w28
  403a7c:	mov	x1, x20
  403a80:	mov	x2, x22
  403a84:	mov	x3, x23
  403a88:	mov	x4, xzr
  403a8c:	bl	408bc4 <feof@plt+0x6c74>
  403a90:	cmp	w0, #0x60
  403a94:	b.le	403ae0 <feof@plt+0x1b90>
  403a98:	sub	w8, w0, #0x61
  403a9c:	cmp	w8, #0x8
  403aa0:	b.hi	403b08 <feof@plt+0x1bb8>  // b.pmore
  403aa4:	adr	x9, 403a78 <feof@plt+0x1b28>
  403aa8:	ldrb	w10, [x24, x8]
  403aac:	add	x9, x9, x10, lsl #2
  403ab0:	br	x9
  403ab4:	ldr	x0, [x25, #32]
  403ab8:	bl	401c90 <atoi@plt>
  403abc:	bic	w8, w0, w0, asr #31
  403ac0:	cmp	w8, #0x4
  403ac4:	mov	w9, #0x4                   	// #4
  403ac8:	csel	w8, w8, w9, lt  // lt = tstop
  403acc:	cmp	w8, #0x3
  403ad0:	adrp	x9, 420000 <_Znam@GLIBCXX_3.4>
  403ad4:	str	w8, [x9, #668]
  403ad8:	b.ne	403a78 <feof@plt+0x1b28>  // b.any
  403adc:	b	4041e8 <feof@plt+0x2298>
  403ae0:	cmp	w0, #0x45
  403ae4:	b.gt	403b38 <feof@plt+0x1be8>
  403ae8:	cmn	w0, #0x1
  403aec:	b.eq	403c40 <feof@plt+0x1cf0>  // b.none
  403af0:	cmp	w0, #0x44
  403af4:	b.ne	403c18 <feof@plt+0x1cc8>  // b.any
  403af8:	ldr	x8, [x25, #32]
  403afc:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b00:	str	x8, [x9, #4016]
  403b04:	b	403a78 <feof@plt+0x1b28>
  403b08:	sub	w8, w0, #0x6f
  403b0c:	cmp	w8, #0x9
  403b10:	b.hi	403c24 <feof@plt+0x1cd4>  // b.pmore
  403b14:	adr	x9, 403a78 <feof@plt+0x1b28>
  403b18:	ldrh	w10, [x27, x8, lsl #1]
  403b1c:	add	x9, x9, x10, lsl #2
  403b20:	br	x9
  403b24:	ldr	x0, [x25, #32]
  403b28:	bl	401c90 <atoi@plt>
  403b2c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b30:	str	w0, [x8, #3928]
  403b34:	b	403a78 <feof@plt+0x1b28>
  403b38:	cmp	w0, #0x46
  403b3c:	b.eq	403ba4 <feof@plt+0x1c54>  // b.none
  403b40:	cmp	w0, #0x49
  403b44:	b.ne	403a78 <feof@plt+0x1b28>  // b.any
  403b48:	ldr	x8, [x25, #32]
  403b4c:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b50:	str	x8, [x9, #4008]
  403b54:	b	403a78 <feof@plt+0x1b28>
  403b58:	ldr	x0, [x25, #32]
  403b5c:	bl	401c90 <atoi@plt>
  403b60:	bic	w8, w0, w0, asr #31
  403b64:	cmp	w8, #0x4
  403b68:	mov	w9, #0x4                   	// #4
  403b6c:	csel	w8, w8, w9, lt  // lt = tstop
  403b70:	cmp	w8, #0x3
  403b74:	adrp	x9, 420000 <_Znam@GLIBCXX_3.4>
  403b78:	str	w8, [x9, #672]
  403b7c:	b.ne	403a78 <feof@plt+0x1b28>  // b.any
  403b80:	b	4041e8 <feof@plt+0x2298>
  403b84:	ldr	x0, [x25, #32]
  403b88:	bl	401c90 <atoi@plt>
  403b8c:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  403b90:	str	w0, [x8, #660]
  403b94:	b	403a78 <feof@plt+0x1b28>
  403b98:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b9c:	strb	w26, [x8, #3988]
  403ba0:	b	403a78 <feof@plt+0x1b28>
  403ba4:	ldr	x1, [x25, #32]
  403ba8:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bac:	add	x0, x0, #0xf08
  403bb0:	bl	40a3bc <_ZdlPvm@@Base+0x534>
  403bb4:	b	403a78 <feof@plt+0x1b28>
  403bb8:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403bbc:	strb	w26, [x8, #3896]
  403bc0:	b	403a78 <feof@plt+0x1b28>
  403bc4:	ldr	x28, [x25, #32]
  403bc8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  403bcc:	add	x1, x1, #0x4d3
  403bd0:	mov	x0, x28
  403bd4:	bl	401e40 <strcmp@plt>
  403bd8:	cbz	w0, 403c08 <feof@plt+0x1cb8>
  403bdc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  403be0:	mov	x0, x28
  403be4:	add	x1, x1, #0xbbe
  403be8:	bl	401e40 <strcmp@plt>
  403bec:	cbz	w0, 403c30 <feof@plt+0x1ce0>
  403bf0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403bf4:	add	x0, x0, #0xe5
  403bf8:	mov	x1, x28
  403bfc:	bl	401f40 <printf@plt>
  403c00:	ldr	w28, [sp, #8]
  403c04:	b	403a78 <feof@plt+0x1b28>
  403c08:	ldr	w28, [sp, #8]
  403c0c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c10:	strb	w26, [x8, #3984]
  403c14:	b	403a78 <feof@plt+0x1b28>
  403c18:	cmp	w0, #0x3f
  403c1c:	b.ne	403a78 <feof@plt+0x1b28>  // b.any
  403c20:	b	4041c0 <feof@plt+0x2270>
  403c24:	cmp	w0, #0x100
  403c28:	b.ne	403a78 <feof@plt+0x1b28>  // b.any
  403c2c:	b	4041d4 <feof@plt+0x2284>
  403c30:	ldr	w28, [sp, #8]
  403c34:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c38:	strb	wzr, [x8, #3984]
  403c3c:	b	403a78 <feof@plt+0x1b28>
  403c40:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  403c44:	ldr	w23, [x8, #700]
  403c48:	mov	x25, x19
  403c4c:	cmp	w23, w28
  403c50:	b.ge	403c98 <feof@plt+0x1d48>  // b.tcont
  403c54:	sxtw	x8, w23
  403c58:	add	x19, x20, x8, lsl #3
  403c5c:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c60:	ldr	x22, [x19]
  403c64:	mov	x1, x21
  403c68:	mov	x0, x22
  403c6c:	bl	401e40 <strcmp@plt>
  403c70:	cbz	w0, 403c84 <feof@plt+0x1d34>
  403c74:	ldrb	w8, [x22]
  403c78:	cmp	w8, #0x2d
  403c7c:	b.eq	403c88 <feof@plt+0x1d38>  // b.none
  403c80:	b	403ca4 <feof@plt+0x1d54>
  403c84:	str	w23, [x24, #3968]
  403c88:	add	w23, w23, #0x1
  403c8c:	cmp	w28, w23
  403c90:	add	x19, x19, #0x8
  403c94:	b.ne	403c60 <feof@plt+0x1d10>  // b.any
  403c98:	mov	x0, x21
  403c9c:	bl	401da0 <_ZdaPv@plt>
  403ca0:	mov	w23, w28
  403ca4:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  403ca8:	ldr	w1, [x8, #668]
  403cac:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  403cb0:	ldr	w2, [x8, #672]
  403cb4:	adrp	x22, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403cb8:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403cbc:	orr	w8, w2, w1
  403cc0:	cbz	w8, 403cdc <feof@plt+0x1d8c>
  403cc4:	cbz	w1, 403cec <feof@plt+0x1d9c>
  403cc8:	cbz	w2, 403cfc <feof@plt+0x1dac>
  403ccc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403cd0:	add	x0, x0, #0x256
  403cd4:	bl	402540 <feof@plt+0x5f0>
  403cd8:	b	403d08 <feof@plt+0x1db8>
  403cdc:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  403ce0:	add	x0, x0, #0xbc3
  403ce4:	bl	402540 <feof@plt+0x5f0>
  403ce8:	b	403d08 <feof@plt+0x1db8>
  403cec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403cf0:	add	x0, x0, #0x269
  403cf4:	mov	w1, w2
  403cf8:	b	403d04 <feof@plt+0x1db4>
  403cfc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403d00:	add	x0, x0, #0x242
  403d04:	bl	402540 <feof@plt+0x5f0>
  403d08:	ldr	x21, [x24, #4016]
  403d0c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403d10:	str	x0, [x8, #3920]
  403d14:	cbz	x21, 403d60 <feof@plt+0x1e10>
  403d18:	ldrb	w8, [x21]
  403d1c:	cbz	w8, 403d48 <feof@plt+0x1df8>
  403d20:	mov	w1, #0x1ff                 	// #511
  403d24:	mov	x0, x21
  403d28:	bl	401dd0 <mkdir@plt>
  403d2c:	cbz	w0, 403d40 <feof@plt+0x1df0>
  403d30:	bl	401db0 <__errno_location@plt>
  403d34:	ldr	w8, [x0]
  403d38:	cmp	w8, #0x11
  403d3c:	b.ne	404220 <feof@plt+0x22d0>  // b.any
  403d40:	ldr	x21, [x24, #4016]
  403d44:	cbz	x21, 403d60 <feof@plt+0x1e10>
  403d48:	mov	w1, #0x25                  	// #37
  403d4c:	mov	x0, x21
  403d50:	bl	401bc0 <strchr@plt>
  403d54:	cbnz	x0, 404200 <feof@plt+0x22b0>
  403d58:	mov	w19, wzr
  403d5c:	b	403d64 <feof@plt+0x1e14>
  403d60:	mov	w19, #0x1                   	// #1
  403d64:	ldr	x0, [x22, #4008]
  403d68:	cbz	x0, 403d78 <feof@plt+0x1e28>
  403d6c:	mov	w1, #0x25                  	// #37
  403d70:	bl	401bc0 <strchr@plt>
  403d74:	cbnz	x0, 4041f4 <feof@plt+0x22a4>
  403d78:	cbz	w19, 403d88 <feof@plt+0x1e38>
  403d7c:	mov	x21, x25
  403d80:	str	x25, [x24, #4016]
  403d84:	b	403dd0 <feof@plt+0x1e80>
  403d88:	mov	x0, x21
  403d8c:	bl	401b00 <strlen@plt>
  403d90:	cbz	x0, 403dd0 <feof@plt+0x1e80>
  403d94:	add	x8, x0, x21
  403d98:	ldurb	w8, [x8, #-1]
  403d9c:	cmp	w8, #0x2f
  403da0:	b.eq	403dd0 <feof@plt+0x1e80>  // b.none
  403da4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403da8:	add	x0, x0, #0x2fc
  403dac:	mov	x1, x21
  403db0:	bl	402540 <feof@plt+0x5f0>
  403db4:	mov	x21, x0
  403db8:	str	x0, [x24, #4016]
  403dbc:	cbnz	x0, 403dd0 <feof@plt+0x1e80>
  403dc0:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  403dc4:	add	x0, x0, #0xd3a
  403dc8:	bl	4022ac <feof@plt+0x35c>
  403dcc:	ldr	x21, [x24, #4016]
  403dd0:	ldr	x2, [x22, #4008]
  403dd4:	cbz	x2, 403dec <feof@plt+0x1e9c>
  403dd8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403ddc:	add	x0, x0, #0x30d
  403de0:	mov	x1, x21
  403de4:	bl	402540 <feof@plt+0x5f0>
  403de8:	b	403e04 <feof@plt+0x1eb4>
  403dec:	bl	401cd0 <getpid@plt>
  403df0:	mov	w2, w0
  403df4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  403df8:	add	x0, x0, #0x300
  403dfc:	mov	x1, x21
  403e00:	bl	402540 <feof@plt+0x5f0>
  403e04:	mov	x21, x0
  403e08:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403e0c:	str	x0, [x19, #3976]
  403e10:	cbnz	x0, 403e24 <feof@plt+0x1ed4>
  403e14:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  403e18:	add	x0, x0, #0xd3a
  403e1c:	bl	4022ac <feof@plt+0x35c>
  403e20:	ldr	x21, [x19, #3976]
  403e24:	mov	x0, x21
  403e28:	bl	401b00 <strlen@plt>
  403e2c:	add	x0, x0, #0x4
  403e30:	bl	401e60 <malloc@plt>
  403e34:	str	x0, [x22, #4008]
  403e38:	cbnz	x0, 403e50 <feof@plt+0x1f00>
  403e3c:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  403e40:	add	x0, x0, #0xe49
  403e44:	bl	4022ac <feof@plt+0x35c>
  403e48:	ldr	x0, [x22, #4008]
  403e4c:	ldr	x21, [x19, #3976]
  403e50:	mov	x1, x21
  403e54:	bl	401c20 <strcpy@plt>
  403e58:	ldr	x21, [x22, #4008]
  403e5c:	mov	x0, x21
  403e60:	bl	401b00 <strlen@plt>
  403e64:	mov	w8, #0x252d                	// #9517
  403e68:	movk	w8, #0x64, lsl #16
  403e6c:	cmp	w23, w28
  403e70:	str	w8, [x21, x0]
  403e74:	b.ge	403eb0 <feof@plt+0x1f60>  // b.tcont
  403e78:	mov	w8, wzr
  403e7c:	add	x19, x20, w23, sxtw #3
  403e80:	sub	w21, w28, w23
  403e84:	ldr	x0, [x19]
  403e88:	ldrb	w9, [x0]
  403e8c:	cmp	w9, #0x2d
  403e90:	b.eq	403ea0 <feof@plt+0x1f50>  // b.none
  403e94:	bl	40425c <feof@plt+0x230c>
  403e98:	cbz	w0, 404160 <feof@plt+0x2210>
  403e9c:	mov	w8, #0x1                   	// #1
  403ea0:	subs	w21, w21, #0x1
  403ea4:	add	x19, x19, #0x8
  403ea8:	b.ne	403e84 <feof@plt+0x1f34>  // b.any
  403eac:	cbnz	w8, 403ebc <feof@plt+0x1f6c>
  403eb0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  403eb4:	add	x0, x0, #0x53
  403eb8:	bl	40425c <feof@plt+0x230c>
  403ebc:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ec0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  403ec4:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  403ec8:	add	x0, x0, #0xf30
  403ecc:	add	x1, x1, #0x312
  403ed0:	add	x2, x2, #0xffb
  403ed4:	mov	w3, #0x1                   	// #1
  403ed8:	bl	40b5fc <_ZdlPvm@@Base+0x1774>
  403edc:	cbz	x0, 404150 <feof@plt+0x2200>
  403ee0:	bl	401b60 <fclose@plt>
  403ee4:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403ee8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  403eec:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  403ef0:	add	x0, x0, #0xf28
  403ef4:	add	x1, x1, #0x320
  403ef8:	add	x2, x2, #0x327
  403efc:	mov	w3, #0x1                   	// #1
  403f00:	bl	40b5fc <_ZdlPvm@@Base+0x1774>
  403f04:	cbz	x0, 404150 <feof@plt+0x2200>
  403f08:	bl	401b60 <fclose@plt>
  403f0c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f10:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  403f14:	adrp	x2, 40b000 <_ZdlPvm@@Base+0x1178>
  403f18:	add	x0, x0, #0xf40
  403f1c:	add	x1, x1, #0x312
  403f20:	add	x2, x2, #0xffb
  403f24:	mov	w3, #0x1                   	// #1
  403f28:	bl	40b5fc <_ZdlPvm@@Base+0x1774>
  403f2c:	cbz	x0, 404150 <feof@plt+0x2200>
  403f30:	bl	401b60 <fclose@plt>
  403f34:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f38:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  403f3c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  403f40:	add	x0, x0, #0xf78
  403f44:	add	x1, x1, #0x32a
  403f48:	add	x2, x2, #0x334
  403f4c:	mov	w3, #0x1                   	// #1
  403f50:	bl	40b5fc <_ZdlPvm@@Base+0x1774>
  403f54:	cbz	x0, 404150 <feof@plt+0x2200>
  403f58:	bl	401b60 <fclose@plt>
  403f5c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f60:	add	x0, x0, #0xf98
  403f64:	mov	w1, w28
  403f68:	mov	x2, x20
  403f6c:	bl	40374c <feof@plt+0x17fc>
  403f70:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403f74:	ldr	x22, [x8, #3960]
  403f78:	mov	w0, #0x28                  	// #40
  403f7c:	bl	409dd8 <_Znwm@@Base>
  403f80:	mov	x21, x0
  403f84:	mov	x1, x22
  403f88:	bl	404350 <feof@plt+0x2400>
  403f8c:	b	4040cc <feof@plt+0x217c>
  403f90:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  403f94:	mov	x0, x21
  403f98:	add	x1, x1, #0x337
  403f9c:	bl	40465c <feof@plt+0x270c>
  403fa0:	cbz	w0, 4040b4 <feof@plt+0x2164>
  403fa4:	mov	x0, x21
  403fa8:	mov	x19, x20
  403fac:	bl	4047e4 <feof@plt+0x2894>
  403fb0:	mov	w23, w0
  403fb4:	mov	x0, x21
  403fb8:	bl	4047e4 <feof@plt+0x2894>
  403fbc:	mov	w24, w0
  403fc0:	mov	x0, x21
  403fc4:	bl	4047e4 <feof@plt+0x2894>
  403fc8:	mov	w25, w0
  403fcc:	mov	x0, x21
  403fd0:	bl	4047e4 <feof@plt+0x2894>
  403fd4:	mov	w26, w0
  403fd8:	mov	x0, x21
  403fdc:	bl	4047e4 <feof@plt+0x2894>
  403fe0:	mov	w27, w0
  403fe4:	mov	x0, x21
  403fe8:	bl	4047e4 <feof@plt+0x2894>
  403fec:	mov	w28, w0
  403ff0:	mov	x0, x21
  403ff4:	bl	404994 <feof@plt+0x2a44>
  403ff8:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  403ffc:	ldr	w20, [x8, #664]
  404000:	mov	x22, x0
  404004:	mov	w0, #0x30                  	// #48
  404008:	bl	409dd8 <_Znwm@@Base>
  40400c:	adrp	x10, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404010:	add	x10, x10, #0xf60
  404014:	ldp	x8, x9, [x10]
  404018:	stp	w24, w25, [x0, #8]
  40401c:	stp	w26, w27, [x0, #16]
  404020:	stp	w28, w23, [x0, #36]
  404024:	cmp	x8, #0x0
  404028:	csel	x8, x10, x9, eq  // eq = none
  40402c:	str	w20, [x0, #32]
  404030:	str	x22, [x0, #24]
  404034:	str	xzr, [x0]
  404038:	str	x0, [x8]
  40403c:	str	x0, [x10, #8]
  404040:	mov	x0, x21
  404044:	bl	40444c <feof@plt+0x24fc>
  404048:	mov	w1, w0
  40404c:	mov	x0, x21
  404050:	bl	4044e4 <feof@plt+0x2594>
  404054:	and	w20, w0, #0xff
  404058:	mov	x0, x21
  40405c:	bl	40444c <feof@plt+0x24fc>
  404060:	cmp	w20, #0xa
  404064:	mov	w1, w0
  404068:	b.eq	40408c <feof@plt+0x213c>  // b.none
  40406c:	mov	x0, x21
  404070:	bl	4044e4 <feof@plt+0x2594>
  404074:	mvn	w8, w0
  404078:	mov	x0, x21
  40407c:	and	w20, w8, #0xff
  404080:	bl	40444c <feof@plt+0x24fc>
  404084:	cbnz	w20, 404040 <feof@plt+0x20f0>
  404088:	mov	w1, w0
  40408c:	mov	x0, x21
  404090:	bl	4044e4 <feof@plt+0x2594>
  404094:	ldr	w28, [sp, #8]
  404098:	and	w8, w0, #0xff
  40409c:	cmp	w8, #0xa
  4040a0:	mov	x20, x19
  4040a4:	b.ne	4040cc <feof@plt+0x217c>  // b.any
  4040a8:	mov	x0, x21
  4040ac:	bl	40444c <feof@plt+0x24fc>
  4040b0:	b	4040cc <feof@plt+0x217c>
  4040b4:	mov	x0, x21
  4040b8:	bl	40444c <feof@plt+0x24fc>
  4040bc:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040c0:	ldr	x1, [x8, #3824]
  4040c4:	and	w0, w0, #0xff
  4040c8:	bl	401d30 <fputc@plt>
  4040cc:	mov	x0, x21
  4040d0:	bl	40444c <feof@plt+0x24fc>
  4040d4:	mov	w1, w0
  4040d8:	mov	x0, x21
  4040dc:	bl	4044e4 <feof@plt+0x2594>
  4040e0:	mvn	w8, w0
  4040e4:	tst	w8, #0xff
  4040e8:	b.ne	403f90 <feof@plt+0x2040>  // b.any
  4040ec:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040f0:	ldr	x22, [x8, #3936]
  4040f4:	cbz	x22, 404114 <feof@plt+0x21c4>
  4040f8:	adrp	x23, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4040fc:	add	x23, x23, #0xf60
  404100:	mov	x0, x23
  404104:	mov	x1, x22
  404108:	bl	402eac <feof@plt+0xf5c>
  40410c:	ldr	x22, [x22]
  404110:	cbnz	x22, 404100 <feof@plt+0x21b0>
  404114:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404118:	ldrb	w8, [x8, #3896]
  40411c:	cmp	w8, #0x1
  404120:	b.eq	404180 <feof@plt+0x2230>  // b.none
  404124:	mov	x0, x21
  404128:	bl	4043ec <feof@plt+0x249c>
  40412c:	mov	x0, x21
  404130:	bl	409e7c <_ZdlPv@@Base>
  404134:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404138:	add	x0, x0, #0xf98
  40413c:	mov	w1, w28
  404140:	mov	x2, x20
  404144:	bl	403504 <feof@plt+0x15b4>
  404148:	mov	w0, wzr
  40414c:	b	404160 <feof@plt+0x2210>
  404150:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404154:	add	x0, x0, #0x317
  404158:	bl	4022ac <feof@plt+0x35c>
  40415c:	mov	w0, #0x1                   	// #1
  404160:	ldp	x20, x19, [sp, #112]
  404164:	ldp	x22, x21, [sp, #96]
  404168:	ldp	x24, x23, [sp, #80]
  40416c:	ldp	x26, x25, [sp, #64]
  404170:	ldp	x28, x27, [sp, #48]
  404174:	ldp	x29, x30, [sp, #32]
  404178:	add	sp, sp, #0x80
  40417c:	ret
  404180:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404184:	ldr	x3, [x19, #3824]
  404188:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  40418c:	add	x0, x0, #0x349
  404190:	mov	w1, #0x5                   	// #5
  404194:	mov	w2, #0x1                   	// #1
  404198:	bl	401ef0 <fwrite@plt>
  40419c:	ldr	x0, [x19, #3824]
  4041a0:	bl	401d70 <fflush@plt>
  4041a4:	b	404124 <feof@plt+0x21d4>
  4041a8:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041ac:	ldr	x1, [x8, #3800]
  4041b0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4041b4:	add	x0, x0, #0xc1
  4041b8:	bl	401f40 <printf@plt>
  4041bc:	b	4041e0 <feof@plt+0x2290>
  4041c0:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041c4:	ldr	x0, [x8, #3824]
  4041c8:	bl	404334 <feof@plt+0x23e4>
  4041cc:	mov	w0, #0x1                   	// #1
  4041d0:	bl	401ee0 <exit@plt>
  4041d4:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041d8:	ldr	x0, [x8, #3816]
  4041dc:	bl	404334 <feof@plt+0x23e4>
  4041e0:	mov	w0, wzr
  4041e4:	bl	401ee0 <exit@plt>
  4041e8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4041ec:	add	x0, x0, #0x93
  4041f0:	b	404208 <feof@plt+0x22b8>
  4041f4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4041f8:	add	x0, x0, #0x2d0
  4041fc:	b	404208 <feof@plt+0x22b8>
  404200:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404204:	add	x0, x0, #0x29e
  404208:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40420c:	add	x1, x1, #0xfc0
  404210:	mov	x2, x1
  404214:	mov	x3, x1
  404218:	bl	404cf4 <feof@plt+0x2da4>
  40421c:	b	4041cc <feof@plt+0x227c>
  404220:	ldr	x1, [x24, #4016]
  404224:	add	x0, sp, #0x10
  404228:	bl	404aa4 <feof@plt+0x2b54>
  40422c:	adrp	x2, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404230:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404234:	add	x2, x2, #0xfc0
  404238:	add	x0, x0, #0x281
  40423c:	add	x1, sp, #0x10
  404240:	mov	x3, x2
  404244:	b	404218 <feof@plt+0x22c8>
  404248:	mov	x19, x0
  40424c:	mov	x0, x21
  404250:	bl	409e7c <_ZdlPv@@Base>
  404254:	mov	x0, x19
  404258:	bl	401f00 <_Unwind_Resume@plt>
  40425c:	sub	sp, sp, #0x50
  404260:	stp	x29, x30, [sp, #32]
  404264:	stp	x22, x21, [sp, #48]
  404268:	stp	x20, x19, [sp, #64]
  40426c:	add	x29, sp, #0x20
  404270:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  404274:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404278:	add	x1, x1, #0x53
  40427c:	mov	x19, x0
  404280:	str	x0, [x21, #4048]
  404284:	bl	401e40 <strcmp@plt>
  404288:	adrp	x22, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40428c:	cbz	w0, 4042f0 <feof@plt+0x23a0>
  404290:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  404294:	add	x1, x1, #0x4a6
  404298:	mov	x0, x19
  40429c:	bl	401e20 <fopen@plt>
  4042a0:	mov	x20, x0
  4042a4:	cbnz	x0, 4042f4 <feof@plt+0x23a4>
  4042a8:	add	x0, sp, #0x10
  4042ac:	mov	x1, x19
  4042b0:	bl	404aa4 <feof@plt+0x2b54>
  4042b4:	bl	401db0 <__errno_location@plt>
  4042b8:	ldr	w0, [x0]
  4042bc:	bl	401c10 <strerror@plt>
  4042c0:	mov	x1, x0
  4042c4:	mov	x0, sp
  4042c8:	bl	404aa4 <feof@plt+0x2b54>
  4042cc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4042d0:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042d4:	add	x0, x0, #0x34f
  4042d8:	add	x3, x3, #0xfc0
  4042dc:	add	x1, sp, #0x10
  4042e0:	mov	x2, sp
  4042e4:	bl	404cf4 <feof@plt+0x2da4>
  4042e8:	mov	w0, wzr
  4042ec:	b	404320 <feof@plt+0x23d0>
  4042f0:	ldr	x20, [x22, #3808]
  4042f4:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042f8:	add	x0, x0, #0xf98
  4042fc:	mov	x1, x20
  404300:	bl	4026a8 <feof@plt+0x758>
  404304:	ldr	x8, [x22, #3808]
  404308:	cmp	x20, x8
  40430c:	b.eq	404318 <feof@plt+0x23c8>  // b.none
  404310:	mov	x0, x20
  404314:	bl	401b60 <fclose@plt>
  404318:	str	xzr, [x21, #4048]
  40431c:	mov	w0, #0x1                   	// #1
  404320:	ldp	x20, x19, [sp, #64]
  404324:	ldp	x22, x21, [sp, #48]
  404328:	ldp	x29, x30, [sp, #32]
  40432c:	add	sp, sp, #0x50
  404330:	ret
  404334:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  404338:	add	x8, x8, #0x118
  40433c:	mov	w1, #0x129                 	// #297
  404340:	mov	w2, #0x1                   	// #1
  404344:	mov	x3, x0
  404348:	mov	x0, x8
  40434c:	b	401ef0 <fwrite@plt>
  404350:	stp	x29, x30, [sp, #-32]!
  404354:	stp	x20, x19, [sp, #16]
  404358:	mov	x29, sp
  40435c:	mov	x20, x0
  404360:	mov	w0, #0x1000                	// #4096
  404364:	mov	x19, x1
  404368:	bl	401e60 <malloc@plt>
  40436c:	str	x0, [x20]
  404370:	cbnz	x0, 404380 <feof@plt+0x2430>
  404374:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  404378:	add	x0, x0, #0xe49
  40437c:	bl	4022ac <feof@plt+0x35c>
  404380:	mov	w8, #0x1                   	// #1
  404384:	stp	xzr, xzr, [x20, #8]
  404388:	str	w8, [x20, #32]
  40438c:	ldrb	w8, [x19]
  404390:	cbz	w8, 4043e0 <feof@plt+0x2490>
  404394:	mov	w0, wzr
  404398:	bl	401dc0 <dup@plt>
  40439c:	str	w0, [x20, #36]
  4043a0:	tbz	w0, #31, 4043b0 <feof@plt+0x2460>
  4043a4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4043a8:	add	x0, x0, #0x363
  4043ac:	bl	4022ac <feof@plt+0x35c>
  4043b0:	mov	w0, wzr
  4043b4:	bl	401e30 <close@plt>
  4043b8:	mov	x0, x19
  4043bc:	mov	w1, wzr
  4043c0:	bl	401b40 <open@plt>
  4043c4:	cbz	w0, 4043dc <feof@plt+0x248c>
  4043c8:	ldp	x20, x19, [sp, #16]
  4043cc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4043d0:	add	x0, x0, #0x36d
  4043d4:	ldp	x29, x30, [sp], #32
  4043d8:	b	4022ac <feof@plt+0x35c>
  4043dc:	str	x19, [x20, #24]
  4043e0:	ldp	x20, x19, [sp, #16]
  4043e4:	ldp	x29, x30, [sp], #32
  4043e8:	ret
  4043ec:	stp	x29, x30, [sp, #-32]!
  4043f0:	str	x19, [sp, #16]
  4043f4:	mov	x29, sp
  4043f8:	mov	x19, x0
  4043fc:	ldr	x0, [x0]
  404400:	cbz	x0, 404408 <feof@plt+0x24b8>
  404404:	bl	401ba0 <free@plt>
  404408:	mov	w0, wzr
  40440c:	bl	401e30 <close@plt>
  404410:	ldr	w0, [x19, #36]
  404414:	bl	401dc0 <dup@plt>
  404418:	tbz	w0, #31, 404428 <feof@plt+0x24d8>
  40441c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404420:	add	x0, x0, #0x386
  404424:	bl	4022ac <feof@plt+0x35c>
  404428:	ldr	w0, [x19, #36]
  40442c:	bl	401e30 <close@plt>
  404430:	ldr	x19, [sp, #16]
  404434:	ldp	x29, x30, [sp], #32
  404438:	ret
  40443c:	bl	404a70 <feof@plt+0x2b20>
  404440:	stp	x29, x30, [sp, #-16]!
  404444:	mov	x29, sp
  404448:	bl	401ee0 <exit@plt>
  40444c:	sub	sp, sp, #0x30
  404450:	stp	x29, x30, [sp, #16]
  404454:	stp	x20, x19, [sp, #32]
  404458:	add	x29, sp, #0x10
  40445c:	ldrsw	x8, [x0, #8]
  404460:	mov	x19, x0
  404464:	cmp	w8, #0x1
  404468:	b.lt	404480 <feof@plt+0x2530>  // b.tstop
  40446c:	ldr	x9, [x19]
  404470:	sub	x8, x8, #0x1
  404474:	str	w8, [x19, #8]
  404478:	ldrb	w20, [x9, x8]
  40447c:	b	4044d0 <feof@plt+0x2580>
  404480:	sub	x1, x29, #0x4
  404484:	mov	w2, #0x1                   	// #1
  404488:	mov	w0, wzr
  40448c:	mov	w20, #0x1                   	// #1
  404490:	bl	401c00 <read@plt>
  404494:	cmp	x0, #0x1
  404498:	b.ne	4044c8 <feof@plt+0x2578>  // b.any
  40449c:	ldr	w8, [x19, #16]
  4044a0:	ldurb	w20, [x29, #-4]
  4044a4:	cbz	w8, 4044b0 <feof@plt+0x2560>
  4044a8:	mov	w0, w20
  4044ac:	bl	401c80 <putchar@plt>
  4044b0:	cmp	w20, #0xa
  4044b4:	b.ne	4044d0 <feof@plt+0x2580>  // b.any
  4044b8:	ldr	w8, [x19, #32]
  4044bc:	add	w8, w8, #0x1
  4044c0:	str	w8, [x19, #32]
  4044c4:	b	4044d0 <feof@plt+0x2580>
  4044c8:	str	w20, [x19, #20]
  4044cc:	mov	w20, #0xff                  	// #255
  4044d0:	mov	w0, w20
  4044d4:	ldp	x20, x19, [sp, #32]
  4044d8:	ldp	x29, x30, [sp, #16]
  4044dc:	add	sp, sp, #0x30
  4044e0:	ret
  4044e4:	stp	x29, x30, [sp, #-32]!
  4044e8:	stp	x20, x19, [sp, #16]
  4044ec:	ldrsw	x8, [x0, #8]
  4044f0:	mov	w19, w1
  4044f4:	mov	x29, sp
  4044f8:	cmp	w8, #0xfff
  4044fc:	b.gt	404524 <feof@plt+0x25d4>
  404500:	ldr	x9, [x0]
  404504:	strb	w19, [x9, x8]
  404508:	ldr	w8, [x0, #8]
  40450c:	add	w8, w8, #0x1
  404510:	str	w8, [x0, #8]
  404514:	mov	w0, w19
  404518:	ldp	x20, x19, [sp, #16]
  40451c:	ldp	x29, x30, [sp], #32
  404520:	ret
  404524:	adrp	x20, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404528:	ldr	x0, [x20, #3824]
  40452c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  404530:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  404534:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x2178>
  404538:	add	x1, x1, #0x394
  40453c:	add	x2, x2, #0x3a4
  404540:	add	x4, x4, #0x3c2
  404544:	mov	w3, #0x93                  	// #147
  404548:	bl	401b10 <fprintf@plt>
  40454c:	cbz	w0, 404514 <feof@plt+0x25c4>
  404550:	ldr	x0, [x20, #3824]
  404554:	bl	401d70 <fflush@plt>
  404558:	cbz	w0, 404514 <feof@plt+0x25c4>
  40455c:	mov	w0, #0x1                   	// #1
  404560:	bl	404440 <feof@plt+0x24f0>
  404564:	stp	x29, x30, [sp, #-32]!
  404568:	str	x19, [sp, #16]
  40456c:	mov	x29, sp
  404570:	mov	x19, x0
  404574:	bl	40444c <feof@plt+0x24fc>
  404578:	mov	w1, w0
  40457c:	mov	x0, x19
  404580:	bl	4044e4 <feof@plt+0x2594>
  404584:	and	w8, w0, #0xff
  404588:	cmp	w8, #0xa
  40458c:	b.eq	4045a8 <feof@plt+0x2658>  // b.none
  404590:	ldr	w8, [x19, #20]
  404594:	cbnz	w8, 4045a8 <feof@plt+0x2658>
  404598:	mov	x0, x19
  40459c:	bl	40444c <feof@plt+0x24fc>
  4045a0:	mov	x0, x19
  4045a4:	b	404574 <feof@plt+0x2624>
  4045a8:	ldr	x19, [sp, #16]
  4045ac:	ldp	x29, x30, [sp], #32
  4045b0:	ret
  4045b4:	stp	x29, x30, [sp, #-48]!
  4045b8:	str	x21, [sp, #16]
  4045bc:	stp	x20, x19, [sp, #32]
  4045c0:	mov	x29, sp
  4045c4:	mov	x21, #0x600                 	// #1536
  4045c8:	mov	x19, x0
  4045cc:	mov	w20, #0x1                   	// #1
  4045d0:	movk	x21, #0x1, lsl #32
  4045d4:	mov	x0, x19
  4045d8:	bl	40444c <feof@plt+0x24fc>
  4045dc:	mov	w1, w0
  4045e0:	mov	x0, x19
  4045e4:	bl	4044e4 <feof@plt+0x2594>
  4045e8:	and	w8, w0, #0xff
  4045ec:	cmp	w8, #0x20
  4045f0:	b.hi	404604 <feof@plt+0x26b4>  // b.pmore
  4045f4:	and	x8, x0, #0xff
  4045f8:	lsl	x8, x20, x8
  4045fc:	tst	x8, x21
  404600:	b.ne	404624 <feof@plt+0x26d4>  // b.any
  404604:	mov	x0, x19
  404608:	bl	40444c <feof@plt+0x24fc>
  40460c:	mov	w1, w0
  404610:	mov	x0, x19
  404614:	bl	4044e4 <feof@plt+0x2594>
  404618:	and	w8, w0, #0xff
  40461c:	cmp	w8, #0x23
  404620:	b.ne	40464c <feof@plt+0x26fc>  // b.any
  404624:	ldr	w8, [x19, #20]
  404628:	cbnz	w8, 40464c <feof@plt+0x26fc>
  40462c:	mov	x0, x19
  404630:	bl	40444c <feof@plt+0x24fc>
  404634:	and	w8, w0, #0xff
  404638:	cmp	w8, #0x23
  40463c:	b.ne	4045d4 <feof@plt+0x2684>  // b.any
  404640:	mov	x0, x19
  404644:	bl	404564 <feof@plt+0x2614>
  404648:	b	4045d4 <feof@plt+0x2684>
  40464c:	ldp	x20, x19, [sp, #32]
  404650:	ldr	x21, [sp, #16]
  404654:	ldp	x29, x30, [sp], #48
  404658:	ret
  40465c:	stp	x29, x30, [sp, #-96]!
  404660:	str	x27, [sp, #16]
  404664:	stp	x26, x25, [sp, #32]
  404668:	stp	x24, x23, [sp, #48]
  40466c:	stp	x22, x21, [sp, #64]
  404670:	stp	x20, x19, [sp, #80]
  404674:	mov	x29, sp
  404678:	mov	x19, x0
  40467c:	mov	x0, x1
  404680:	mov	x20, x1
  404684:	bl	401b00 <strlen@plt>
  404688:	mov	x21, x0
  40468c:	cmp	w21, #0x1
  404690:	b.lt	404728 <feof@plt+0x27d8>  // b.tstop
  404694:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  404698:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x2178>
  40469c:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x2178>
  4046a0:	mov	x25, xzr
  4046a4:	and	x26, x21, #0xffffffff
  4046a8:	adrp	x27, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4046ac:	add	x22, x22, #0x394
  4046b0:	add	x23, x23, #0x3a4
  4046b4:	add	x24, x24, #0x403
  4046b8:	mov	x0, x19
  4046bc:	bl	40444c <feof@plt+0x24fc>
  4046c0:	mov	w1, w0
  4046c4:	mov	x0, x19
  4046c8:	bl	4044e4 <feof@plt+0x2594>
  4046cc:	ldrb	w8, [x20, x25]
  4046d0:	cmp	w8, w0, uxtb
  4046d4:	b.ne	40472c <feof@plt+0x27dc>  // b.any
  4046d8:	mov	x0, x19
  4046dc:	bl	40444c <feof@plt+0x24fc>
  4046e0:	ldrb	w8, [x20, x25]
  4046e4:	cmp	w8, w0, uxtb
  4046e8:	b.ne	4046fc <feof@plt+0x27ac>  // b.any
  4046ec:	add	x25, x25, #0x1
  4046f0:	cmp	x26, x25
  4046f4:	b.ne	4046b8 <feof@plt+0x2768>  // b.any
  4046f8:	b	404734 <feof@plt+0x27e4>
  4046fc:	ldr	x0, [x27, #3824]
  404700:	mov	w3, #0xc9                  	// #201
  404704:	mov	x1, x22
  404708:	mov	x2, x23
  40470c:	mov	x4, x24
  404710:	bl	401b10 <fprintf@plt>
  404714:	cbz	w0, 4046ec <feof@plt+0x279c>
  404718:	ldr	x0, [x27, #3824]
  40471c:	bl	401d70 <fflush@plt>
  404720:	cbz	w0, 4046ec <feof@plt+0x279c>
  404724:	b	4047bc <feof@plt+0x286c>
  404728:	mov	w25, wzr
  40472c:	cmp	w25, w21
  404730:	b.ne	40473c <feof@plt+0x27ec>  // b.any
  404734:	mov	w0, #0x1                   	// #1
  404738:	b	4047c8 <feof@plt+0x2878>
  40473c:	cmp	w25, #0x1
  404740:	b.lt	4047c4 <feof@plt+0x2874>  // b.tstop
  404744:	sub	x24, x20, #0x1
  404748:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x2178>
  40474c:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x2178>
  404750:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  404754:	mov	w23, w25
  404758:	adrp	x25, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40475c:	add	x20, x20, #0x394
  404760:	add	x21, x21, #0x3a4
  404764:	add	x22, x22, #0x403
  404768:	ldrb	w1, [x24, x23]
  40476c:	mov	x0, x19
  404770:	bl	4044e4 <feof@plt+0x2594>
  404774:	ldrb	w8, [x24, x23]
  404778:	cmp	w8, w0, uxtb
  40477c:	b.ne	404794 <feof@plt+0x2844>  // b.any
  404780:	sub	x23, x23, #0x1
  404784:	add	x8, x23, #0x1
  404788:	cmp	x8, #0x1
  40478c:	b.gt	404768 <feof@plt+0x2818>
  404790:	b	4047c4 <feof@plt+0x2874>
  404794:	ldr	x0, [x25, #3824]
  404798:	mov	w3, #0xd3                  	// #211
  40479c:	mov	x1, x20
  4047a0:	mov	x2, x21
  4047a4:	mov	x4, x22
  4047a8:	bl	401b10 <fprintf@plt>
  4047ac:	cbz	w0, 404780 <feof@plt+0x2830>
  4047b0:	ldr	x0, [x25, #3824]
  4047b4:	bl	401d70 <fflush@plt>
  4047b8:	cbz	w0, 404780 <feof@plt+0x2830>
  4047bc:	mov	w0, #0x1                   	// #1
  4047c0:	bl	404440 <feof@plt+0x24f0>
  4047c4:	mov	w0, wzr
  4047c8:	ldp	x20, x19, [sp, #80]
  4047cc:	ldp	x22, x21, [sp, #64]
  4047d0:	ldp	x24, x23, [sp, #48]
  4047d4:	ldp	x26, x25, [sp, #32]
  4047d8:	ldr	x27, [sp, #16]
  4047dc:	ldp	x29, x30, [sp], #96
  4047e0:	ret
  4047e4:	stp	x29, x30, [sp, #-64]!
  4047e8:	str	x23, [sp, #16]
  4047ec:	stp	x22, x21, [sp, #32]
  4047f0:	stp	x20, x19, [sp, #48]
  4047f4:	mov	x29, sp
  4047f8:	mov	x19, x0
  4047fc:	mov	x0, x19
  404800:	bl	40444c <feof@plt+0x24fc>
  404804:	and	w8, w0, #0xff
  404808:	sub	w9, w8, #0x9
  40480c:	cmp	w9, #0x2
  404810:	b.cc	4047fc <feof@plt+0x28ac>  // b.lo, b.ul, b.last
  404814:	cmp	w8, #0x20
  404818:	b.eq	4047fc <feof@plt+0x28ac>  // b.none
  40481c:	cmp	w8, #0x2d
  404820:	b.ne	404838 <feof@plt+0x28e8>  // b.any
  404824:	mov	x0, x19
  404828:	bl	40444c <feof@plt+0x24fc>
  40482c:	mov	w20, w0
  404830:	mov	w21, #0xffffffff            	// #-1
  404834:	b	404840 <feof@plt+0x28f0>
  404838:	mov	w20, w0
  40483c:	mov	w21, #0x1                   	// #1
  404840:	sub	w8, w20, #0x30
  404844:	and	w8, w8, #0xff
  404848:	cmp	w8, #0x9
  40484c:	b.ls	404858 <feof@plt+0x2908>  // b.plast
  404850:	mov	w22, wzr
  404854:	b	404898 <feof@plt+0x2948>
  404858:	mov	w22, wzr
  40485c:	mov	w23, #0xa                   	// #10
  404860:	sub	w9, w20, #0x30
  404864:	and	w8, w20, #0xff
  404868:	and	w9, w9, #0xff
  40486c:	sub	w8, w8, #0x30
  404870:	cmp	w9, #0xa
  404874:	csel	w8, w8, wzr, cc  // cc = lo, ul, last
  404878:	mov	x0, x19
  40487c:	madd	w22, w22, w23, w8
  404880:	bl	40444c <feof@plt+0x24fc>
  404884:	sub	w8, w0, #0x30
  404888:	and	w8, w8, #0xff
  40488c:	mov	w20, w0
  404890:	cmp	w8, #0xa
  404894:	b.cc	404860 <feof@plt+0x2910>  // b.lo, b.ul, b.last
  404898:	mov	x0, x19
  40489c:	mov	w1, w20
  4048a0:	bl	4044e4 <feof@plt+0x2594>
  4048a4:	and	w8, w20, #0xff
  4048a8:	cmp	w8, w0, uxtb
  4048ac:	b.ne	4048c8 <feof@plt+0x2978>  // b.any
  4048b0:	mul	w0, w22, w21
  4048b4:	ldp	x20, x19, [sp, #48]
  4048b8:	ldp	x22, x21, [sp, #32]
  4048bc:	ldr	x23, [sp, #16]
  4048c0:	ldp	x29, x30, [sp], #64
  4048c4:	ret
  4048c8:	adrp	x19, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4048cc:	ldr	x0, [x19, #3824]
  4048d0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4048d4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  4048d8:	adrp	x4, 40c000 <_ZdlPvm@@Base+0x2178>
  4048dc:	add	x1, x1, #0x394
  4048e0:	add	x2, x2, #0x3a4
  4048e4:	add	x4, x4, #0x403
  4048e8:	mov	w3, #0x10c                 	// #268
  4048ec:	bl	401b10 <fprintf@plt>
  4048f0:	cbz	w0, 4048b0 <feof@plt+0x2960>
  4048f4:	ldr	x0, [x19, #3824]
  4048f8:	bl	401d70 <fflush@plt>
  4048fc:	cbz	w0, 4048b0 <feof@plt+0x2960>
  404900:	mov	w0, #0x1                   	// #1
  404904:	bl	404440 <feof@plt+0x24f0>
  404908:	stp	x29, x30, [sp, #-32]!
  40490c:	stp	x20, x19, [sp, #16]
  404910:	mov	x29, sp
  404914:	mov	x20, x0
  404918:	bl	4047e4 <feof@plt+0x2894>
  40491c:	mov	w19, w0
  404920:	mov	x0, x20
  404924:	bl	40444c <feof@plt+0x24fc>
  404928:	and	w8, w0, #0xff
  40492c:	cmp	w8, #0x2e
  404930:	b.ne	404960 <feof@plt+0x2a10>  // b.any
  404934:	mov	x0, x20
  404938:	bl	4047e4 <feof@plt+0x2894>
  40493c:	cmp	w0, #0xb
  404940:	b.lt	404974 <feof@plt+0x2a24>  // b.tstop
  404944:	mov	w8, #0xa                   	// #10
  404948:	add	w8, w8, w8, lsl #2
  40494c:	lsl	w8, w8, #1
  404950:	cmp	w8, w0
  404954:	b.lt	404948 <feof@plt+0x29f8>  // b.tstop
  404958:	scvtf	d0, w8
  40495c:	b	404978 <feof@plt+0x2a28>
  404960:	mov	w1, w0
  404964:	mov	x0, x20
  404968:	bl	4044e4 <feof@plt+0x2594>
  40496c:	scvtf	d0, w19
  404970:	b	404988 <feof@plt+0x2a38>
  404974:	fmov	d0, #1.000000000000000000e+01
  404978:	scvtf	d2, w0
  40497c:	scvtf	d1, w19
  404980:	fdiv	d0, d2, d0
  404984:	fadd	d0, d0, d1
  404988:	ldp	x20, x19, [sp, #16]
  40498c:	ldp	x29, x30, [sp], #32
  404990:	ret
  404994:	stp	x29, x30, [sp, #-64]!
  404998:	stp	x28, x23, [sp, #16]
  40499c:	stp	x22, x21, [sp, #32]
  4049a0:	stp	x20, x19, [sp, #48]
  4049a4:	mov	x29, sp
  4049a8:	sub	sp, sp, #0x1, lsl #12
  4049ac:	mov	x21, #0x600                 	// #1536
  4049b0:	mov	x19, x0
  4049b4:	mov	w20, #0x1                   	// #1
  4049b8:	movk	x21, #0x1, lsl #32
  4049bc:	mov	x0, x19
  4049c0:	bl	40444c <feof@plt+0x24fc>
  4049c4:	and	w8, w0, #0xff
  4049c8:	cmp	w8, #0x20
  4049cc:	b.hi	4049e0 <feof@plt+0x2a90>  // b.pmore
  4049d0:	and	x8, x0, #0xff
  4049d4:	lsl	x8, x20, x8
  4049d8:	tst	x8, x21
  4049dc:	b.ne	4049bc <feof@plt+0x2a6c>  // b.any
  4049e0:	mov	x23, #0x600                 	// #1536
  4049e4:	mov	x20, xzr
  4049e8:	mov	x21, sp
  4049ec:	mov	w22, #0x1                   	// #1
  4049f0:	movk	x23, #0x1, lsl #32
  4049f4:	and	w8, w0, #0xff
  4049f8:	cmp	w8, #0x20
  4049fc:	b.hi	404a10 <feof@plt+0x2ac0>  // b.pmore
  404a00:	and	x8, x0, #0xff
  404a04:	lsl	x8, x22, x8
  404a08:	tst	x8, x23
  404a0c:	b.ne	404a38 <feof@plt+0x2ae8>  // b.any
  404a10:	ldr	w8, [x19, #20]
  404a14:	cbnz	w8, 404a38 <feof@plt+0x2ae8>
  404a18:	strb	w0, [x21, x20]
  404a1c:	mov	x0, x19
  404a20:	add	x20, x20, #0x1
  404a24:	bl	40444c <feof@plt+0x24fc>
  404a28:	cmp	x20, #0x1, lsl #12
  404a2c:	b.ne	4049f4 <feof@plt+0x2aa4>  // b.any
  404a30:	mov	x0, xzr
  404a34:	b	404a58 <feof@plt+0x2b08>
  404a38:	mov	x8, sp
  404a3c:	mov	x0, sp
  404a40:	strb	wzr, [x8, x20]
  404a44:	bl	401b00 <strlen@plt>
  404a48:	add	x0, x0, #0x1
  404a4c:	bl	401e60 <malloc@plt>
  404a50:	mov	x1, sp
  404a54:	bl	401c20 <strcpy@plt>
  404a58:	add	sp, sp, #0x1, lsl #12
  404a5c:	ldp	x20, x19, [sp, #48]
  404a60:	ldp	x22, x21, [sp, #32]
  404a64:	ldp	x28, x23, [sp, #16]
  404a68:	ldp	x29, x30, [sp], #64
  404a6c:	ret
  404a70:	str	x30, [sp, #-16]!
  404a74:	bl	401b20 <__cxa_begin_catch@plt>
  404a78:	bl	401ae0 <_ZSt9terminatev@plt>
  404a7c:	stp	x29, x30, [sp, #-16]!
  404a80:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404a84:	add	x0, x0, #0x411
  404a88:	mov	x29, sp
  404a8c:	bl	401ea0 <getenv@plt>
  404a90:	cbz	x0, 404a9c <feof@plt+0x2b4c>
  404a94:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  404a98:	str	x0, [x8, #680]
  404a9c:	ldp	x29, x30, [sp], #16
  404aa0:	ret
  404aa4:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  404aa8:	mov	w8, #0x1                   	// #1
  404aac:	add	x9, x9, #0x427
  404ab0:	cmp	x1, #0x0
  404ab4:	str	w8, [x0]
  404ab8:	csel	x8, x9, x1, eq  // eq = none
  404abc:	str	x8, [x0, #8]
  404ac0:	ret
  404ac4:	str	wzr, [x0]
  404ac8:	ret
  404acc:	mov	w8, #0x3                   	// #3
  404ad0:	str	w8, [x0]
  404ad4:	str	w1, [x0, #8]
  404ad8:	ret
  404adc:	mov	w8, #0x4                   	// #4
  404ae0:	str	w8, [x0]
  404ae4:	str	w1, [x0, #8]
  404ae8:	ret
  404aec:	mov	w8, #0x2                   	// #2
  404af0:	str	w8, [x0]
  404af4:	strb	w1, [x0, #8]
  404af8:	ret
  404afc:	mov	w8, #0x2                   	// #2
  404b00:	str	w8, [x0]
  404b04:	strb	w1, [x0, #8]
  404b08:	ret
  404b0c:	mov	w8, #0x5                   	// #5
  404b10:	str	w8, [x0]
  404b14:	str	d0, [x0, #8]
  404b18:	ret
  404b1c:	ldr	w8, [x0]
  404b20:	cmp	w8, #0x0
  404b24:	cset	w0, eq  // eq = none
  404b28:	ret
  404b2c:	stp	x29, x30, [sp, #-16]!
  404b30:	mov	x29, sp
  404b34:	ldr	w8, [x0]
  404b38:	sub	w8, w8, #0x1
  404b3c:	cmp	w8, #0x4
  404b40:	b.hi	404b70 <feof@plt+0x2c20>  // b.pmore
  404b44:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  404b48:	add	x9, x9, #0x422
  404b4c:	adr	x10, 404b5c <feof@plt+0x2c0c>
  404b50:	ldrb	w11, [x9, x8]
  404b54:	add	x10, x10, x11, lsl #2
  404b58:	br	x10
  404b5c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b60:	ldrb	w0, [x0, #8]
  404b64:	ldr	x1, [x8, #3824]
  404b68:	ldp	x29, x30, [sp], #16
  404b6c:	b	401b30 <putc@plt>
  404b70:	ldp	x29, x30, [sp], #16
  404b74:	ret
  404b78:	ldr	x0, [x0, #8]
  404b7c:	b	404b94 <feof@plt+0x2c44>
  404b80:	ldr	w0, [x0, #8]
  404b84:	bl	409120 <feof@plt+0x71d0>
  404b88:	b	404b94 <feof@plt+0x2c44>
  404b8c:	ldr	w0, [x0, #8]
  404b90:	bl	4091bc <feof@plt+0x726c>
  404b94:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404b98:	ldr	x1, [x8, #3824]
  404b9c:	ldp	x29, x30, [sp], #16
  404ba0:	b	401a70 <fputs@plt>
  404ba4:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ba8:	ldr	x8, [x8, #3824]
  404bac:	ldr	d0, [x0, #8]
  404bb0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  404bb4:	add	x1, x1, #0x42e
  404bb8:	mov	x0, x8
  404bbc:	ldp	x29, x30, [sp], #16
  404bc0:	b	401b10 <fprintf@plt>
  404bc4:	stp	x29, x30, [sp, #-80]!
  404bc8:	str	x25, [sp, #16]
  404bcc:	stp	x24, x23, [sp, #32]
  404bd0:	stp	x22, x21, [sp, #48]
  404bd4:	stp	x20, x19, [sp, #64]
  404bd8:	mov	x29, sp
  404bdc:	mov	x19, x3
  404be0:	mov	x20, x2
  404be4:	mov	x21, x1
  404be8:	mov	x23, x0
  404bec:	cbnz	x0, 404c00 <feof@plt+0x2cb0>
  404bf0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  404bf4:	add	x1, x1, #0x431
  404bf8:	mov	w0, #0x62                  	// #98
  404bfc:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  404c00:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  404c04:	add	x22, x22, #0x431
  404c08:	adrp	x24, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404c0c:	mov	x25, x23
  404c10:	ldrb	w0, [x25], #1
  404c14:	cmp	w0, #0x25
  404c18:	b.eq	404c30 <feof@plt+0x2ce0>  // b.none
  404c1c:	cbz	w0, 404cdc <feof@plt+0x2d8c>
  404c20:	ldr	x1, [x24, #3824]
  404c24:	bl	401b30 <putc@plt>
  404c28:	mov	x23, x25
  404c2c:	b	404c0c <feof@plt+0x2cbc>
  404c30:	ldrb	w8, [x23, #1]
  404c34:	add	x23, x23, #0x2
  404c38:	cmp	w8, #0x31
  404c3c:	b.le	404c70 <feof@plt+0x2d20>
  404c40:	cmp	w8, #0x32
  404c44:	b.eq	404c94 <feof@plt+0x2d44>  // b.none
  404c48:	cmp	w8, #0x33
  404c4c:	b.ne	404cbc <feof@plt+0x2d6c>  // b.any
  404c50:	ldr	w8, [x19]
  404c54:	cbnz	w8, 404c64 <feof@plt+0x2d14>
  404c58:	mov	w0, #0x74                  	// #116
  404c5c:	mov	x1, x22
  404c60:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  404c64:	mov	x0, x19
  404c68:	bl	404b2c <feof@plt+0x2bdc>
  404c6c:	b	404c0c <feof@plt+0x2cbc>
  404c70:	b.ne	404cb4 <feof@plt+0x2d64>  // b.any
  404c74:	ldr	w8, [x21]
  404c78:	cbnz	w8, 404c88 <feof@plt+0x2d38>
  404c7c:	mov	w0, #0x6c                  	// #108
  404c80:	mov	x1, x22
  404c84:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  404c88:	mov	x0, x21
  404c8c:	bl	404b2c <feof@plt+0x2bdc>
  404c90:	b	404c0c <feof@plt+0x2cbc>
  404c94:	ldr	w8, [x20]
  404c98:	cbnz	w8, 404ca8 <feof@plt+0x2d58>
  404c9c:	mov	w0, #0x70                  	// #112
  404ca0:	mov	x1, x22
  404ca4:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  404ca8:	mov	x0, x20
  404cac:	bl	404b2c <feof@plt+0x2bdc>
  404cb0:	b	404c0c <feof@plt+0x2cbc>
  404cb4:	cmp	w8, #0x25
  404cb8:	b.eq	404ccc <feof@plt+0x2d7c>  // b.none
  404cbc:	mov	w0, #0x78                  	// #120
  404cc0:	mov	x1, x22
  404cc4:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  404cc8:	b	404c0c <feof@plt+0x2cbc>
  404ccc:	ldr	x1, [x24, #3824]
  404cd0:	mov	w0, #0x25                  	// #37
  404cd4:	bl	401d30 <fputc@plt>
  404cd8:	b	404c0c <feof@plt+0x2cbc>
  404cdc:	ldp	x20, x19, [sp, #64]
  404ce0:	ldp	x22, x21, [sp, #48]
  404ce4:	ldp	x24, x23, [sp, #32]
  404ce8:	ldr	x25, [sp, #16]
  404cec:	ldp	x29, x30, [sp], #80
  404cf0:	ret
  404cf4:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cf8:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cfc:	adrp	x10, 422000 <stderr@@GLIBC_2.17+0x110>
  404d00:	ldr	x8, [x8, #4048]
  404d04:	mov	x6, x2
  404d08:	mov	x5, x1
  404d0c:	ldr	x1, [x9, #4056]
  404d10:	ldr	w2, [x10, #212]
  404d14:	mov	x7, x3
  404d18:	mov	w3, #0x1                   	// #1
  404d1c:	mov	x4, x0
  404d20:	mov	x0, x8
  404d24:	b	404db0 <feof@plt+0x2e60>
  404d28:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d2c:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d30:	adrp	x10, 422000 <stderr@@GLIBC_2.17+0x110>
  404d34:	ldr	x8, [x8, #4048]
  404d38:	mov	x6, x2
  404d3c:	mov	x5, x1
  404d40:	ldr	x1, [x9, #4056]
  404d44:	ldr	w2, [x10, #212]
  404d48:	mov	x7, x3
  404d4c:	mov	x4, x0
  404d50:	mov	x0, x8
  404d54:	mov	w3, wzr
  404d58:	b	404db0 <feof@plt+0x2e60>
  404d5c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d60:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d64:	adrp	x10, 422000 <stderr@@GLIBC_2.17+0x110>
  404d68:	ldr	x8, [x8, #4048]
  404d6c:	mov	x6, x2
  404d70:	mov	x5, x1
  404d74:	ldr	x1, [x9, #4056]
  404d78:	ldr	w2, [x10, #212]
  404d7c:	mov	x7, x3
  404d80:	mov	w3, #0x2                   	// #2
  404d84:	mov	x4, x0
  404d88:	mov	x0, x8
  404d8c:	b	404db0 <feof@plt+0x2e60>
  404d90:	mov	x7, x5
  404d94:	mov	x6, x4
  404d98:	mov	x5, x3
  404d9c:	mov	x4, x2
  404da0:	mov	w2, w1
  404da4:	mov	w3, #0x1                   	// #1
  404da8:	mov	x1, xzr
  404dac:	b	404db0 <feof@plt+0x2e60>
  404db0:	stp	x29, x30, [sp, #-96]!
  404db4:	str	x27, [sp, #16]
  404db8:	stp	x26, x25, [sp, #32]
  404dbc:	stp	x24, x23, [sp, #48]
  404dc0:	stp	x22, x21, [sp, #64]
  404dc4:	stp	x20, x19, [sp, #80]
  404dc8:	mov	x29, sp
  404dcc:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  404dd0:	mov	w24, w2
  404dd4:	ldr	x2, [x8, #1248]
  404dd8:	mov	x20, x7
  404ddc:	mov	x21, x6
  404de0:	mov	x22, x5
  404de4:	mov	x23, x4
  404de8:	mov	w19, w3
  404dec:	mov	x25, x1
  404df0:	mov	x26, x0
  404df4:	adrp	x27, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404df8:	cbnz	x2, 404e08 <feof@plt+0x2eb8>
  404dfc:	mov	w8, wzr
  404e00:	cbnz	x26, 404e20 <feof@plt+0x2ed0>
  404e04:	b	404e64 <feof@plt+0x2f14>
  404e08:	ldr	x0, [x27, #3824]
  404e0c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  404e10:	add	x1, x1, #0x44e
  404e14:	bl	401b10 <fprintf@plt>
  404e18:	mov	w8, #0x1                   	// #1
  404e1c:	cbz	x26, 404e64 <feof@plt+0x2f14>
  404e20:	tbnz	w24, #31, 404e64 <feof@plt+0x2f14>
  404e24:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  404e28:	add	x1, x1, #0x53
  404e2c:	mov	x0, x26
  404e30:	bl	401e40 <strcmp@plt>
  404e34:	mov	w8, w0
  404e38:	ldr	x0, [x27, #3824]
  404e3c:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  404e40:	add	x9, x9, #0x452
  404e44:	cmp	w8, #0x0
  404e48:	csel	x2, x9, x26, eq  // eq = none
  404e4c:	cbnz	x25, 404e6c <feof@plt+0x2f1c>
  404e50:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  404e54:	add	x1, x1, #0x46f
  404e58:	mov	w3, w24
  404e5c:	bl	401b10 <fprintf@plt>
  404e60:	b	404e80 <feof@plt+0x2f30>
  404e64:	cbnz	w8, 404e80 <feof@plt+0x2f30>
  404e68:	b	404e8c <feof@plt+0x2f3c>
  404e6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  404e70:	add	x1, x1, #0x463
  404e74:	mov	x3, x25
  404e78:	mov	w4, w24
  404e7c:	bl	401b10 <fprintf@plt>
  404e80:	ldr	x1, [x27, #3824]
  404e84:	mov	w0, #0x20                  	// #32
  404e88:	bl	401d30 <fputc@plt>
  404e8c:	cmp	w19, #0x2
  404e90:	b.eq	404ea4 <feof@plt+0x2f54>  // b.none
  404e94:	cbnz	w19, 404ec0 <feof@plt+0x2f70>
  404e98:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404e9c:	add	x0, x0, #0x483
  404ea0:	b	404eac <feof@plt+0x2f5c>
  404ea4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  404ea8:	add	x0, x0, #0x476
  404eac:	ldr	x1, [x27, #3824]
  404eb0:	bl	401a70 <fputs@plt>
  404eb4:	ldr	x1, [x27, #3824]
  404eb8:	mov	w0, #0x20                  	// #32
  404ebc:	bl	401d30 <fputc@plt>
  404ec0:	mov	x0, x23
  404ec4:	mov	x1, x22
  404ec8:	mov	x2, x21
  404ecc:	mov	x3, x20
  404ed0:	bl	404bc4 <feof@plt+0x2c74>
  404ed4:	ldr	x1, [x27, #3824]
  404ed8:	mov	w0, #0xa                   	// #10
  404edc:	bl	401d30 <fputc@plt>
  404ee0:	ldr	x0, [x27, #3824]
  404ee4:	bl	401d70 <fflush@plt>
  404ee8:	cmp	w19, #0x2
  404eec:	b.ne	404f0c <feof@plt+0x2fbc>  // b.any
  404ef0:	ldp	x20, x19, [sp, #80]
  404ef4:	ldp	x22, x21, [sp, #64]
  404ef8:	ldp	x24, x23, [sp, #48]
  404efc:	ldp	x26, x25, [sp, #32]
  404f00:	ldr	x27, [sp, #16]
  404f04:	ldp	x29, x30, [sp], #96
  404f08:	b	404f68 <feof@plt+0x3018>
  404f0c:	ldp	x20, x19, [sp, #80]
  404f10:	ldp	x22, x21, [sp, #64]
  404f14:	ldp	x24, x23, [sp, #48]
  404f18:	ldp	x26, x25, [sp, #32]
  404f1c:	ldr	x27, [sp, #16]
  404f20:	ldp	x29, x30, [sp], #96
  404f24:	ret
  404f28:	mov	x7, x5
  404f2c:	mov	x6, x4
  404f30:	mov	x5, x3
  404f34:	mov	x4, x2
  404f38:	mov	w2, w1
  404f3c:	mov	x1, xzr
  404f40:	mov	w3, wzr
  404f44:	b	404db0 <feof@plt+0x2e60>
  404f48:	mov	x7, x5
  404f4c:	mov	x6, x4
  404f50:	mov	x5, x3
  404f54:	mov	x4, x2
  404f58:	mov	w2, w1
  404f5c:	mov	w3, #0x2                   	// #2
  404f60:	mov	x1, xzr
  404f64:	b	404db0 <feof@plt+0x2e60>
  404f68:	stp	x29, x30, [sp, #-16]!
  404f6c:	mov	w0, #0x3                   	// #3
  404f70:	mov	x29, sp
  404f74:	bl	401ee0 <exit@plt>
  404f78:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  404f7c:	ldr	d0, [x8, #1168]
  404f80:	stp	x1, x2, [x0]
  404f84:	str	xzr, [x0, #16]
  404f88:	str	xzr, [x0, #32]
  404f8c:	str	d0, [x0, #24]
  404f90:	ret
  404f94:	stp	x29, x30, [sp, #-32]!
  404f98:	str	x19, [sp, #16]
  404f9c:	mov	x29, sp
  404fa0:	mov	x19, x0
  404fa4:	ldr	x0, [x0, #32]
  404fa8:	cbz	x0, 404fb0 <feof@plt+0x3060>
  404fac:	bl	401da0 <_ZdaPv@plt>
  404fb0:	ldr	x0, [x19, #8]
  404fb4:	bl	401ba0 <free@plt>
  404fb8:	ldr	x0, [x19]
  404fbc:	cbz	x0, 404fcc <feof@plt+0x307c>
  404fc0:	ldr	x19, [sp, #16]
  404fc4:	ldp	x29, x30, [sp], #32
  404fc8:	b	401b60 <fclose@plt>
  404fcc:	ldr	x19, [sp, #16]
  404fd0:	ldp	x29, x30, [sp], #32
  404fd4:	ret
  404fd8:	sub	sp, sp, #0x70
  404fdc:	stp	x29, x30, [sp, #16]
  404fe0:	stp	x28, x27, [sp, #32]
  404fe4:	stp	x26, x25, [sp, #48]
  404fe8:	stp	x24, x23, [sp, #64]
  404fec:	stp	x22, x21, [sp, #80]
  404ff0:	stp	x20, x19, [sp, #96]
  404ff4:	add	x29, sp, #0x10
  404ff8:	ldr	x20, [x0]
  404ffc:	cbz	x20, 405168 <feof@plt+0x3218>
  405000:	ldr	x8, [x0, #32]
  405004:	mov	x19, x0
  405008:	cbnz	x8, 405020 <feof@plt+0x30d0>
  40500c:	mov	w0, #0x80                  	// #128
  405010:	mov	w21, #0x80                  	// #128
  405014:	bl	401a60 <_Znam@plt>
  405018:	str	x0, [x19, #32]
  40501c:	str	w21, [x19, #20]
  405020:	mov	x0, x20
  405024:	bl	401cf0 <getc@plt>
  405028:	cmn	w0, #0x1
  40502c:	b.eq	405168 <feof@plt+0x3218>  // b.none
  405030:	adrp	x26, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405034:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405038:	adrp	x27, 423000 <stderr@@GLIBC_2.17+0x1110>
  40503c:	mov	w22, w0
  405040:	mov	w20, wzr
  405044:	add	x26, x26, #0xdc8
  405048:	add	x21, x21, #0xfc0
  40504c:	add	x27, x27, #0xa1c
  405050:	tbnz	w22, #31, 405098 <feof@plt+0x3148>
  405054:	ldrb	w8, [x26, w22, uxtw]
  405058:	cbz	w8, 405098 <feof@plt+0x3148>
  40505c:	mov	x0, sp
  405060:	mov	w1, w22
  405064:	bl	404acc <feof@plt+0x2b7c>
  405068:	ldr	w8, [x19, #28]
  40506c:	cbnz	w8, 405090 <feof@plt+0x3140>
  405070:	ldr	x0, [x19, #8]
  405074:	ldr	w1, [x19, #16]
  405078:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  40507c:	mov	x3, sp
  405080:	add	x2, x2, #0x4c8
  405084:	mov	x4, x21
  405088:	mov	x5, x21
  40508c:	bl	404d90 <feof@plt+0x2e40>
  405090:	mov	w28, w20
  405094:	b	4050f4 <feof@plt+0x31a4>
  405098:	ldrsw	x24, [x19, #20]
  40509c:	add	w28, w20, #0x1
  4050a0:	cmp	w28, w24
  4050a4:	b.lt	4050e0 <feof@plt+0x3190>  // b.tstop
  4050a8:	ldr	x25, [x19, #32]
  4050ac:	lsl	x23, x24, #1
  4050b0:	mov	x0, x23
  4050b4:	bl	401a60 <_Znam@plt>
  4050b8:	mov	x1, x25
  4050bc:	mov	x2, x24
  4050c0:	str	x0, [x19, #32]
  4050c4:	bl	401a80 <memcpy@plt>
  4050c8:	cbz	x25, 4050dc <feof@plt+0x318c>
  4050cc:	mov	x0, x25
  4050d0:	bl	401da0 <_ZdaPv@plt>
  4050d4:	ldr	w8, [x19, #20]
  4050d8:	lsl	w23, w8, #1
  4050dc:	str	w23, [x19, #20]
  4050e0:	ldr	x8, [x19, #32]
  4050e4:	cmp	w22, #0xa
  4050e8:	strb	w22, [x8, w20, sxtw]
  4050ec:	mov	w20, w28
  4050f0:	b.eq	405108 <feof@plt+0x31b8>  // b.none
  4050f4:	ldr	x0, [x19]
  4050f8:	bl	401cf0 <getc@plt>
  4050fc:	mov	w22, w0
  405100:	cmn	w0, #0x1
  405104:	b.ne	405050 <feof@plt+0x3100>  // b.any
  405108:	cbz	w28, 405168 <feof@plt+0x3218>
  40510c:	ldr	x8, [x19, #32]
  405110:	strb	wzr, [x8, w28, sxtw]
  405114:	ldr	w8, [x19, #16]
  405118:	ldr	x9, [x19, #32]
  40511c:	add	w8, w8, #0x1
  405120:	str	w8, [x19, #16]
  405124:	ldrb	w8, [x9], #1
  405128:	ldrb	w10, [x27, x8]
  40512c:	cbnz	w10, 405124 <feof@plt+0x31d4>
  405130:	cbz	w8, 405148 <feof@plt+0x31f8>
  405134:	cmp	w8, #0x23
  405138:	mov	w0, #0x1                   	// #1
  40513c:	b.ne	40516c <feof@plt+0x321c>  // b.any
  405140:	ldr	w8, [x19, #24]
  405144:	cbz	w8, 40516c <feof@plt+0x321c>
  405148:	ldr	x0, [x19]
  40514c:	bl	401cf0 <getc@plt>
  405150:	mov	w22, w0
  405154:	mov	w20, wzr
  405158:	cmn	w0, #0x1
  40515c:	mov	w0, wzr
  405160:	b.ne	405050 <feof@plt+0x3100>  // b.any
  405164:	b	40516c <feof@plt+0x321c>
  405168:	mov	w0, wzr
  40516c:	ldp	x20, x19, [sp, #96]
  405170:	ldp	x22, x21, [sp, #80]
  405174:	ldp	x24, x23, [sp, #64]
  405178:	ldp	x26, x25, [sp, #48]
  40517c:	ldp	x28, x27, [sp, #32]
  405180:	ldp	x29, x30, [sp, #16]
  405184:	add	sp, sp, #0x70
  405188:	ret
  40518c:	ldr	w8, [x0, #28]
  405190:	cbz	w8, 405198 <feof@plt+0x3248>
  405194:	ret
  405198:	ldr	x8, [x0, #8]
  40519c:	mov	x5, x4
  4051a0:	mov	x4, x3
  4051a4:	mov	x3, x2
  4051a8:	mov	x2, x1
  4051ac:	ldr	w1, [x0, #16]
  4051b0:	mov	x0, x8
  4051b4:	b	404d90 <feof@plt+0x2e40>
  4051b8:	sub	sp, sp, #0x30
  4051bc:	stp	x29, x30, [sp, #16]
  4051c0:	str	x19, [sp, #32]
  4051c4:	add	x29, sp, #0x10
  4051c8:	bl	409cd4 <feof@plt+0x7d84>
  4051cc:	cbz	x0, 4052cc <feof@plt+0x337c>
  4051d0:	ldrb	w8, [x0]
  4051d4:	mov	x19, x0
  4051d8:	cmp	w8, #0x63
  4051dc:	b.ne	405270 <feof@plt+0x3320>  // b.any
  4051e0:	ldrb	w8, [x19, #1]
  4051e4:	cmp	w8, #0x68
  4051e8:	b.ne	405270 <feof@plt+0x3320>  // b.any
  4051ec:	ldrb	w8, [x19, #2]
  4051f0:	cmp	w8, #0x61
  4051f4:	b.ne	405270 <feof@plt+0x3320>  // b.any
  4051f8:	ldrb	w8, [x19, #3]
  4051fc:	cmp	w8, #0x72
  405200:	b.ne	405270 <feof@plt+0x3320>  // b.any
  405204:	ldrb	w9, [x19, #4]
  405208:	sub	w0, w9, #0x30
  40520c:	cmp	w0, #0x9
  405210:	b.hi	405270 <feof@plt+0x3320>  // b.pmore
  405214:	ldrb	w8, [x19, #5]
  405218:	cbz	w8, 4052d0 <feof@plt+0x3380>
  40521c:	cmp	w9, #0x31
  405220:	b.cc	405270 <feof@plt+0x3320>  // b.lo, b.ul, b.last
  405224:	sub	w9, w8, #0x30
  405228:	and	w9, w9, #0xff
  40522c:	cmp	w9, #0x9
  405230:	b.hi	405270 <feof@plt+0x3320>  // b.pmore
  405234:	ldrb	w9, [x19, #6]
  405238:	mov	w10, #0xa                   	// #10
  40523c:	madd	w8, w0, w10, w8
  405240:	sub	w0, w8, #0x30
  405244:	cbz	w9, 4052d0 <feof@plt+0x3380>
  405248:	sub	w8, w9, #0x30
  40524c:	cmp	w8, #0x9
  405250:	b.hi	405270 <feof@plt+0x3320>  // b.pmore
  405254:	mov	w8, #0xa                   	// #10
  405258:	madd	w8, w0, w8, w9
  40525c:	sub	w0, w8, #0x30
  405260:	cmp	w0, #0x7f
  405264:	b.gt	405270 <feof@plt+0x3320>
  405268:	ldrb	w8, [x19, #7]
  40526c:	cbz	w8, 4052d0 <feof@plt+0x3380>
  405270:	mov	x0, x19
  405274:	bl	40b734 <_ZdlPvm@@Base+0x18ac>
  405278:	cbz	x0, 405290 <feof@plt+0x3340>
  40527c:	add	x0, x19, #0x1
  405280:	add	x1, x29, #0x18
  405284:	mov	w2, #0x10                  	// #16
  405288:	bl	401b90 <strtol@plt>
  40528c:	b	4052d0 <feof@plt+0x3380>
  405290:	mov	w8, #0x5c                  	// #92
  405294:	sturb	wzr, [x29, #-2]
  405298:	sturh	w8, [x29, #-4]
  40529c:	ldrb	w8, [x19, #1]
  4052a0:	cbnz	w8, 4052b0 <feof@plt+0x3360>
  4052a4:	ldrb	w8, [x19]
  4052a8:	sub	x19, x29, #0x4
  4052ac:	sturb	w8, [x29, #-3]
  4052b0:	mov	x0, x19
  4052b4:	bl	4090f8 <feof@plt+0x71a8>
  4052b8:	cbz	x0, 4052cc <feof@plt+0x337c>
  4052bc:	mov	w1, #0x5f                  	// #95
  4052c0:	mov	x19, x0
  4052c4:	bl	401bc0 <strchr@plt>
  4052c8:	cbz	x0, 4052e0 <feof@plt+0x3390>
  4052cc:	mov	w0, #0xffffffff            	// #-1
  4052d0:	ldr	x19, [sp, #32]
  4052d4:	ldp	x29, x30, [sp, #16]
  4052d8:	add	sp, sp, #0x30
  4052dc:	ret
  4052e0:	add	x1, x29, #0x18
  4052e4:	mov	w2, #0x10                  	// #16
  4052e8:	mov	x0, x19
  4052ec:	b	405288 <feof@plt+0x3338>
  4052f0:	stp	x29, x30, [sp, #-32]!
  4052f4:	stp	x20, x19, [sp, #16]
  4052f8:	mov	x29, sp
  4052fc:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  405300:	add	x8, x8, #0xb08
  405304:	mov	x20, x0
  405308:	str	wzr, [x0, #8]
  40530c:	str	xzr, [x0, #64]
  405310:	str	wzr, [x0, #72]
  405314:	stp	xzr, xzr, [x0, #16]
  405318:	stp	xzr, xzr, [x0, #88]
  40531c:	str	x8, [x0]
  405320:	str	xzr, [x0, #80]
  405324:	mov	x0, x1
  405328:	mov	x19, x1
  40532c:	bl	401b00 <strlen@plt>
  405330:	add	x0, x0, #0x1
  405334:	bl	401a60 <_Znam@plt>
  405338:	mov	x1, x19
  40533c:	str	x0, [x20, #32]
  405340:	bl	401c20 <strcpy@plt>
  405344:	stp	xzr, xzr, [x20, #40]
  405348:	str	wzr, [x20, #56]
  40534c:	ldp	x20, x19, [sp, #16]
  405350:	ldp	x29, x30, [sp], #32
  405354:	ret
  405358:	stp	x29, x30, [sp, #-48]!
  40535c:	stp	x20, x19, [sp, #32]
  405360:	ldr	w9, [x0, #88]
  405364:	mov	x19, x0
  405368:	ldr	x0, [x0, #80]
  40536c:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  405370:	add	x8, x8, #0xb08
  405374:	cmp	w9, #0x1
  405378:	str	x21, [sp, #16]
  40537c:	mov	x29, sp
  405380:	str	x8, [x19]
  405384:	b.lt	4053b8 <feof@plt+0x3468>  // b.tstop
  405388:	mov	x20, xzr
  40538c:	mov	w21, #0x20                  	// #32
  405390:	ldr	x8, [x0, x21]
  405394:	cbz	x8, 4053a8 <feof@plt+0x3458>
  405398:	mov	x0, x8
  40539c:	bl	401da0 <_ZdaPv@plt>
  4053a0:	ldr	w9, [x19, #88]
  4053a4:	ldr	x0, [x19, #80]
  4053a8:	add	x20, x20, #0x1
  4053ac:	cmp	x20, w9, sxtw
  4053b0:	add	x21, x21, #0x28
  4053b4:	b.lt	405390 <feof@plt+0x3440>  // b.tstop
  4053b8:	cbz	x0, 4053c0 <feof@plt+0x3470>
  4053bc:	bl	401da0 <_ZdaPv@plt>
  4053c0:	ldr	x0, [x19, #64]
  4053c4:	cbz	x0, 4053cc <feof@plt+0x347c>
  4053c8:	bl	401da0 <_ZdaPv@plt>
  4053cc:	ldr	x0, [x19, #16]
  4053d0:	cbz	x0, 40540c <feof@plt+0x34bc>
  4053d4:	mov	x20, xzr
  4053d8:	ldr	x8, [x0, x20, lsl #3]
  4053dc:	cbz	x8, 4053f8 <feof@plt+0x34a8>
  4053e0:	ldr	x21, [x8, #24]
  4053e4:	mov	x0, x8
  4053e8:	bl	409e7c <_ZdlPv@@Base>
  4053ec:	mov	x8, x21
  4053f0:	cbnz	x21, 4053e0 <feof@plt+0x3490>
  4053f4:	ldr	x0, [x19, #16]
  4053f8:	add	x20, x20, #0x1
  4053fc:	cmp	x20, #0x1f7
  405400:	b.ne	4053d8 <feof@plt+0x3488>  // b.any
  405404:	cbz	x0, 40540c <feof@plt+0x34bc>
  405408:	bl	401da0 <_ZdaPv@plt>
  40540c:	ldr	x0, [x19, #32]
  405410:	cbz	x0, 405418 <feof@plt+0x34c8>
  405414:	bl	401da0 <_ZdaPv@plt>
  405418:	ldr	x0, [x19, #40]
  40541c:	cbz	x0, 405444 <feof@plt+0x34f4>
  405420:	bl	401da0 <_ZdaPv@plt>
  405424:	b	405444 <feof@plt+0x34f4>
  405428:	ldr	x8, [x20]
  40542c:	str	x8, [x19, #96]
  405430:	ldr	x0, [x20, #16]
  405434:	cbz	x0, 40543c <feof@plt+0x34ec>
  405438:	bl	401da0 <_ZdaPv@plt>
  40543c:	mov	x0, x20
  405440:	bl	409e7c <_ZdlPv@@Base>
  405444:	ldr	x20, [x19, #96]
  405448:	cbnz	x20, 405428 <feof@plt+0x34d8>
  40544c:	ldp	x20, x19, [sp, #32]
  405450:	ldr	x21, [sp, #16]
  405454:	ldp	x29, x30, [sp], #48
  405458:	ret
  40545c:	stp	x29, x30, [sp, #-32]!
  405460:	str	x19, [sp, #16]
  405464:	mov	x29, sp
  405468:	mov	x19, x0
  40546c:	bl	405358 <feof@plt+0x3408>
  405470:	mov	x0, x19
  405474:	ldr	x19, [sp, #16]
  405478:	ldp	x29, x30, [sp], #32
  40547c:	b	409e7c <_ZdlPv@@Base>
  405480:	stp	x29, x30, [sp, #-16]!
  405484:	mov	x29, sp
  405488:	and	w8, w1, #0xff
  40548c:	cmp	w8, #0x68
  405490:	b.gt	4054b0 <feof@plt+0x3560>
  405494:	cmp	w8, #0x50
  405498:	b.eq	4054e4 <feof@plt+0x3594>  // b.none
  40549c:	cmp	w8, #0x63
  4054a0:	b.ne	4054cc <feof@plt+0x357c>  // b.any
  4054a4:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  4054a8:	ldr	d0, [x8, #1176]
  4054ac:	b	4054f0 <feof@plt+0x35a0>
  4054b0:	cmp	w8, #0x69
  4054b4:	b.eq	4054ec <feof@plt+0x359c>  // b.none
  4054b8:	cmp	w8, #0x70
  4054bc:	b.ne	4054cc <feof@plt+0x357c>  // b.any
  4054c0:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4054c4:	fmov	d0, x8
  4054c8:	b	4054f0 <feof@plt+0x35a0>
  4054cc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4054d0:	add	x1, x1, #0x4ea
  4054d4:	mov	w0, #0x11f                 	// #287
  4054d8:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  4054dc:	mov	w0, wzr
  4054e0:	b	405500 <feof@plt+0x35b0>
  4054e4:	fmov	d0, #6.000000000000000000e+00
  4054e8:	b	4054f0 <feof@plt+0x35a0>
  4054ec:	fmov	d0, #1.000000000000000000e+00
  4054f0:	ldr	d1, [x0]
  4054f4:	fdiv	d0, d1, d0
  4054f8:	str	d0, [x0]
  4054fc:	mov	w0, #0x1                   	// #1
  405500:	ldp	x29, x30, [sp], #16
  405504:	ret
  405508:	str	d8, [sp, #-48]!
  40550c:	stp	x29, x30, [sp, #16]
  405510:	stp	x20, x19, [sp, #32]
  405514:	mov	x29, sp
  405518:	mov	w19, w3
  40551c:	mov	x20, x0
  405520:	bl	405570 <feof@plt+0x3620>
  405524:	ldr	d0, [x20, #48]
  405528:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  40552c:	ldr	d1, [x8, #1184]
  405530:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  405534:	ldr	d2, [x8, #1192]
  405538:	scvtf	d3, w19
  40553c:	fadd	d0, d0, d3
  405540:	fmul	d0, d0, d1
  405544:	fdiv	d0, d0, d2
  405548:	scvtf	d8, w0
  40554c:	bl	401ed0 <tan@plt>
  405550:	ldp	x20, x19, [sp, #32]
  405554:	ldp	x29, x30, [sp, #16]
  405558:	fmul	d0, d0, d8
  40555c:	fmov	d1, #5.000000000000000000e-01
  405560:	fadd	d0, d0, d1
  405564:	fcvtzs	w0, d0
  405568:	ldr	d8, [sp], #48
  40556c:	ret
  405570:	stp	x29, x30, [sp, #-48]!
  405574:	str	x21, [sp, #16]
  405578:	stp	x20, x19, [sp, #32]
  40557c:	mov	x29, sp
  405580:	ldrsw	x21, [x1]
  405584:	mov	w19, w2
  405588:	mov	x20, x0
  40558c:	tbz	w21, #31, 4055a0 <feof@plt+0x3650>
  405590:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405594:	add	x1, x1, #0x4ea
  405598:	mov	w0, #0x190                 	// #400
  40559c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  4055a0:	ldr	w8, [x20, #72]
  4055a4:	cmp	w21, w8
  4055a8:	b.ge	4055ec <feof@plt+0x369c>  // b.tcont
  4055ac:	ldr	x8, [x20, #64]
  4055b0:	ldr	w8, [x8, x21, lsl #2]
  4055b4:	tbnz	w8, #31, 4055ec <feof@plt+0x369c>
  4055b8:	ldr	x9, [x20, #80]
  4055bc:	mov	w10, #0x28                  	// #40
  4055c0:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4055c4:	ldr	w3, [x20, #56]
  4055c8:	madd	x8, x8, x10, x9
  4055cc:	ldr	w0, [x8, #12]
  4055d0:	ldr	w2, [x11, #4092]
  4055d4:	cbz	w3, 40560c <feof@plt+0x36bc>
  4055d8:	mov	w1, w19
  4055dc:	ldp	x20, x19, [sp, #32]
  4055e0:	ldr	x21, [sp, #16]
  4055e4:	ldp	x29, x30, [sp], #48
  4055e8:	b	4072b4 <feof@plt+0x5364>
  4055ec:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  4055f0:	ldr	w8, [x8, #40]
  4055f4:	cbz	w8, 405628 <feof@plt+0x36d8>
  4055f8:	mov	w0, wzr
  4055fc:	ldp	x20, x19, [sp, #32]
  405600:	ldr	x21, [sp, #16]
  405604:	ldp	x29, x30, [sp], #48
  405608:	ret
  40560c:	cmp	w2, w19
  405610:	b.eq	4055fc <feof@plt+0x36ac>  // b.none
  405614:	mov	w1, w19
  405618:	ldp	x20, x19, [sp, #32]
  40561c:	ldr	x21, [sp, #16]
  405620:	ldp	x29, x30, [sp], #48
  405624:	b	407358 <feof@plt+0x5408>
  405628:	bl	401e90 <abort@plt>
  40562c:	stp	x29, x30, [sp, #-48]!
  405630:	str	x21, [sp, #16]
  405634:	stp	x20, x19, [sp, #32]
  405638:	mov	x29, sp
  40563c:	ldrsw	x21, [x1]
  405640:	mov	x19, x1
  405644:	mov	x20, x0
  405648:	tbz	w21, #31, 40565c <feof@plt+0x370c>
  40564c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405650:	add	x1, x1, #0x4ea
  405654:	mov	w0, #0x132                 	// #306
  405658:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40565c:	ldr	w8, [x20, #72]
  405660:	cmp	w21, w8
  405664:	b.ge	405674 <feof@plt+0x3724>  // b.tcont
  405668:	ldr	x8, [x20, #64]
  40566c:	ldr	w8, [x8, x21, lsl #2]
  405670:	tbz	w8, #31, 405694 <feof@plt+0x3744>
  405674:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405678:	ldr	w8, [x8, #40]
  40567c:	cbz	w8, 40569c <feof@plt+0x374c>
  405680:	mov	x0, x19
  405684:	bl	4051b8 <feof@plt+0x3268>
  405688:	tbz	w0, #31, 405694 <feof@plt+0x3744>
  40568c:	ldr	w8, [x19, #4]
  405690:	tbnz	w8, #31, 40569c <feof@plt+0x374c>
  405694:	mov	w0, #0x1                   	// #1
  405698:	b	4056a0 <feof@plt+0x3750>
  40569c:	mov	w0, wzr
  4056a0:	ldp	x20, x19, [sp, #32]
  4056a4:	ldr	x21, [sp, #16]
  4056a8:	ldp	x29, x30, [sp], #48
  4056ac:	ret
  4056b0:	ldr	w0, [x0, #28]
  4056b4:	ret
  4056b8:	stp	x29, x30, [sp, #-32]!
  4056bc:	stp	x20, x19, [sp, #16]
  4056c0:	mov	x29, sp
  4056c4:	mov	w19, w2
  4056c8:	sxtw	x8, w19
  4056cc:	sbfiz	x9, x19, #2, #32
  4056d0:	cmp	xzr, x8, lsr #62
  4056d4:	mov	x20, x0
  4056d8:	str	x3, [x0]
  4056dc:	str	w1, [x0, #8]
  4056e0:	csinv	x0, x9, xzr, eq  // eq = none
  4056e4:	bl	401a60 <_Znam@plt>
  4056e8:	cmp	w19, #0x1
  4056ec:	str	x0, [x20, #16]
  4056f0:	b.lt	405704 <feof@plt+0x37b4>  // b.tstop
  4056f4:	mov	w8, w19
  4056f8:	lsl	x2, x8, #2
  4056fc:	mov	w1, #0xff                  	// #255
  405700:	bl	401bb0 <memset@plt>
  405704:	ldp	x20, x19, [sp, #16]
  405708:	ldp	x29, x30, [sp], #32
  40570c:	ret
  405710:	ldr	x0, [x0, #16]
  405714:	cbz	x0, 40571c <feof@plt+0x37cc>
  405718:	b	401da0 <_ZdaPv@plt>
  40571c:	ret
  405720:	stp	x29, x30, [sp, #-96]!
  405724:	str	x27, [sp, #16]
  405728:	stp	x26, x25, [sp, #32]
  40572c:	stp	x24, x23, [sp, #48]
  405730:	stp	x22, x21, [sp, #64]
  405734:	stp	x20, x19, [sp, #80]
  405738:	mov	x29, sp
  40573c:	ldrsw	x23, [x1]
  405740:	mov	w19, w2
  405744:	mov	x22, x1
  405748:	mov	x20, x0
  40574c:	tbz	w23, #31, 405760 <feof@plt+0x3810>
  405750:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405754:	add	x1, x1, #0x4ea
  405758:	mov	w0, #0x158                 	// #344
  40575c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405760:	ldr	w21, [x20, #56]
  405764:	mov	w25, w19
  405768:	cbz	w21, 4057c8 <feof@plt+0x3878>
  40576c:	mov	w8, #0xfe0b                	// #65035
  405770:	movk	w8, #0x7fff, lsl #16
  405774:	sdiv	w8, w8, w21
  405778:	cmp	w8, w19
  40577c:	b.ge	4057a8 <feof@plt+0x3858>  // b.tcont
  405780:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  405784:	ldr	d0, [x8, #1200]
  405788:	scvtf	d1, w19
  40578c:	scvtf	d2, w21
  405790:	fmul	d1, d1, d2
  405794:	fdiv	d0, d1, d0
  405798:	fmov	d1, #5.000000000000000000e-01
  40579c:	fadd	d0, d0, d1
  4057a0:	fcvtzs	w25, d0
  4057a4:	b	4057c8 <feof@plt+0x3878>
  4057a8:	mul	w8, w21, w19
  4057ac:	mov	w9, #0x4dd3                	// #19923
  4057b0:	movk	w9, #0x1062, lsl #16
  4057b4:	add	w8, w8, #0x1f4
  4057b8:	smull	x8, w8, w9
  4057bc:	lsr	x9, x8, #63
  4057c0:	asr	x8, x8, #38
  4057c4:	add	w25, w8, w9
  4057c8:	ldr	w8, [x20, #72]
  4057cc:	cmp	w23, w8
  4057d0:	b.ge	405818 <feof@plt+0x38c8>  // b.tcont
  4057d4:	ldr	x8, [x20, #64]
  4057d8:	ldr	w24, [x8, x23, lsl #2]
  4057dc:	tbnz	w24, #31, 405818 <feof@plt+0x38c8>
  4057e0:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4057e4:	ldr	w22, [x8, #4092]
  4057e8:	cmp	w25, w22
  4057ec:	b.eq	40588c <feof@plt+0x393c>  // b.none
  4057f0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  4057f4:	ldr	w8, [x8, #32]
  4057f8:	cbnz	w8, 40588c <feof@plt+0x393c>
  4057fc:	ldr	x26, [x20, #96]
  405800:	cbz	x26, 4058c8 <feof@plt+0x3978>
  405804:	ldr	w8, [x26, #8]
  405808:	cmp	w8, w25
  40580c:	b.ne	4058f8 <feof@plt+0x39a8>  // b.any
  405810:	mov	x23, x26
  405814:	b	405970 <feof@plt+0x3a20>
  405818:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  40581c:	ldr	w8, [x8, #40]
  405820:	cbz	w8, 4059dc <feof@plt+0x3a8c>
  405824:	mov	x0, x20
  405828:	mov	x1, x22
  40582c:	bl	4059f8 <feof@plt+0x3aa8>
  405830:	bl	401e10 <wcwidth@plt>
  405834:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405838:	ldr	w2, [x9, #4092]
  40583c:	add	w8, w0, w0, lsl #1
  405840:	lsl	w8, w8, #3
  405844:	cmp	w0, #0x1
  405848:	mov	w9, #0x18                  	// #24
  40584c:	csel	w0, w8, w9, gt
  405850:	cmp	w25, w2
  405854:	b.eq	4059c0 <feof@plt+0x3a70>  // b.none
  405858:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  40585c:	ldr	w8, [x8, #32]
  405860:	cbnz	w8, 4059c0 <feof@plt+0x3a70>
  405864:	ldr	w3, [x20, #56]
  405868:	cbz	w3, 4058a0 <feof@plt+0x3950>
  40586c:	mov	w1, w19
  405870:	ldp	x20, x19, [sp, #80]
  405874:	ldp	x22, x21, [sp, #64]
  405878:	ldp	x24, x23, [sp, #48]
  40587c:	ldp	x26, x25, [sp, #32]
  405880:	ldr	x27, [sp, #16]
  405884:	ldp	x29, x30, [sp], #96
  405888:	b	4072b4 <feof@plt+0x5364>
  40588c:	ldr	x8, [x20, #80]
  405890:	mov	w9, #0x28                  	// #40
  405894:	madd	x8, x24, x9, x8
  405898:	ldr	w0, [x8, #8]
  40589c:	b	4059c0 <feof@plt+0x3a70>
  4058a0:	cmp	w2, w19
  4058a4:	b.eq	4059c0 <feof@plt+0x3a70>  // b.none
  4058a8:	mov	w1, w19
  4058ac:	ldp	x20, x19, [sp, #80]
  4058b0:	ldp	x22, x21, [sp, #64]
  4058b4:	ldp	x24, x23, [sp, #48]
  4058b8:	ldp	x26, x25, [sp, #32]
  4058bc:	ldr	x27, [sp, #16]
  4058c0:	ldp	x29, x30, [sp], #96
  4058c4:	b	407358 <feof@plt+0x5408>
  4058c8:	mov	w0, #0x18                  	// #24
  4058cc:	bl	409dd8 <_Znwm@@Base>
  4058d0:	ldrsw	x26, [x20, #92]
  4058d4:	mov	x23, x0
  4058d8:	str	xzr, [x0]
  4058dc:	str	w25, [x0, #8]
  4058e0:	lsl	x8, x26, #2
  4058e4:	cmp	xzr, x26, lsr #62
  4058e8:	csinv	x0, x8, xzr, eq  // eq = none
  4058ec:	bl	401a60 <_Znam@plt>
  4058f0:	and	x8, x26, #0xffffffff
  4058f4:	b	405954 <feof@plt+0x3a04>
  4058f8:	mov	x23, x26
  4058fc:	mov	x8, x23
  405900:	ldr	x23, [x23]
  405904:	cbz	x23, 405928 <feof@plt+0x39d8>
  405908:	ldr	w9, [x23, #8]
  40590c:	cmp	w9, w25
  405910:	b.ne	4058fc <feof@plt+0x39ac>  // b.any
  405914:	ldr	x9, [x23]
  405918:	str	x9, [x8]
  40591c:	ldr	x8, [x20, #96]
  405920:	str	x8, [x23]
  405924:	b	40596c <feof@plt+0x3a1c>
  405928:	mov	w0, #0x18                  	// #24
  40592c:	bl	409dd8 <_Znwm@@Base>
  405930:	ldrsw	x27, [x20, #92]
  405934:	mov	x23, x0
  405938:	str	x26, [x0]
  40593c:	str	w25, [x0, #8]
  405940:	lsl	x8, x27, #2
  405944:	cmp	xzr, x27, lsr #62
  405948:	csinv	x0, x8, xzr, eq  // eq = none
  40594c:	bl	401a60 <_Znam@plt>
  405950:	and	x8, x27, #0xffffffff
  405954:	cmp	w8, #0x1
  405958:	str	x0, [x23, #16]
  40595c:	b.lt	40596c <feof@plt+0x3a1c>  // b.tstop
  405960:	lsl	x2, x8, #2
  405964:	mov	w1, #0xff                  	// #255
  405968:	bl	401bb0 <memset@plt>
  40596c:	str	x23, [x20, #96]
  405970:	ldr	x23, [x23, #16]
  405974:	ldr	w0, [x23, w24, sxtw #2]
  405978:	tbz	w0, #31, 4059c0 <feof@plt+0x3a70>
  40597c:	ldr	x8, [x20, #80]
  405980:	sxtw	x20, w24
  405984:	mov	w9, #0x28                  	// #40
  405988:	madd	x8, x20, x9, x8
  40598c:	ldr	w0, [x8, #8]
  405990:	cbz	w21, 4059a8 <feof@plt+0x3a58>
  405994:	mov	w1, w19
  405998:	mov	w2, w22
  40599c:	mov	w3, w21
  4059a0:	bl	4072b4 <feof@plt+0x5364>
  4059a4:	b	4059bc <feof@plt+0x3a6c>
  4059a8:	cmp	w22, w19
  4059ac:	b.eq	4059bc <feof@plt+0x3a6c>  // b.none
  4059b0:	mov	w1, w19
  4059b4:	mov	w2, w22
  4059b8:	bl	407358 <feof@plt+0x5408>
  4059bc:	str	w0, [x23, x20, lsl #2]
  4059c0:	ldp	x20, x19, [sp, #80]
  4059c4:	ldp	x22, x21, [sp, #64]
  4059c8:	ldp	x24, x23, [sp, #48]
  4059cc:	ldp	x26, x25, [sp, #32]
  4059d0:	ldr	x27, [sp, #16]
  4059d4:	ldp	x29, x30, [sp], #96
  4059d8:	ret
  4059dc:	bl	401e90 <abort@plt>
  4059e0:	b	4059e4 <feof@plt+0x3a94>
  4059e4:	mov	x19, x0
  4059e8:	mov	x0, x23
  4059ec:	bl	409e7c <_ZdlPv@@Base>
  4059f0:	mov	x0, x19
  4059f4:	bl	401f00 <_Unwind_Resume@plt>
  4059f8:	stp	x29, x30, [sp, #-48]!
  4059fc:	str	x21, [sp, #16]
  405a00:	stp	x20, x19, [sp, #32]
  405a04:	mov	x29, sp
  405a08:	ldrsw	x21, [x1]
  405a0c:	mov	x19, x1
  405a10:	mov	x20, x0
  405a14:	tbz	w21, #31, 405a28 <feof@plt+0x3ad8>
  405a18:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405a1c:	add	x1, x1, #0x4ea
  405a20:	mov	w0, #0x224                 	// #548
  405a24:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405a28:	ldr	w8, [x20, #72]
  405a2c:	cmp	w21, w8
  405a30:	b.ge	405a54 <feof@plt+0x3b04>  // b.tcont
  405a34:	ldr	x8, [x20, #64]
  405a38:	ldr	w8, [x8, x21, lsl #2]
  405a3c:	tbnz	w8, #31, 405a54 <feof@plt+0x3b04>
  405a40:	ldr	x9, [x20, #80]
  405a44:	mov	w10, #0x28                  	// #40
  405a48:	madd	x8, x8, x10, x9
  405a4c:	ldr	w0, [x8, #4]
  405a50:	b	405a74 <feof@plt+0x3b24>
  405a54:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405a58:	ldr	w8, [x8, #40]
  405a5c:	cbz	w8, 405a84 <feof@plt+0x3b34>
  405a60:	mov	x0, x19
  405a64:	bl	4051b8 <feof@plt+0x3268>
  405a68:	tbz	w0, #31, 405a74 <feof@plt+0x3b24>
  405a6c:	ldr	w0, [x19, #4]
  405a70:	tbnz	w0, #31, 405a84 <feof@plt+0x3b34>
  405a74:	ldp	x20, x19, [sp, #32]
  405a78:	ldr	x21, [sp, #16]
  405a7c:	ldp	x29, x30, [sp], #48
  405a80:	ret
  405a84:	bl	401e90 <abort@plt>
  405a88:	stp	x29, x30, [sp, #-48]!
  405a8c:	str	x21, [sp, #16]
  405a90:	stp	x20, x19, [sp, #32]
  405a94:	mov	x29, sp
  405a98:	ldrsw	x21, [x1]
  405a9c:	mov	w19, w2
  405aa0:	mov	x20, x0
  405aa4:	tbz	w21, #31, 405ab8 <feof@plt+0x3b68>
  405aa8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405aac:	add	x1, x1, #0x4ea
  405ab0:	mov	w0, #0x19f                 	// #415
  405ab4:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405ab8:	ldr	w8, [x20, #72]
  405abc:	cmp	w21, w8
  405ac0:	b.ge	405b04 <feof@plt+0x3bb4>  // b.tcont
  405ac4:	ldr	x8, [x20, #64]
  405ac8:	ldr	w8, [x8, x21, lsl #2]
  405acc:	tbnz	w8, #31, 405b04 <feof@plt+0x3bb4>
  405ad0:	ldr	x9, [x20, #80]
  405ad4:	mov	w10, #0x28                  	// #40
  405ad8:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405adc:	ldr	w3, [x20, #56]
  405ae0:	madd	x8, x8, x10, x9
  405ae4:	ldr	w0, [x8, #16]
  405ae8:	ldr	w2, [x11, #4092]
  405aec:	cbz	w3, 405b24 <feof@plt+0x3bd4>
  405af0:	mov	w1, w19
  405af4:	ldp	x20, x19, [sp, #32]
  405af8:	ldr	x21, [sp, #16]
  405afc:	ldp	x29, x30, [sp], #48
  405b00:	b	4072b4 <feof@plt+0x5364>
  405b04:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405b08:	ldr	w8, [x8, #40]
  405b0c:	cbz	w8, 405b40 <feof@plt+0x3bf0>
  405b10:	mov	w0, wzr
  405b14:	ldp	x20, x19, [sp, #32]
  405b18:	ldr	x21, [sp, #16]
  405b1c:	ldp	x29, x30, [sp], #48
  405b20:	ret
  405b24:	cmp	w2, w19
  405b28:	b.eq	405b14 <feof@plt+0x3bc4>  // b.none
  405b2c:	mov	w1, w19
  405b30:	ldp	x20, x19, [sp, #32]
  405b34:	ldr	x21, [sp, #16]
  405b38:	ldp	x29, x30, [sp], #48
  405b3c:	b	407358 <feof@plt+0x5408>
  405b40:	bl	401e90 <abort@plt>
  405b44:	stp	x29, x30, [sp, #-48]!
  405b48:	str	x21, [sp, #16]
  405b4c:	stp	x20, x19, [sp, #32]
  405b50:	mov	x29, sp
  405b54:	ldrsw	x21, [x1]
  405b58:	mov	w19, w2
  405b5c:	mov	x20, x0
  405b60:	tbz	w21, #31, 405b74 <feof@plt+0x3c24>
  405b64:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405b68:	add	x1, x1, #0x4ea
  405b6c:	mov	w0, #0x1ae                 	// #430
  405b70:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405b74:	ldr	w8, [x20, #72]
  405b78:	cmp	w21, w8
  405b7c:	b.ge	405bc0 <feof@plt+0x3c70>  // b.tcont
  405b80:	ldr	x8, [x20, #64]
  405b84:	ldr	w8, [x8, x21, lsl #2]
  405b88:	tbnz	w8, #31, 405bc0 <feof@plt+0x3c70>
  405b8c:	ldr	x9, [x20, #80]
  405b90:	mov	w10, #0x28                  	// #40
  405b94:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405b98:	ldr	w3, [x20, #56]
  405b9c:	madd	x8, x8, x10, x9
  405ba0:	ldr	w0, [x8, #24]
  405ba4:	ldr	w2, [x11, #4092]
  405ba8:	cbz	w3, 405be0 <feof@plt+0x3c90>
  405bac:	mov	w1, w19
  405bb0:	ldp	x20, x19, [sp, #32]
  405bb4:	ldr	x21, [sp, #16]
  405bb8:	ldp	x29, x30, [sp], #48
  405bbc:	b	4072b4 <feof@plt+0x5364>
  405bc0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405bc4:	ldr	w8, [x8, #40]
  405bc8:	cbz	w8, 405bfc <feof@plt+0x3cac>
  405bcc:	mov	w0, wzr
  405bd0:	ldp	x20, x19, [sp, #32]
  405bd4:	ldr	x21, [sp, #16]
  405bd8:	ldp	x29, x30, [sp], #48
  405bdc:	ret
  405be0:	cmp	w2, w19
  405be4:	b.eq	405bd0 <feof@plt+0x3c80>  // b.none
  405be8:	mov	w1, w19
  405bec:	ldp	x20, x19, [sp, #32]
  405bf0:	ldr	x21, [sp, #16]
  405bf4:	ldp	x29, x30, [sp], #48
  405bf8:	b	407358 <feof@plt+0x5408>
  405bfc:	bl	401e90 <abort@plt>
  405c00:	stp	x29, x30, [sp, #-48]!
  405c04:	str	x21, [sp, #16]
  405c08:	stp	x20, x19, [sp, #32]
  405c0c:	mov	x29, sp
  405c10:	ldrsw	x21, [x1]
  405c14:	mov	w19, w2
  405c18:	mov	x20, x0
  405c1c:	tbz	w21, #31, 405c30 <feof@plt+0x3ce0>
  405c20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405c24:	add	x1, x1, #0x4ea
  405c28:	mov	w0, #0x1bd                 	// #445
  405c2c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405c30:	ldr	w8, [x20, #72]
  405c34:	cmp	w21, w8
  405c38:	b.ge	405c7c <feof@plt+0x3d2c>  // b.tcont
  405c3c:	ldr	x8, [x20, #64]
  405c40:	ldr	w8, [x8, x21, lsl #2]
  405c44:	tbnz	w8, #31, 405c7c <feof@plt+0x3d2c>
  405c48:	ldr	x9, [x20, #80]
  405c4c:	mov	w10, #0x28                  	// #40
  405c50:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405c54:	ldr	w3, [x20, #56]
  405c58:	madd	x8, x8, x10, x9
  405c5c:	ldr	w0, [x8, #20]
  405c60:	ldr	w2, [x11, #4092]
  405c64:	cbz	w3, 405c9c <feof@plt+0x3d4c>
  405c68:	mov	w1, w19
  405c6c:	ldp	x20, x19, [sp, #32]
  405c70:	ldr	x21, [sp, #16]
  405c74:	ldp	x29, x30, [sp], #48
  405c78:	b	4072b4 <feof@plt+0x5364>
  405c7c:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405c80:	ldr	w8, [x8, #40]
  405c84:	cbz	w8, 405cb8 <feof@plt+0x3d68>
  405c88:	mov	w0, wzr
  405c8c:	ldp	x20, x19, [sp, #32]
  405c90:	ldr	x21, [sp, #16]
  405c94:	ldp	x29, x30, [sp], #48
  405c98:	ret
  405c9c:	cmp	w2, w19
  405ca0:	b.eq	405c8c <feof@plt+0x3d3c>  // b.none
  405ca4:	mov	w1, w19
  405ca8:	ldp	x20, x19, [sp, #32]
  405cac:	ldr	x21, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #48
  405cb4:	b	407358 <feof@plt+0x5408>
  405cb8:	bl	401e90 <abort@plt>
  405cbc:	stp	x29, x30, [sp, #-48]!
  405cc0:	str	x21, [sp, #16]
  405cc4:	stp	x20, x19, [sp, #32]
  405cc8:	mov	x29, sp
  405ccc:	ldrsw	x21, [x1]
  405cd0:	mov	w19, w2
  405cd4:	mov	x20, x0
  405cd8:	tbz	w21, #31, 405cec <feof@plt+0x3d9c>
  405cdc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405ce0:	add	x1, x1, #0x4ea
  405ce4:	mov	w0, #0x1cc                 	// #460
  405ce8:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405cec:	ldr	w8, [x20, #72]
  405cf0:	cmp	w21, w8
  405cf4:	b.ge	405d38 <feof@plt+0x3de8>  // b.tcont
  405cf8:	ldr	x8, [x20, #64]
  405cfc:	ldr	w8, [x8, x21, lsl #2]
  405d00:	tbnz	w8, #31, 405d38 <feof@plt+0x3de8>
  405d04:	ldr	x9, [x20, #80]
  405d08:	mov	w10, #0x28                  	// #40
  405d0c:	adrp	x11, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405d10:	ldr	w3, [x20, #56]
  405d14:	madd	x8, x8, x10, x9
  405d18:	ldr	w0, [x8, #28]
  405d1c:	ldr	w2, [x11, #4092]
  405d20:	cbz	w3, 405d58 <feof@plt+0x3e08>
  405d24:	mov	w1, w19
  405d28:	ldp	x20, x19, [sp, #32]
  405d2c:	ldr	x21, [sp, #16]
  405d30:	ldp	x29, x30, [sp], #48
  405d34:	b	4072b4 <feof@plt+0x5364>
  405d38:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405d3c:	ldr	w8, [x8, #40]
  405d40:	cbz	w8, 405d74 <feof@plt+0x3e24>
  405d44:	mov	w0, wzr
  405d48:	ldp	x20, x19, [sp, #32]
  405d4c:	ldr	x21, [sp, #16]
  405d50:	ldp	x29, x30, [sp], #48
  405d54:	ret
  405d58:	cmp	w2, w19
  405d5c:	b.eq	405d48 <feof@plt+0x3df8>  // b.none
  405d60:	mov	w1, w19
  405d64:	ldp	x20, x19, [sp, #32]
  405d68:	ldr	x21, [sp, #16]
  405d6c:	ldp	x29, x30, [sp], #48
  405d70:	b	407358 <feof@plt+0x5408>
  405d74:	bl	401e90 <abort@plt>
  405d78:	stp	x29, x30, [sp, #-32]!
  405d7c:	stp	x20, x19, [sp, #16]
  405d80:	mov	x29, sp
  405d84:	mov	w20, w1
  405d88:	mov	x19, x0
  405d8c:	tbz	w1, #31, 405da0 <feof@plt+0x3e50>
  405d90:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405d94:	add	x1, x1, #0x4ea
  405d98:	mov	w0, #0x1da                 	// #474
  405d9c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405da0:	cmp	w20, #0x3e8
  405da4:	csel	w8, wzr, w20, eq  // eq = none
  405da8:	str	w8, [x19, #56]
  405dac:	ldp	x20, x19, [sp, #16]
  405db0:	ldp	x29, x30, [sp], #32
  405db4:	ret
  405db8:	ldr	w0, [x0, #56]
  405dbc:	ret
  405dc0:	mov	x8, x0
  405dc4:	ldr	w3, [x8, #56]
  405dc8:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405dcc:	ldr	w0, [x0, #24]
  405dd0:	ldr	w2, [x8, #4092]
  405dd4:	cbz	w3, 405ddc <feof@plt+0x3e8c>
  405dd8:	b	4072b4 <feof@plt+0x5364>
  405ddc:	cmp	w2, w1
  405de0:	b.ne	405de8 <feof@plt+0x3e98>  // b.any
  405de4:	ret
  405de8:	b	407358 <feof@plt+0x5408>
  405dec:	stp	x1, x2, [x0]
  405df0:	str	w3, [x0, #16]
  405df4:	str	x4, [x0, #24]
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-64]!
  405e00:	str	x23, [sp, #16]
  405e04:	stp	x22, x21, [sp, #32]
  405e08:	stp	x20, x19, [sp, #48]
  405e0c:	mov	x29, sp
  405e10:	ldr	x22, [x0, #16]
  405e14:	mov	w19, w3
  405e18:	mov	x20, x2
  405e1c:	mov	x21, x1
  405e20:	cbnz	x22, 405e50 <feof@plt+0x3f00>
  405e24:	mov	x23, x0
  405e28:	mov	w0, #0xfb8                 	// #4024
  405e2c:	bl	401a60 <_Znam@plt>
  405e30:	mov	x22, x0
  405e34:	mov	x8, xzr
  405e38:	str	x0, [x23, #16]
  405e3c:	str	xzr, [x22, x8]
  405e40:	ldr	x22, [x23, #16]
  405e44:	add	x8, x8, #0x8
  405e48:	cmp	x8, #0xfb8
  405e4c:	b.ne	405e3c <feof@plt+0x3eec>  // b.any
  405e50:	ldr	w8, [x21]
  405e54:	ldr	w9, [x20]
  405e58:	mov	w10, #0x4e61                	// #20065
  405e5c:	movk	w10, #0x824a, lsl #16
  405e60:	mov	w0, #0x20                  	// #32
  405e64:	add	w8, w9, w8, lsl #10
  405e68:	smull	x9, w8, w10
  405e6c:	lsr	x9, x9, #32
  405e70:	add	w9, w9, w8
  405e74:	asr	w10, w9, #8
  405e78:	add	w9, w10, w9, lsr #31
  405e7c:	mov	w10, #0x1f7                 	// #503
  405e80:	msub	w8, w9, w10, w8
  405e84:	cmp	w8, #0x0
  405e88:	cneg	w23, w8, mi  // mi = first
  405e8c:	bl	409dd8 <_Znwm@@Base>
  405e90:	ldr	x8, [x22, w23, uxtw #3]
  405e94:	stp	x21, x20, [x0]
  405e98:	str	w19, [x0, #16]
  405e9c:	str	x8, [x0, #24]
  405ea0:	str	x0, [x22, w23, uxtw #3]
  405ea4:	ldp	x20, x19, [sp, #48]
  405ea8:	ldp	x22, x21, [sp, #32]
  405eac:	ldr	x23, [sp, #16]
  405eb0:	ldp	x29, x30, [sp], #64
  405eb4:	ret
  405eb8:	ldr	x8, [x0, #16]
  405ebc:	cbz	x8, 405f20 <feof@plt+0x3fd0>
  405ec0:	ldr	w9, [x1]
  405ec4:	ldr	w10, [x2]
  405ec8:	mov	w11, #0x4e61                	// #20065
  405ecc:	movk	w11, #0x824a, lsl #16
  405ed0:	add	w9, w10, w9, lsl #10
  405ed4:	smull	x10, w9, w11
  405ed8:	lsr	x10, x10, #32
  405edc:	add	w10, w10, w9
  405ee0:	asr	w11, w10, #8
  405ee4:	add	w10, w11, w10, lsr #31
  405ee8:	mov	w11, #0x1f7                 	// #503
  405eec:	msub	w9, w10, w11, w9
  405ef0:	cmp	w9, #0x0
  405ef4:	cneg	w9, w9, mi  // mi = first
  405ef8:	ldr	x8, [x8, w9, uxtw #3]
  405efc:	cbz	x8, 405f20 <feof@plt+0x3fd0>
  405f00:	ldr	x9, [x8]
  405f04:	cmp	x9, x1
  405f08:	b.ne	405f18 <feof@plt+0x3fc8>  // b.any
  405f0c:	ldr	x9, [x8, #8]
  405f10:	cmp	x9, x2
  405f14:	b.eq	405f28 <feof@plt+0x3fd8>  // b.none
  405f18:	ldr	x8, [x8, #24]
  405f1c:	cbnz	x8, 405f00 <feof@plt+0x3fb0>
  405f20:	mov	w0, w8
  405f24:	ret
  405f28:	adrp	x10, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405f2c:	ldr	w8, [x8, #16]
  405f30:	ldr	w9, [x0, #56]
  405f34:	ldr	w2, [x10, #4092]
  405f38:	cbz	w9, 405f4c <feof@plt+0x3ffc>
  405f3c:	mov	w0, w8
  405f40:	mov	w1, w3
  405f44:	mov	w3, w9
  405f48:	b	4072b4 <feof@plt+0x5364>
  405f4c:	cmp	w2, w3
  405f50:	b.eq	405f20 <feof@plt+0x3fd0>  // b.none
  405f54:	mov	w0, w8
  405f58:	mov	w1, w3
  405f5c:	b	407358 <feof@plt+0x5408>
  405f60:	ldr	w8, [x0, #8]
  405f64:	and	w0, w8, w1
  405f68:	ret
  405f6c:	stp	x29, x30, [sp, #-32]!
  405f70:	stp	x20, x19, [sp, #16]
  405f74:	mov	x29, sp
  405f78:	ldrsw	x20, [x1]
  405f7c:	mov	x19, x0
  405f80:	tbz	w20, #31, 405f94 <feof@plt+0x4044>
  405f84:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  405f88:	add	x1, x1, #0x4ea
  405f8c:	mov	w0, #0x215                 	// #533
  405f90:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  405f94:	ldr	w8, [x19, #72]
  405f98:	cmp	w20, w8
  405f9c:	b.ge	405fc0 <feof@plt+0x4070>  // b.tcont
  405fa0:	ldr	x8, [x19, #64]
  405fa4:	ldr	w8, [x8, x20, lsl #2]
  405fa8:	tbnz	w8, #31, 405fc0 <feof@plt+0x4070>
  405fac:	ldr	x9, [x19, #80]
  405fb0:	mov	w10, #0x28                  	// #40
  405fb4:	mul	x8, x8, x10
  405fb8:	ldrb	w0, [x9, x8]
  405fbc:	b	405fd0 <feof@plt+0x4080>
  405fc0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  405fc4:	ldr	w8, [x8, #40]
  405fc8:	cbz	w8, 405fdc <feof@plt+0x408c>
  405fcc:	mov	w0, wzr
  405fd0:	ldp	x20, x19, [sp, #16]
  405fd4:	ldp	x29, x30, [sp], #32
  405fd8:	ret
  405fdc:	bl	401e90 <abort@plt>
  405fe0:	ldr	x0, [x0, #32]
  405fe4:	ret
  405fe8:	ldr	x0, [x0, #40]
  405fec:	ret
  405ff0:	stp	x29, x30, [sp, #-32]!
  405ff4:	stp	x20, x19, [sp, #16]
  405ff8:	mov	x29, sp
  405ffc:	ldrsw	x20, [x1]
  406000:	mov	x19, x0
  406004:	tbz	w20, #31, 406018 <feof@plt+0x40c8>
  406008:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  40600c:	add	x1, x1, #0x4ea
  406010:	mov	w0, #0x245                 	// #581
  406014:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  406018:	ldr	w8, [x19, #72]
  40601c:	cmp	w20, w8
  406020:	b.ge	406044 <feof@plt+0x40f4>  // b.tcont
  406024:	ldr	x8, [x19, #64]
  406028:	ldr	w8, [x8, x20, lsl #2]
  40602c:	tbnz	w8, #31, 406044 <feof@plt+0x40f4>
  406030:	ldr	x9, [x19, #80]
  406034:	mov	w10, #0x28                  	// #40
  406038:	madd	x8, x8, x10, x9
  40603c:	ldr	x0, [x8, #32]
  406040:	b	406054 <feof@plt+0x4104>
  406044:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  406048:	ldr	w8, [x8, #40]
  40604c:	cbz	w8, 406060 <feof@plt+0x4110>
  406050:	mov	x0, xzr
  406054:	ldp	x20, x19, [sp, #16]
  406058:	ldp	x29, x30, [sp], #32
  40605c:	ret
  406060:	bl	401e90 <abort@plt>
  406064:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  406068:	ldr	x0, [x8, #48]
  40606c:	ret
  406070:	stp	x29, x30, [sp, #-64]!
  406074:	stp	x24, x23, [sp, #16]
  406078:	stp	x22, x21, [sp, #32]
  40607c:	stp	x20, x19, [sp, #48]
  406080:	mov	x29, sp
  406084:	ldrsw	x22, [x0, #72]
  406088:	mov	x19, x0
  40608c:	cbz	w22, 406108 <feof@plt+0x41b8>
  406090:	lsl	w8, w22, #1
  406094:	add	w9, w1, #0xa
  406098:	cmp	w8, w1
  40609c:	csel	w24, w8, w9, gt
  4060a0:	ldr	x20, [x19, #64]
  4060a4:	sxtw	x23, w24
  4060a8:	sbfiz	x8, x24, #2, #32
  4060ac:	cmp	xzr, x23, lsr #62
  4060b0:	csinv	x0, x8, xzr, eq  // eq = none
  4060b4:	str	w24, [x19, #72]
  4060b8:	bl	401a60 <_Znam@plt>
  4060bc:	lsl	x2, x22, #2
  4060c0:	mov	x1, x20
  4060c4:	mov	x21, x0
  4060c8:	str	x0, [x19, #64]
  4060cc:	bl	401a80 <memcpy@plt>
  4060d0:	cmp	w22, w24
  4060d4:	b.ge	4060ec <feof@plt+0x419c>  // b.tcont
  4060d8:	mov	w8, #0xffffffff            	// #-1
  4060dc:	str	w8, [x21, x22, lsl #2]
  4060e0:	add	x22, x22, #0x1
  4060e4:	cmp	x22, x23
  4060e8:	b.lt	4060dc <feof@plt+0x418c>  // b.tstop
  4060ec:	cbz	x20, 406154 <feof@plt+0x4204>
  4060f0:	mov	x0, x20
  4060f4:	ldp	x20, x19, [sp, #48]
  4060f8:	ldp	x22, x21, [sp, #32]
  4060fc:	ldp	x24, x23, [sp, #16]
  406100:	ldp	x29, x30, [sp], #64
  406104:	b	401da0 <_ZdaPv@plt>
  406108:	add	w8, w1, #0xa
  40610c:	cmp	w1, #0x80
  406110:	mov	w9, #0x80                  	// #128
  406114:	csel	w21, w9, w8, lt  // lt = tstop
  406118:	sxtw	x20, w21
  40611c:	sbfiz	x8, x21, #2, #32
  406120:	cmp	xzr, x20, lsr #62
  406124:	csinv	x0, x8, xzr, eq  // eq = none
  406128:	str	w21, [x19, #72]
  40612c:	bl	401a60 <_Znam@plt>
  406130:	cmp	w21, #0x1
  406134:	str	x0, [x19, #64]
  406138:	b.lt	406154 <feof@plt+0x4204>  // b.tstop
  40613c:	mov	x8, xzr
  406140:	mov	w9, #0xffffffff            	// #-1
  406144:	str	w9, [x0, x8, lsl #2]
  406148:	add	x8, x8, #0x1
  40614c:	cmp	x8, x20
  406150:	b.lt	406144 <feof@plt+0x41f4>  // b.tstop
  406154:	ldp	x20, x19, [sp, #48]
  406158:	ldp	x22, x21, [sp, #32]
  40615c:	ldp	x24, x23, [sp, #16]
  406160:	ldp	x29, x30, [sp], #64
  406164:	ret
  406168:	stp	x29, x30, [sp, #-48]!
  40616c:	str	x21, [sp, #16]
  406170:	stp	x20, x19, [sp, #32]
  406174:	mov	x29, sp
  406178:	ldr	x20, [x0, #80]
  40617c:	mov	x19, x0
  406180:	cbz	x20, 4061d0 <feof@plt+0x4280>
  406184:	ldrsw	x8, [x19, #92]
  406188:	mov	w9, #0x28                  	// #40
  40618c:	lsl	x10, x8, #1
  406190:	add	x21, x8, x8, lsl #2
  406194:	umulh	x8, x10, x9
  406198:	lsl	x9, x21, #4
  40619c:	cmp	xzr, x8
  4061a0:	csinv	x0, x9, xzr, eq  // eq = none
  4061a4:	str	w10, [x19, #92]
  4061a8:	bl	401a60 <_Znam@plt>
  4061ac:	lsl	x2, x21, #3
  4061b0:	mov	x1, x20
  4061b4:	str	x0, [x19, #80]
  4061b8:	bl	401a80 <memcpy@plt>
  4061bc:	mov	x0, x20
  4061c0:	ldp	x20, x19, [sp, #32]
  4061c4:	ldr	x21, [sp, #16]
  4061c8:	ldp	x29, x30, [sp], #48
  4061cc:	b	401da0 <_ZdaPv@plt>
  4061d0:	mov	w8, #0x10                  	// #16
  4061d4:	mov	w0, #0x280                 	// #640
  4061d8:	str	w8, [x19, #92]
  4061dc:	bl	401a60 <_Znam@plt>
  4061e0:	str	x0, [x19, #80]
  4061e4:	ldp	x20, x19, [sp, #32]
  4061e8:	ldr	x21, [sp, #16]
  4061ec:	ldp	x29, x30, [sp], #48
  4061f0:	ret
  4061f4:	stp	x29, x30, [sp, #-48]!
  4061f8:	stp	x22, x21, [sp, #16]
  4061fc:	stp	x20, x19, [sp, #32]
  406200:	mov	x29, sp
  406204:	ldrsw	x8, [x0, #72]
  406208:	mov	x19, x0
  40620c:	mov	x10, #0xffffffff00000000    	// #-4294967296
  406210:	lsl	x12, x8, #32
  406214:	mov	x11, x8
  406218:	mov	x22, x11
  40621c:	subs	x11, x11, #0x1
  406220:	mov	x9, x12
  406224:	b.lt	40623c <feof@plt+0x42ec>  // b.tstop
  406228:	ldr	x12, [x19, #64]
  40622c:	add	x12, x12, x22, lsl #2
  406230:	ldur	w13, [x12, #-4]
  406234:	add	x12, x9, x10
  406238:	tbnz	w13, #31, 406218 <feof@plt+0x42c8>
  40623c:	cmp	w8, w22
  406240:	b.le	40627c <feof@plt+0x432c>
  406244:	ldr	x20, [x19, #64]
  406248:	asr	x8, x9, #32
  40624c:	cmp	xzr, x8, lsr #62
  406250:	asr	x21, x9, #30
  406254:	csinv	x0, x21, xzr, eq  // eq = none
  406258:	bl	401a60 <_Znam@plt>
  40625c:	mov	x1, x20
  406260:	mov	x2, x21
  406264:	str	x0, [x19, #64]
  406268:	bl	401a80 <memcpy@plt>
  40626c:	cbz	x20, 406278 <feof@plt+0x4328>
  406270:	mov	x0, x20
  406274:	bl	401da0 <_ZdaPv@plt>
  406278:	str	w22, [x19, #72]
  40627c:	ldp	w22, w8, [x19, #88]
  406280:	cmp	w22, w8
  406284:	b.ge	4062d0 <feof@plt+0x4380>  // b.tcont
  406288:	sxtw	x8, w22
  40628c:	mov	w9, #0x28                  	// #40
  406290:	ldr	x20, [x19, #80]
  406294:	umulh	x9, x8, x9
  406298:	add	x8, x8, x8, lsl #2
  40629c:	lsl	x21, x8, #3
  4062a0:	cmp	xzr, x9
  4062a4:	csinv	x0, x21, xzr, eq  // eq = none
  4062a8:	bl	401a60 <_Znam@plt>
  4062ac:	mov	x1, x20
  4062b0:	mov	x2, x21
  4062b4:	str	x0, [x19, #80]
  4062b8:	bl	401a80 <memcpy@plt>
  4062bc:	cbz	x20, 4062cc <feof@plt+0x437c>
  4062c0:	mov	x0, x20
  4062c4:	bl	401da0 <_ZdaPv@plt>
  4062c8:	ldr	w22, [x19, #88]
  4062cc:	str	w22, [x19, #92]
  4062d0:	ldp	x20, x19, [sp, #32]
  4062d4:	ldp	x22, x21, [sp, #16]
  4062d8:	ldp	x29, x30, [sp], #48
  4062dc:	ret
  4062e0:	stp	x29, x30, [sp, #-48]!
  4062e4:	str	x21, [sp, #16]
  4062e8:	stp	x20, x19, [sp, #32]
  4062ec:	mov	x29, sp
  4062f0:	ldrsw	x21, [x1]
  4062f4:	mov	x19, x2
  4062f8:	mov	x20, x0
  4062fc:	tbz	w21, #31, 406310 <feof@plt+0x43c0>
  406300:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406304:	add	x1, x1, #0x4ea
  406308:	mov	w0, #0x296                 	// #662
  40630c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  406310:	ldr	w8, [x20, #72]
  406314:	cmp	w21, w8
  406318:	b.lt	40632c <feof@plt+0x43dc>  // b.tstop
  40631c:	mov	x0, x20
  406320:	mov	w1, w21
  406324:	bl	406070 <feof@plt+0x4120>
  406328:	ldr	w8, [x20, #72]
  40632c:	cmp	w21, w8
  406330:	b.lt	406344 <feof@plt+0x43f4>  // b.tstop
  406334:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406338:	add	x1, x1, #0x4ea
  40633c:	mov	w0, #0x299                 	// #665
  406340:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  406344:	ldp	w8, w9, [x20, #88]
  406348:	add	w10, w8, #0x1
  40634c:	cmp	w10, w9
  406350:	b.lt	406364 <feof@plt+0x4414>  // b.tstop
  406354:	mov	x0, x20
  406358:	bl	406168 <feof@plt+0x4218>
  40635c:	ldp	w8, w9, [x20, #88]
  406360:	add	w10, w8, #0x1
  406364:	cmp	w10, w9
  406368:	b.lt	406380 <feof@plt+0x4430>  // b.tstop
  40636c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406370:	add	x1, x1, #0x4ea
  406374:	mov	w0, #0x29c                 	// #668
  406378:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40637c:	ldr	w8, [x20, #88]
  406380:	ldr	x9, [x20, #64]
  406384:	mov	w11, #0x28                  	// #40
  406388:	str	w8, [x9, x21, lsl #2]
  40638c:	ldrsw	x8, [x20, #88]
  406390:	ldr	x9, [x20, #80]
  406394:	add	w10, w8, #0x1
  406398:	str	w10, [x20, #88]
  40639c:	ldr	x10, [x19, #32]
  4063a0:	ldp	q0, q1, [x19]
  4063a4:	madd	x8, x8, x11, x9
  4063a8:	str	x10, [x8, #32]
  4063ac:	stp	q0, q1, [x8]
  4063b0:	ldp	x20, x19, [sp, #32]
  4063b4:	ldr	x21, [sp, #16]
  4063b8:	ldp	x29, x30, [sp], #48
  4063bc:	ret
  4063c0:	stp	x29, x30, [sp, #-48]!
  4063c4:	str	x21, [sp, #16]
  4063c8:	stp	x20, x19, [sp, #32]
  4063cc:	mov	x29, sp
  4063d0:	ldrsw	x19, [x1]
  4063d4:	ldrsw	x21, [x2]
  4063d8:	mov	x20, x0
  4063dc:	orr	w8, w21, w19
  4063e0:	tbnz	w8, #31, 4063f0 <feof@plt+0x44a0>
  4063e4:	ldr	w8, [x20, #72]
  4063e8:	cmp	w21, w8
  4063ec:	b.lt	406404 <feof@plt+0x44b4>  // b.tstop
  4063f0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4063f4:	add	x1, x1, #0x4ea
  4063f8:	mov	w0, #0x2a5                 	// #677
  4063fc:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  406400:	ldr	w8, [x20, #72]
  406404:	cmp	w19, w8
  406408:	b.lt	406418 <feof@plt+0x44c8>  // b.tstop
  40640c:	mov	x0, x20
  406410:	mov	w1, w19
  406414:	bl	406070 <feof@plt+0x4120>
  406418:	ldr	x8, [x20, #64]
  40641c:	ldr	w9, [x8, x21, lsl #2]
  406420:	ldr	x21, [sp, #16]
  406424:	str	w9, [x8, x19, lsl #2]
  406428:	ldp	x20, x19, [sp, #32]
  40642c:	ldp	x29, x30, [sp], #48
  406430:	ret
  406434:	stp	x29, x30, [sp, #-48]!
  406438:	stp	x22, x21, [sp, #16]
  40643c:	stp	x20, x19, [sp, #32]
  406440:	mov	x29, sp
  406444:	mov	x22, x0
  406448:	mov	w0, #0x68                  	// #104
  40644c:	mov	w20, w2
  406450:	mov	x21, x1
  406454:	bl	409dd8 <_Znwm@@Base>
  406458:	mov	x19, x0
  40645c:	mov	x1, x22
  406460:	bl	4052f0 <feof@plt+0x33a0>
  406464:	mov	x0, x19
  406468:	mov	x1, x21
  40646c:	mov	w2, w20
  406470:	bl	4064b4 <feof@plt+0x4564>
  406474:	cbnz	w0, 40648c <feof@plt+0x453c>
  406478:	ldr	x8, [x19]
  40647c:	mov	x0, x19
  406480:	ldr	x8, [x8, #8]
  406484:	blr	x8
  406488:	mov	x19, xzr
  40648c:	mov	x0, x19
  406490:	ldp	x20, x19, [sp, #32]
  406494:	ldp	x22, x21, [sp, #16]
  406498:	ldp	x29, x30, [sp], #48
  40649c:	ret
  4064a0:	mov	x20, x0
  4064a4:	mov	x0, x19
  4064a8:	bl	409e7c <_ZdlPv@@Base>
  4064ac:	mov	x0, x20
  4064b0:	bl	401f00 <_Unwind_Resume@plt>
  4064b4:	sub	sp, sp, #0x130
  4064b8:	stp	d9, d8, [sp, #192]
  4064bc:	stp	x29, x30, [sp, #208]
  4064c0:	stp	x28, x27, [sp, #224]
  4064c4:	stp	x26, x25, [sp, #240]
  4064c8:	stp	x24, x23, [sp, #256]
  4064cc:	stp	x22, x21, [sp, #272]
  4064d0:	stp	x20, x19, [sp, #288]
  4064d4:	add	x29, sp, #0xc0
  4064d8:	ldr	x21, [x0, #32]
  4064dc:	mov	x20, x1
  4064e0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4064e4:	mov	x19, x0
  4064e8:	add	x1, x1, #0x15
  4064ec:	mov	x0, x21
  4064f0:	mov	w24, w2
  4064f4:	bl	401e40 <strcmp@plt>
  4064f8:	cbz	w0, 4067e8 <feof@plt+0x4898>
  4064fc:	sub	x1, x29, #0x10
  406500:	mov	x0, x21
  406504:	bl	407fb8 <feof@plt+0x6068>
  406508:	cbz	x0, 406808 <feof@plt+0x48b8>
  40650c:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  406510:	adrp	x10, 40c000 <_ZdlPvm@@Base+0x2178>
  406514:	ldur	x8, [x29, #-16]
  406518:	ldr	d8, [x9, #1208]
  40651c:	ldr	d9, [x10, #1216]
  406520:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x2178>
  406524:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  406528:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x2178>
  40652c:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x2178>
  406530:	adrp	x27, 40d000 <_ZdlPvm@@Base+0x3178>
  406534:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x2178>
  406538:	mov	w11, w24
  40653c:	adrp	x24, 40c000 <_ZdlPvm@@Base+0x2178>
  406540:	adrp	x28, 40c000 <_ZdlPvm@@Base+0x2178>
  406544:	mov	w12, #0x1                   	// #1
  406548:	add	x21, x21, #0x563
  40654c:	add	x22, x22, #0x544
  406550:	add	x23, x23, #0x568
  406554:	add	x25, x25, #0x599
  406558:	add	x27, x27, #0x56d
  40655c:	add	x20, x20, #0x1
  406560:	add	x24, x24, #0x5cf
  406564:	add	x28, x28, #0x5d3
  406568:	stur	xzr, [x29, #-40]
  40656c:	stur	xzr, [x29, #-24]
  406570:	stp	w12, w11, [x29, #-32]
  406574:	str	w11, [sp, #44]
  406578:	stp	x0, x8, [x29, #-56]
  40657c:	sub	x0, x29, #0x38
  406580:	bl	404fd8 <feof@plt+0x3088>
  406584:	cbz	w0, 406bf0 <feof@plt+0x4ca0>
  406588:	ldur	x0, [x29, #-24]
  40658c:	mov	x1, x21
  406590:	bl	401c30 <strtok@plt>
  406594:	mov	x1, x22
  406598:	mov	x26, x0
  40659c:	bl	401e40 <strcmp@plt>
  4065a0:	cbz	w0, 40657c <feof@plt+0x462c>
  4065a4:	mov	x0, x26
  4065a8:	mov	x1, x23
  4065ac:	bl	401e40 <strcmp@plt>
  4065b0:	cbz	w0, 406660 <feof@plt+0x4710>
  4065b4:	mov	x0, x26
  4065b8:	mov	x1, x25
  4065bc:	bl	401e40 <strcmp@plt>
  4065c0:	cbz	w0, 40669c <feof@plt+0x474c>
  4065c4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4065c8:	mov	x0, x26
  4065cc:	add	x1, x1, #0x5c4
  4065d0:	bl	401e40 <strcmp@plt>
  4065d4:	cbz	w0, 4066e8 <feof@plt+0x4798>
  4065d8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4065dc:	mov	x0, x26
  4065e0:	add	x1, x1, #0x5f1
  4065e4:	bl	401e40 <strcmp@plt>
  4065e8:	cbz	w0, 4067ac <feof@plt+0x485c>
  4065ec:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4065f0:	mov	x0, x26
  4065f4:	add	x1, x1, #0x9b5
  4065f8:	bl	401e40 <strcmp@plt>
  4065fc:	cbz	w0, 4067dc <feof@plt+0x488c>
  406600:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406604:	mov	x0, x26
  406608:	add	x1, x1, #0x627
  40660c:	bl	401e40 <strcmp@plt>
  406610:	cbz	w0, 4068b8 <feof@plt+0x4968>
  406614:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406618:	mov	x0, x26
  40661c:	add	x1, x1, #0x631
  406620:	bl	401e40 <strcmp@plt>
  406624:	cbz	w0, 4068b8 <feof@plt+0x4968>
  406628:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  40662c:	mov	x0, xzr
  406630:	add	x1, x1, #0x240
  406634:	bl	401c30 <strtok@plt>
  406638:	bl	407248 <feof@plt+0x52f8>
  40663c:	ldr	x8, [x19]
  406640:	ldur	x3, [x29, #-48]
  406644:	ldur	w4, [x29, #-40]
  406648:	mov	x2, x0
  40664c:	ldr	x8, [x8, #16]
  406650:	mov	x0, x19
  406654:	mov	x1, x26
  406658:	blr	x8
  40665c:	b	40657c <feof@plt+0x462c>
  406660:	mov	x0, xzr
  406664:	mov	x1, x21
  406668:	bl	401c30 <strtok@plt>
  40666c:	cbz	x0, 40684c <feof@plt+0x48fc>
  406670:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406674:	add	x2, sp, #0x60
  406678:	add	x1, x1, #0x6d4
  40667c:	bl	401d50 <__isoc99_sscanf@plt>
  406680:	cmp	w0, #0x1
  406684:	b.ne	40684c <feof@plt+0x48fc>  // b.any
  406688:	ldr	w8, [sp, #96]
  40668c:	cmp	w8, #0x0
  406690:	b.le	40684c <feof@plt+0x48fc>
  406694:	str	w8, [x19, #24]
  406698:	b	40657c <feof@plt+0x462c>
  40669c:	mov	x0, xzr
  4066a0:	mov	x1, x21
  4066a4:	bl	401c30 <strtok@plt>
  4066a8:	mov	x26, x0
  4066ac:	cbz	x0, 40687c <feof@plt+0x492c>
  4066b0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4066b4:	add	x2, sp, #0x50
  4066b8:	mov	x0, x26
  4066bc:	add	x1, x1, #0x59f
  4066c0:	bl	401d50 <__isoc99_sscanf@plt>
  4066c4:	ldr	d0, [sp, #80]
  4066c8:	fcmp	d0, d8
  4066cc:	b.ls	40687c <feof@plt+0x492c>  // b.plast
  4066d0:	cmp	w0, #0x1
  4066d4:	b.ne	40687c <feof@plt+0x492c>  // b.any
  4066d8:	fcmp	d0, d9
  4066dc:	b.ge	40687c <feof@plt+0x492c>  // b.tcont
  4066e0:	str	d0, [x19, #48]
  4066e4:	b	40657c <feof@plt+0x462c>
  4066e8:	mov	x0, xzr
  4066ec:	mov	x1, x21
  4066f0:	bl	401c30 <strtok@plt>
  4066f4:	cbz	x0, 40657c <feof@plt+0x462c>
  4066f8:	mov	x26, x0
  4066fc:	mov	x0, x26
  406700:	mov	x1, x27
  406704:	bl	401e40 <strcmp@plt>
  406708:	cbz	w0, 40657c <feof@plt+0x462c>
  40670c:	mov	x0, x26
  406710:	mov	x1, x20
  406714:	bl	401e40 <strcmp@plt>
  406718:	cbz	w0, 40676c <feof@plt+0x481c>
  40671c:	mov	x0, x26
  406720:	mov	x1, x24
  406724:	bl	401e40 <strcmp@plt>
  406728:	cbz	w0, 406774 <feof@plt+0x4824>
  40672c:	mov	x0, x26
  406730:	mov	x1, x28
  406734:	bl	401e40 <strcmp@plt>
  406738:	cbz	w0, 40677c <feof@plt+0x482c>
  40673c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406740:	mov	x0, x26
  406744:	add	x1, x1, #0x5ce
  406748:	bl	401e40 <strcmp@plt>
  40674c:	cbz	w0, 406784 <feof@plt+0x4834>
  406750:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406754:	mov	x0, x26
  406758:	add	x1, x1, #0x5d2
  40675c:	bl	401e40 <strcmp@plt>
  406760:	cbnz	w0, 406ca0 <feof@plt+0x4d50>
  406764:	mov	w8, #0x10                  	// #16
  406768:	b	406788 <feof@plt+0x4838>
  40676c:	mov	w8, #0x1                   	// #1
  406770:	b	406788 <feof@plt+0x4838>
  406774:	mov	w8, #0x2                   	// #2
  406778:	b	406788 <feof@plt+0x4838>
  40677c:	mov	w8, #0x4                   	// #4
  406780:	b	406788 <feof@plt+0x4838>
  406784:	mov	w8, #0x8                   	// #8
  406788:	ldr	w9, [x19, #8]
  40678c:	mov	x0, xzr
  406790:	mov	x1, x21
  406794:	orr	w8, w9, w8
  406798:	str	w8, [x19, #8]
  40679c:	bl	401c30 <strtok@plt>
  4067a0:	mov	x26, x0
  4067a4:	cbnz	x0, 4066fc <feof@plt+0x47ac>
  4067a8:	b	40657c <feof@plt+0x462c>
  4067ac:	mov	x0, xzr
  4067b0:	mov	x1, x21
  4067b4:	bl	401c30 <strtok@plt>
  4067b8:	cbz	x0, 406cec <feof@plt+0x4d9c>
  4067bc:	mov	x26, x0
  4067c0:	bl	401b00 <strlen@plt>
  4067c4:	add	x0, x0, #0x1
  4067c8:	bl	401a60 <_Znam@plt>
  4067cc:	mov	x1, x26
  4067d0:	str	x0, [x19, #40]
  4067d4:	bl	401c20 <strcpy@plt>
  4067d8:	b	40657c <feof@plt+0x462c>
  4067dc:	mov	w8, #0x1                   	// #1
  4067e0:	str	w8, [x19, #28]
  4067e4:	b	40657c <feof@plt+0x462c>
  4067e8:	cbnz	x20, 40680c <feof@plt+0x48bc>
  4067ec:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4067f0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4067f4:	add	x1, x1, #0xfc0
  4067f8:	add	x0, x0, #0x524
  4067fc:	mov	x2, x1
  406800:	mov	x3, x1
  406804:	b	406840 <feof@plt+0x48f0>
  406808:	cbz	x20, 40681c <feof@plt+0x48cc>
  40680c:	mov	w19, wzr
  406810:	mov	w8, #0x1                   	// #1
  406814:	str	w8, [x20]
  406818:	b	406fcc <feof@plt+0x507c>
  40681c:	ldr	x1, [x19, #32]
  406820:	sub	x0, x29, #0x38
  406824:	bl	404aa4 <feof@plt+0x2b54>
  406828:	adrp	x2, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40682c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  406830:	add	x2, x2, #0xfc0
  406834:	add	x0, x0, #0x549
  406838:	sub	x1, x29, #0x38
  40683c:	mov	x3, x2
  406840:	bl	404cf4 <feof@plt+0x2da4>
  406844:	mov	w19, wzr
  406848:	b	406fcc <feof@plt+0x507c>
  40684c:	ldur	w8, [x29, #-28]
  406850:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406854:	ldur	x0, [x29, #-48]
  406858:	ldur	w1, [x29, #-40]
  40685c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406860:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406864:	add	x3, x3, #0xfc0
  406868:	add	x2, x2, #0x573
  40686c:	mov	x4, x3
  406870:	mov	x5, x3
  406874:	bl	404d90 <feof@plt+0x2e40>
  406878:	b	406fc0 <feof@plt+0x5070>
  40687c:	add	x0, sp, #0x60
  406880:	mov	x1, x26
  406884:	bl	404aa4 <feof@plt+0x2b54>
  406888:	ldur	w8, [x29, #-28]
  40688c:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406890:	ldur	x0, [x29, #-48]
  406894:	ldur	w1, [x29, #-40]
  406898:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40689c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  4068a0:	add	x4, x4, #0xfc0
  4068a4:	add	x2, x2, #0x5a3
  4068a8:	add	x3, sp, #0x60
  4068ac:	mov	x5, x4
  4068b0:	bl	404d90 <feof@plt+0x2e40>
  4068b4:	b	406fc0 <feof@plt+0x5070>
  4068b8:	cbz	x26, 406bf0 <feof@plt+0x4ca0>
  4068bc:	add	x8, sp, #0x60
  4068c0:	add	x9, x8, #0x14
  4068c4:	adrp	x21, 40c000 <_ZdlPvm@@Base+0x2178>
  4068c8:	adrp	x22, 40c000 <_ZdlPvm@@Base+0x2178>
  4068cc:	adrp	x25, 40c000 <_ZdlPvm@@Base+0x2178>
  4068d0:	adrp	x28, 40c000 <_ZdlPvm@@Base+0x2178>
  4068d4:	str	x9, [sp, #32]
  4068d8:	add	x9, x8, #0x18
  4068dc:	mov	w24, wzr
  4068e0:	add	x21, x21, #0x627
  4068e4:	add	x22, x22, #0x563
  4068e8:	add	x25, x25, #0x69b
  4068ec:	add	x28, x28, #0x6c5
  4068f0:	add	x27, x8, #0xc
  4068f4:	add	x23, x8, #0x10
  4068f8:	str	x9, [sp, #24]
  4068fc:	add	x9, x8, #0x1c
  406900:	add	x8, x8, #0x8
  406904:	stur	wzr, [x29, #-32]
  406908:	stp	x8, x9, [sp, #8]
  40690c:	mov	x0, x26
  406910:	mov	x1, x21
  406914:	bl	401e40 <strcmp@plt>
  406918:	cbz	w0, 406b10 <feof@plt+0x4bc0>
  40691c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406920:	mov	x0, x26
  406924:	add	x1, x1, #0x631
  406928:	bl	401e40 <strcmp@plt>
  40692c:	cbnz	w0, 406de8 <feof@plt+0x4e98>
  406930:	ldr	w8, [sp, #44]
  406934:	cbnz	w8, 406ce4 <feof@plt+0x4d94>
  406938:	mov	x20, xzr
  40693c:	sub	x0, x29, #0x38
  406940:	bl	404fd8 <feof@plt+0x3088>
  406944:	cbz	w0, 406bb4 <feof@plt+0x4c64>
  406948:	ldur	x0, [x29, #-24]
  40694c:	mov	x1, x22
  406950:	bl	401c30 <strtok@plt>
  406954:	cbz	x0, 40693c <feof@plt+0x49ec>
  406958:	mov	x26, x0
  40695c:	mov	x0, xzr
  406960:	mov	x1, x22
  406964:	bl	401c30 <strtok@plt>
  406968:	cbz	x0, 406bb8 <feof@plt+0x4c68>
  40696c:	ldrb	w8, [x0]
  406970:	cmp	w8, #0x22
  406974:	b.ne	4069a8 <feof@plt+0x4a58>  // b.any
  406978:	cbz	x20, 406d1c <feof@plt+0x4dcc>
  40697c:	mov	x0, x26
  406980:	mov	x1, x25
  406984:	bl	401e40 <strcmp@plt>
  406988:	cbz	w0, 406d4c <feof@plt+0x4dfc>
  40698c:	mov	x0, x26
  406990:	bl	409c68 <feof@plt+0x7d18>
  406994:	mov	x1, x0
  406998:	mov	x0, x19
  40699c:	mov	x2, x20
  4069a0:	bl	4063c0 <feof@plt+0x4470>
  4069a4:	b	40693c <feof@plt+0x49ec>
  4069a8:	ldp	x2, x7, [sp, #8]
  4069ac:	ldp	x5, x6, [sp, #24]
  4069b0:	mov	x1, x28
  4069b4:	mov	x3, x27
  4069b8:	mov	x4, x23
  4069bc:	stp	xzr, xzr, [x27]
  4069c0:	str	wzr, [x27, #16]
  4069c4:	bl	401d50 <__isoc99_sscanf@plt>
  4069c8:	cmp	w0, #0x0
  4069cc:	b.le	406e54 <feof@plt+0x4f04>
  4069d0:	mov	x0, xzr
  4069d4:	mov	x1, x22
  4069d8:	bl	401c30 <strtok@plt>
  4069dc:	cbz	x0, 406e90 <feof@plt+0x4f40>
  4069e0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4069e4:	add	x2, sp, #0x4c
  4069e8:	add	x1, x1, #0x6d4
  4069ec:	bl	401d50 <__isoc99_sscanf@plt>
  4069f0:	cmp	w0, #0x1
  4069f4:	b.ne	406ecc <feof@plt+0x4f7c>  // b.any
  4069f8:	ldr	w1, [sp, #76]
  4069fc:	cmp	w1, #0x100
  406a00:	b.cs	406f08 <feof@plt+0x4fb8>  // b.hs, b.nlast
  406a04:	strb	w1, [sp, #96]
  406a08:	mov	x0, xzr
  406a0c:	mov	x1, x22
  406a10:	bl	401c30 <strtok@plt>
  406a14:	cbz	x0, 406f40 <feof@plt+0x4ff0>
  406a18:	add	x1, sp, #0x40
  406a1c:	mov	w2, wzr
  406a20:	mov	x20, x0
  406a24:	bl	401b90 <strtol@plt>
  406a28:	str	w0, [sp, #100]
  406a2c:	cbnz	w0, 406a3c <feof@plt+0x4aec>
  406a30:	ldr	x8, [sp, #64]
  406a34:	cmp	x8, x20
  406a38:	b.eq	406f7c <feof@plt+0x502c>  // b.none
  406a3c:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  406a40:	ldr	w8, [x8, #40]
  406a44:	cbz	w8, 406a60 <feof@plt+0x4b10>
  406a48:	bl	401e10 <wcwidth@plt>
  406a4c:	cmp	w0, #0x2
  406a50:	b.lt	406a60 <feof@plt+0x4b10>  // b.tstop
  406a54:	ldr	w8, [sp, #104]
  406a58:	mul	w8, w8, w0
  406a5c:	str	w8, [sp, #104]
  406a60:	mov	x0, xzr
  406a64:	mov	x1, x22
  406a68:	bl	401c30 <strtok@plt>
  406a6c:	cbz	x0, 406aa4 <feof@plt+0x4b54>
  406a70:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406a74:	add	x1, x1, #0x69c
  406a78:	mov	x20, x0
  406a7c:	bl	401e40 <strcmp@plt>
  406a80:	cbz	w0, 406aa0 <feof@plt+0x4b50>
  406a84:	mov	x0, x20
  406a88:	bl	401b00 <strlen@plt>
  406a8c:	add	x0, x0, #0x1
  406a90:	bl	401a60 <_Znam@plt>
  406a94:	mov	x1, x20
  406a98:	bl	401c20 <strcpy@plt>
  406a9c:	b	406aa4 <feof@plt+0x4b54>
  406aa0:	mov	x0, xzr
  406aa4:	str	x0, [sp, #128]
  406aa8:	mov	x0, x26
  406aac:	mov	x1, x25
  406ab0:	bl	401e40 <strcmp@plt>
  406ab4:	cbz	w0, 406af0 <feof@plt+0x4ba0>
  406ab8:	mov	x0, x26
  406abc:	bl	409c68 <feof@plt+0x7d18>
  406ac0:	mov	x20, x0
  406ac4:	add	x2, sp, #0x60
  406ac8:	mov	x0, x19
  406acc:	mov	x1, x20
  406ad0:	bl	4062e0 <feof@plt+0x4390>
  406ad4:	ldr	w0, [sp, #100]
  406ad8:	bl	409ba4 <feof@plt+0x7c54>
  406adc:	mov	x1, x0
  406ae0:	mov	x0, x19
  406ae4:	mov	x2, x20
  406ae8:	bl	4063c0 <feof@plt+0x4470>
  406aec:	b	40693c <feof@plt+0x49ec>
  406af0:	ldr	w0, [sp, #100]
  406af4:	bl	409ba4 <feof@plt+0x7c54>
  406af8:	mov	x20, x0
  406afc:	add	x2, sp, #0x60
  406b00:	mov	x0, x19
  406b04:	mov	x1, x20
  406b08:	bl	4062e0 <feof@plt+0x4390>
  406b0c:	b	40693c <feof@plt+0x49ec>
  406b10:	ldr	w8, [sp, #44]
  406b14:	cbnz	w8, 406ce4 <feof@plt+0x4d94>
  406b18:	str	x23, [sp]
  406b1c:	mov	x23, x27
  406b20:	mov	x27, x21
  406b24:	mov	x21, x28
  406b28:	sub	x0, x29, #0x38
  406b2c:	bl	404fd8 <feof@plt+0x3088>
  406b30:	cbz	w0, 406bdc <feof@plt+0x4c8c>
  406b34:	ldur	x0, [x29, #-24]
  406b38:	mov	x1, x22
  406b3c:	bl	401c30 <strtok@plt>
  406b40:	cbz	x0, 406b28 <feof@plt+0x4bd8>
  406b44:	mov	x26, x0
  406b48:	mov	x0, xzr
  406b4c:	mov	x1, x22
  406b50:	bl	401c30 <strtok@plt>
  406b54:	cbz	x0, 406bc8 <feof@plt+0x4c78>
  406b58:	mov	x20, x0
  406b5c:	mov	x0, xzr
  406b60:	mov	x1, x22
  406b64:	bl	401c30 <strtok@plt>
  406b68:	cbz	x0, 406d7c <feof@plt+0x4e2c>
  406b6c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  406b70:	add	x2, sp, #0x50
  406b74:	add	x1, x1, #0x6d4
  406b78:	mov	x28, x0
  406b7c:	bl	401d50 <__isoc99_sscanf@plt>
  406b80:	cmp	w0, #0x1
  406b84:	b.ne	406dac <feof@plt+0x4e5c>  // b.any
  406b88:	mov	x0, x26
  406b8c:	bl	409c68 <feof@plt+0x7d18>
  406b90:	mov	x26, x0
  406b94:	mov	x0, x20
  406b98:	bl	409c68 <feof@plt+0x7d18>
  406b9c:	ldr	w3, [sp, #80]
  406ba0:	mov	x2, x0
  406ba4:	mov	x0, x19
  406ba8:	mov	x1, x26
  406bac:	bl	405dfc <feof@plt+0x3eac>
  406bb0:	b	406b28 <feof@plt+0x4bd8>
  406bb4:	mov	x26, xzr
  406bb8:	cbz	x20, 406e24 <feof@plt+0x4ed4>
  406bbc:	mov	w24, #0x1                   	// #1
  406bc0:	cbnz	x26, 40690c <feof@plt+0x49bc>
  406bc4:	b	406bdc <feof@plt+0x4c8c>
  406bc8:	mov	x28, x21
  406bcc:	mov	x21, x27
  406bd0:	mov	x27, x23
  406bd4:	ldr	x23, [sp]
  406bd8:	cbnz	x26, 40690c <feof@plt+0x49bc>
  406bdc:	mov	x0, x19
  406be0:	bl	4061f4 <feof@plt+0x42a4>
  406be4:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  406be8:	ldr	w8, [x8, #40]
  406bec:	b	406c00 <feof@plt+0x4cb0>
  406bf0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  406bf4:	ldr	w8, [x8, #40]
  406bf8:	cbz	w8, 406c40 <feof@plt+0x4cf0>
  406bfc:	mov	w24, wzr
  406c00:	orr	w8, w8, w24
  406c04:	cbz	w8, 406c70 <feof@plt+0x4d20>
  406c08:	ldr	w8, [x19, #24]
  406c0c:	cbnz	w8, 406ce4 <feof@plt+0x4d94>
  406c10:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c14:	adrp	x10, 420000 <_Znam@GLIBCXX_3.4>
  406c18:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c1c:	ldr	w0, [x8, #4092]
  406c20:	ldr	w8, [x10, #696]
  406c24:	ldr	w3, [x19, #56]
  406c28:	ldr	w1, [x9, #4088]
  406c2c:	mov	w9, #0xd8                  	// #216
  406c30:	mul	w2, w8, w9
  406c34:	cbz	w3, 406cdc <feof@plt+0x4d8c>
  406c38:	bl	4072b4 <feof@plt+0x5364>
  406c3c:	b	406ce0 <feof@plt+0x4d90>
  406c40:	ldur	w8, [x29, #-28]
  406c44:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406c48:	ldur	x0, [x29, #-48]
  406c4c:	ldur	w1, [x29, #-40]
  406c50:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c54:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406c58:	add	x3, x3, #0xfc0
  406c5c:	add	x2, x2, #0x639
  406c60:	mov	x4, x3
  406c64:	mov	x5, x3
  406c68:	bl	404d90 <feof@plt+0x2e40>
  406c6c:	b	406fc0 <feof@plt+0x5070>
  406c70:	ldur	w8, [x29, #-28]
  406c74:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406c78:	ldur	x0, [x29, #-48]
  406c7c:	ldur	w1, [x29, #-40]
  406c80:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406c84:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406c88:	add	x3, x3, #0xfc0
  406c8c:	add	x2, x2, #0x7e4
  406c90:	mov	x4, x3
  406c94:	mov	x5, x3
  406c98:	bl	404d90 <feof@plt+0x2e40>
  406c9c:	b	406fc0 <feof@plt+0x5070>
  406ca0:	add	x0, sp, #0x60
  406ca4:	mov	x1, x26
  406ca8:	bl	404aa4 <feof@plt+0x2b54>
  406cac:	ldur	w8, [x29, #-28]
  406cb0:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406cb4:	ldur	x0, [x29, #-48]
  406cb8:	ldur	w1, [x29, #-40]
  406cbc:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406cc0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406cc4:	add	x4, x4, #0xfc0
  406cc8:	add	x2, x2, #0x5d6
  406ccc:	add	x3, sp, #0x60
  406cd0:	mov	x5, x4
  406cd4:	bl	404d90 <feof@plt+0x2e40>
  406cd8:	b	406fc0 <feof@plt+0x5070>
  406cdc:	bl	407358 <feof@plt+0x5408>
  406ce0:	str	w0, [x19, #24]
  406ce4:	mov	w19, #0x1                   	// #1
  406ce8:	b	406fc4 <feof@plt+0x5074>
  406cec:	ldur	w8, [x29, #-28]
  406cf0:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406cf4:	ldur	x0, [x29, #-48]
  406cf8:	ldur	w1, [x29, #-40]
  406cfc:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d00:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406d04:	add	x3, x3, #0xfc0
  406d08:	add	x2, x2, #0x5fe
  406d0c:	mov	x4, x3
  406d10:	mov	x5, x3
  406d14:	bl	404d90 <feof@plt+0x2e40>
  406d18:	b	406fc0 <feof@plt+0x5070>
  406d1c:	ldur	w8, [x29, #-28]
  406d20:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406d24:	ldur	x0, [x29, #-48]
  406d28:	ldur	w1, [x29, #-40]
  406d2c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d30:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406d34:	add	x3, x3, #0xfc0
  406d38:	add	x2, x2, #0x67a
  406d3c:	mov	x4, x3
  406d40:	mov	x5, x3
  406d44:	bl	404d90 <feof@plt+0x2e40>
  406d48:	b	406fc0 <feof@plt+0x5070>
  406d4c:	ldur	w8, [x29, #-28]
  406d50:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406d54:	ldur	x0, [x29, #-48]
  406d58:	ldur	w1, [x29, #-40]
  406d5c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d60:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406d64:	add	x3, x3, #0xfc0
  406d68:	add	x2, x2, #0x69f
  406d6c:	mov	x4, x3
  406d70:	mov	x5, x3
  406d74:	bl	404d90 <feof@plt+0x2e40>
  406d78:	b	406fc0 <feof@plt+0x5070>
  406d7c:	ldur	w8, [x29, #-28]
  406d80:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406d84:	ldur	x0, [x29, #-48]
  406d88:	ldur	w1, [x29, #-40]
  406d8c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406d90:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406d94:	add	x3, x3, #0xfc0
  406d98:	add	x2, x2, #0x651
  406d9c:	mov	x4, x3
  406da0:	mov	x5, x3
  406da4:	bl	404d90 <feof@plt+0x2e40>
  406da8:	b	406fc0 <feof@plt+0x5070>
  406dac:	add	x0, sp, #0x60
  406db0:	mov	x1, x28
  406db4:	bl	404aa4 <feof@plt+0x2b54>
  406db8:	ldur	w8, [x29, #-28]
  406dbc:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406dc0:	ldur	x0, [x29, #-48]
  406dc4:	ldur	w1, [x29, #-40]
  406dc8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406dcc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406dd0:	add	x4, x4, #0xfc0
  406dd4:	add	x2, x2, #0x665
  406dd8:	add	x3, sp, #0x60
  406ddc:	mov	x5, x4
  406de0:	bl	404d90 <feof@plt+0x2e40>
  406de4:	b	406fc0 <feof@plt+0x5070>
  406de8:	add	x0, sp, #0x60
  406dec:	mov	x1, x26
  406df0:	bl	404aa4 <feof@plt+0x2b54>
  406df4:	ldur	w8, [x29, #-28]
  406df8:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406dfc:	ldur	x0, [x29, #-48]
  406e00:	ldur	w1, [x29, #-40]
  406e04:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e08:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406e0c:	add	x4, x4, #0xfc0
  406e10:	add	x2, x2, #0x7a3
  406e14:	add	x3, sp, #0x60
  406e18:	mov	x5, x4
  406e1c:	bl	404d90 <feof@plt+0x2e40>
  406e20:	b	406fc0 <feof@plt+0x5070>
  406e24:	ldur	w8, [x29, #-28]
  406e28:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406e2c:	ldur	x0, [x29, #-48]
  406e30:	ldur	w1, [x29, #-40]
  406e34:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e38:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406e3c:	add	x3, x3, #0xfc0
  406e40:	add	x2, x2, #0x77e
  406e44:	mov	x4, x3
  406e48:	mov	x5, x3
  406e4c:	bl	404d90 <feof@plt+0x2e40>
  406e50:	b	406fc0 <feof@plt+0x5070>
  406e54:	add	x0, sp, #0x50
  406e58:	mov	x1, x26
  406e5c:	bl	404aa4 <feof@plt+0x2b54>
  406e60:	ldur	w8, [x29, #-28]
  406e64:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406e68:	ldur	x0, [x29, #-48]
  406e6c:	ldur	w1, [x29, #-40]
  406e70:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406e74:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406e78:	add	x4, x4, #0xfc0
  406e7c:	add	x2, x2, #0x6d7
  406e80:	add	x3, sp, #0x50
  406e84:	mov	x5, x4
  406e88:	bl	404d90 <feof@plt+0x2e40>
  406e8c:	b	406fc0 <feof@plt+0x5070>
  406e90:	add	x0, sp, #0x50
  406e94:	mov	x1, x26
  406e98:	bl	404aa4 <feof@plt+0x2b54>
  406e9c:	ldur	w8, [x29, #-28]
  406ea0:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406ea4:	ldur	x0, [x29, #-48]
  406ea8:	ldur	w1, [x29, #-40]
  406eac:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406eb0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406eb4:	add	x4, x4, #0xfc0
  406eb8:	add	x2, x2, #0x6ea
  406ebc:	add	x3, sp, #0x50
  406ec0:	mov	x5, x4
  406ec4:	bl	404d90 <feof@plt+0x2e40>
  406ec8:	b	406fc0 <feof@plt+0x5070>
  406ecc:	add	x0, sp, #0x50
  406ed0:	mov	x1, x26
  406ed4:	bl	404aa4 <feof@plt+0x2b54>
  406ed8:	ldur	w8, [x29, #-28]
  406edc:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406ee0:	ldur	x0, [x29, #-48]
  406ee4:	ldur	w1, [x29, #-40]
  406ee8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406eec:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406ef0:	add	x4, x4, #0xfc0
  406ef4:	add	x2, x2, #0x70a
  406ef8:	add	x3, sp, #0x50
  406efc:	mov	x5, x4
  406f00:	bl	404d90 <feof@plt+0x2e40>
  406f04:	b	406fc0 <feof@plt+0x5070>
  406f08:	add	x0, sp, #0x50
  406f0c:	bl	404acc <feof@plt+0x2b7c>
  406f10:	ldur	w8, [x29, #-28]
  406f14:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406f18:	ldur	x0, [x29, #-48]
  406f1c:	ldur	w1, [x29, #-40]
  406f20:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f24:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406f28:	add	x4, x4, #0xfc0
  406f2c:	add	x2, x2, #0x726
  406f30:	add	x3, sp, #0x50
  406f34:	mov	x5, x4
  406f38:	bl	404d90 <feof@plt+0x2e40>
  406f3c:	b	406fc0 <feof@plt+0x5070>
  406f40:	add	x0, sp, #0x50
  406f44:	mov	x1, x26
  406f48:	bl	404aa4 <feof@plt+0x2b54>
  406f4c:	ldur	w8, [x29, #-28]
  406f50:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406f54:	ldur	x0, [x29, #-48]
  406f58:	ldur	w1, [x29, #-40]
  406f5c:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406f60:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406f64:	add	x4, x4, #0xfc0
  406f68:	add	x2, x2, #0x747
  406f6c:	add	x3, sp, #0x50
  406f70:	mov	x5, x4
  406f74:	bl	404d90 <feof@plt+0x2e40>
  406f78:	b	406fc0 <feof@plt+0x5070>
  406f7c:	add	x0, sp, #0x50
  406f80:	mov	x1, x20
  406f84:	bl	404aa4 <feof@plt+0x2b54>
  406f88:	add	x0, sp, #0x30
  406f8c:	mov	x1, x26
  406f90:	bl	404aa4 <feof@plt+0x2b54>
  406f94:	ldur	w8, [x29, #-28]
  406f98:	cbnz	w8, 406fc0 <feof@plt+0x5070>
  406f9c:	ldur	x0, [x29, #-48]
  406fa0:	ldur	w1, [x29, #-40]
  406fa4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  406fa8:	adrp	x5, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406fac:	add	x2, x2, #0x75d
  406fb0:	add	x5, x5, #0xfc0
  406fb4:	add	x3, sp, #0x50
  406fb8:	add	x4, sp, #0x30
  406fbc:	bl	404d90 <feof@plt+0x2e40>
  406fc0:	mov	w19, wzr
  406fc4:	sub	x0, x29, #0x38
  406fc8:	bl	404f94 <feof@plt+0x3044>
  406fcc:	mov	w0, w19
  406fd0:	ldp	x20, x19, [sp, #288]
  406fd4:	ldp	x22, x21, [sp, #272]
  406fd8:	ldp	x24, x23, [sp, #256]
  406fdc:	ldp	x26, x25, [sp, #240]
  406fe0:	ldp	x28, x27, [sp, #224]
  406fe4:	ldp	x29, x30, [sp, #208]
  406fe8:	ldp	d9, d8, [sp, #192]
  406fec:	add	sp, sp, #0x130
  406ff0:	ret
  406ff4:	b	40705c <feof@plt+0x510c>
  406ff8:	b	40705c <feof@plt+0x510c>
  406ffc:	b	40705c <feof@plt+0x510c>
  407000:	b	40705c <feof@plt+0x510c>
  407004:	b	40705c <feof@plt+0x510c>
  407008:	b	40705c <feof@plt+0x510c>
  40700c:	b	40705c <feof@plt+0x510c>
  407010:	b	40705c <feof@plt+0x510c>
  407014:	b	40705c <feof@plt+0x510c>
  407018:	b	40705c <feof@plt+0x510c>
  40701c:	b	40705c <feof@plt+0x510c>
  407020:	b	40705c <feof@plt+0x510c>
  407024:	b	40705c <feof@plt+0x510c>
  407028:	b	40705c <feof@plt+0x510c>
  40702c:	b	40705c <feof@plt+0x510c>
  407030:	b	40705c <feof@plt+0x510c>
  407034:	b	40705c <feof@plt+0x510c>
  407038:	b	40705c <feof@plt+0x510c>
  40703c:	b	40705c <feof@plt+0x510c>
  407040:	b	40705c <feof@plt+0x510c>
  407044:	b	40705c <feof@plt+0x510c>
  407048:	b	40705c <feof@plt+0x510c>
  40704c:	b	40705c <feof@plt+0x510c>
  407050:	b	40705c <feof@plt+0x510c>
  407054:	b	40705c <feof@plt+0x510c>
  407058:	b	40705c <feof@plt+0x510c>
  40705c:	mov	x19, x0
  407060:	sub	x0, x29, #0x38
  407064:	bl	404f94 <feof@plt+0x3044>
  407068:	mov	x0, x19
  40706c:	bl	401f00 <_Unwind_Resume@plt>
  407070:	sub	sp, sp, #0x190
  407074:	stp	x29, x30, [sp, #304]
  407078:	stp	x28, x27, [sp, #320]
  40707c:	stp	x26, x25, [sp, #336]
  407080:	stp	x24, x23, [sp, #352]
  407084:	stp	x22, x21, [sp, #368]
  407088:	stp	x20, x19, [sp, #384]
  40708c:	add	x29, sp, #0x130
  407090:	ldrb	w8, [x0]
  407094:	adrp	x27, 423000 <stderr@@GLIBC_2.17+0x1110>
  407098:	add	x27, x27, #0x81c
  40709c:	mov	x20, x3
  4070a0:	ldrb	w8, [x27, x8]
  4070a4:	mov	x21, x2
  4070a8:	mov	x22, x0
  4070ac:	mov	x19, x1
  4070b0:	cbz	w8, 407148 <feof@plt+0x51f8>
  4070b4:	mov	x24, x22
  4070b8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4070bc:	add	x1, x1, #0x505
  4070c0:	sub	x2, x29, #0x10
  4070c4:	sub	x3, x29, #0x1c
  4070c8:	sub	x4, x29, #0x18
  4070cc:	sub	x5, x29, #0x20
  4070d0:	mov	x0, x24
  4070d4:	bl	401d50 <__isoc99_sscanf@plt>
  4070d8:	cmp	w0, #0x4
  4070dc:	mov	w0, wzr
  4070e0:	b.ne	407220 <feof@plt+0x52d0>  // b.any
  4070e4:	ldur	d0, [x29, #-16]
  4070e8:	fcmp	d0, #0.0
  4070ec:	b.le	407220 <feof@plt+0x52d0>
  4070f0:	ldur	d0, [x29, #-24]
  4070f4:	fcmp	d0, #0.0
  4070f8:	b.le	407220 <feof@plt+0x52d0>
  4070fc:	ldurb	w1, [x29, #-28]
  407100:	sub	x0, x29, #0x10
  407104:	bl	405480 <feof@plt+0x3530>
  407108:	cbz	w0, 407220 <feof@plt+0x52d0>
  40710c:	ldurb	w1, [x29, #-32]
  407110:	sub	x0, x29, #0x18
  407114:	bl	405480 <feof@plt+0x3530>
  407118:	cbz	w0, 407220 <feof@plt+0x52d0>
  40711c:	cbz	x21, 407128 <feof@plt+0x51d8>
  407120:	ldur	x8, [x29, #-16]
  407124:	str	x8, [x21]
  407128:	cbz	x20, 407134 <feof@plt+0x51e4>
  40712c:	ldur	x8, [x29, #-24]
  407130:	str	x8, [x20]
  407134:	cbz	x19, 40721c <feof@plt+0x52cc>
  407138:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  40713c:	add	x8, x8, #0x51d
  407140:	str	x8, [x19]
  407144:	b	40721c <feof@plt+0x52cc>
  407148:	add	x8, sp, #0x10
  40714c:	adrp	x26, 423000 <stderr@@GLIBC_2.17+0x1110>
  407150:	mov	w23, #0x1                   	// #1
  407154:	add	x26, x26, #0x100
  407158:	sub	x8, x8, #0x1
  40715c:	mov	x24, x22
  407160:	str	x8, [sp, #8]
  407164:	mov	x28, xzr
  407168:	ldr	x25, [x26, x28]
  40716c:	mov	x1, x24
  407170:	mov	x0, x25
  407174:	bl	401eb0 <strcasecmp@plt>
  407178:	cbz	w0, 4071f4 <feof@plt+0x52a4>
  40717c:	add	x28, x28, #0x18
  407180:	cmp	x28, #0x3d8
  407184:	b.ne	407168 <feof@plt+0x5218>  // b.any
  407188:	cbz	w23, 407240 <feof@plt+0x52f0>
  40718c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  407190:	mov	x0, x22
  407194:	add	x1, x1, #0x4a6
  407198:	bl	401e20 <fopen@plt>
  40719c:	cbz	x0, 407220 <feof@plt+0x52d0>
  4071a0:	mov	x24, x0
  4071a4:	add	x0, sp, #0x10
  4071a8:	mov	w1, #0xfe                  	// #254
  4071ac:	mov	x2, x24
  4071b0:	bl	401d40 <fgets_unlocked@plt>
  4071b4:	mov	x0, x24
  4071b8:	bl	401b60 <fclose@plt>
  4071bc:	add	x0, sp, #0x10
  4071c0:	bl	401b00 <strlen@plt>
  4071c4:	ldr	x8, [sp, #8]
  4071c8:	ldrb	w8, [x8, x0]
  4071cc:	cmp	w8, #0xa
  4071d0:	b.ne	4071dc <feof@plt+0x528c>  // b.any
  4071d4:	ldr	x8, [sp, #8]
  4071d8:	strb	wzr, [x8, x0]
  4071dc:	ldrb	w8, [sp, #16]
  4071e0:	mov	w23, wzr
  4071e4:	add	x24, sp, #0x10
  4071e8:	ldrb	w8, [x27, x8]
  4071ec:	cbz	w8, 407164 <feof@plt+0x5214>
  4071f0:	b	4070b8 <feof@plt+0x5168>
  4071f4:	cbz	x21, 407204 <feof@plt+0x52b4>
  4071f8:	add	x8, x26, x28
  4071fc:	ldr	x8, [x8, #8]
  407200:	str	x8, [x21]
  407204:	cbz	x20, 407214 <feof@plt+0x52c4>
  407208:	add	x8, x26, x28
  40720c:	ldr	x8, [x8, #16]
  407210:	str	x8, [x20]
  407214:	cbz	x19, 40721c <feof@plt+0x52cc>
  407218:	str	x25, [x19]
  40721c:	mov	w0, #0x1                   	// #1
  407220:	ldp	x20, x19, [sp, #384]
  407224:	ldp	x22, x21, [sp, #368]
  407228:	ldp	x24, x23, [sp, #352]
  40722c:	ldp	x26, x25, [sp, #336]
  407230:	ldp	x28, x27, [sp, #320]
  407234:	ldp	x29, x30, [sp, #304]
  407238:	add	sp, sp, #0x190
  40723c:	ret
  407240:	mov	w0, wzr
  407244:	b	407220 <feof@plt+0x52d0>
  407248:	stp	x29, x30, [sp, #-32]!
  40724c:	stp	x20, x19, [sp, #16]
  407250:	mov	x29, sp
  407254:	cbz	x0, 4072a0 <feof@plt+0x5350>
  407258:	adrp	x20, 423000 <stderr@@GLIBC_2.17+0x1110>
  40725c:	sub	x19, x0, #0x1
  407260:	add	x20, x20, #0xa1c
  407264:	ldrb	w8, [x19, #1]!
  407268:	ldrb	w8, [x20, x8]
  40726c:	cbnz	w8, 407264 <feof@plt+0x5314>
  407270:	mov	x0, x19
  407274:	bl	401b00 <strlen@plt>
  407278:	add	x9, x19, x0
  40727c:	mov	x8, x9
  407280:	cmp	x9, x19
  407284:	b.ls	407298 <feof@plt+0x5348>  // b.plast
  407288:	mov	x9, x8
  40728c:	ldrb	w10, [x9, #-1]!
  407290:	ldrb	w10, [x20, x10]
  407294:	cbnz	w10, 40727c <feof@plt+0x532c>
  407298:	strb	wzr, [x8]
  40729c:	b	4072a4 <feof@plt+0x5354>
  4072a0:	mov	x19, xzr
  4072a4:	mov	x0, x19
  4072a8:	ldp	x20, x19, [sp, #16]
  4072ac:	ldp	x29, x30, [sp], #32
  4072b0:	ret
  4072b4:	stp	x29, x30, [sp, #-48]!
  4072b8:	stp	x22, x21, [sp, #16]
  4072bc:	stp	x20, x19, [sp, #32]
  4072c0:	mov	x29, sp
  4072c4:	mov	w19, w3
  4072c8:	mov	w21, w2
  4072cc:	mov	w22, w1
  4072d0:	mov	w20, w0
  4072d4:	tbnz	w1, #31, 407320 <feof@plt+0x53d0>
  4072d8:	cmp	w21, #0x1
  4072dc:	b.lt	407320 <feof@plt+0x53d0>  // b.tstop
  4072e0:	cmp	w19, #0x0
  4072e4:	b.le	407320 <feof@plt+0x53d0>
  4072e8:	cbz	w22, 407334 <feof@plt+0x53e4>
  4072ec:	scvtf	d0, w20
  4072f0:	scvtf	d1, w22
  4072f4:	adrp	x8, 40c000 <_ZdlPvm@@Base+0x2178>
  4072f8:	fmul	d0, d0, d1
  4072fc:	ldr	d1, [x8, #1200]
  407300:	scvtf	d2, w21
  407304:	fdiv	d0, d0, d2
  407308:	scvtf	d2, w19
  40730c:	fdiv	d1, d2, d1
  407310:	fmul	d0, d0, d1
  407314:	tbnz	w20, #31, 40733c <feof@plt+0x53ec>
  407318:	fmov	d1, #5.000000000000000000e-01
  40731c:	b	407340 <feof@plt+0x53f0>
  407320:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  407324:	add	x1, x1, #0x4ea
  407328:	mov	w0, #0xfc                  	// #252
  40732c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  407330:	cbnz	w22, 4072ec <feof@plt+0x539c>
  407334:	mov	w0, wzr
  407338:	b	407348 <feof@plt+0x53f8>
  40733c:	fmov	d1, #-5.000000000000000000e-01
  407340:	fadd	d0, d0, d1
  407344:	fcvtzs	w0, d0
  407348:	ldp	x20, x19, [sp, #32]
  40734c:	ldp	x22, x21, [sp, #16]
  407350:	ldp	x29, x30, [sp], #48
  407354:	ret
  407358:	stp	x29, x30, [sp, #-48]!
  40735c:	str	x21, [sp, #16]
  407360:	stp	x20, x19, [sp, #32]
  407364:	mov	x29, sp
  407368:	mov	w19, w2
  40736c:	mov	w20, w1
  407370:	mov	w21, w0
  407374:	tbnz	w1, #31, 407380 <feof@plt+0x5430>
  407378:	cmp	w19, #0x0
  40737c:	b.gt	407390 <feof@plt+0x5440>
  407380:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  407384:	add	x1, x1, #0x4ea
  407388:	mov	w0, #0xea                  	// #234
  40738c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  407390:	cmp	w19, #0x0
  407394:	cinc	w8, w19, lt  // lt = tstop
  407398:	cbz	w20, 4073d4 <feof@plt+0x5484>
  40739c:	asr	w8, w8, #1
  4073a0:	tbnz	w21, #31, 4073dc <feof@plt+0x548c>
  4073a4:	mov	w9, #0x7fffffff            	// #2147483647
  4073a8:	sub	w9, w9, w8
  4073ac:	sdiv	w9, w9, w20
  4073b0:	cmp	w9, w21
  4073b4:	b.ge	40741c <feof@plt+0x54cc>  // b.tcont
  4073b8:	scvtf	d0, w21
  4073bc:	scvtf	d1, w20
  4073c0:	scvtf	d2, w19
  4073c4:	fmul	d0, d0, d1
  4073c8:	fdiv	d0, d0, d2
  4073cc:	fmov	d1, #5.000000000000000000e-01
  4073d0:	b	40740c <feof@plt+0x54bc>
  4073d4:	mov	w0, wzr
  4073d8:	b	407424 <feof@plt+0x54d4>
  4073dc:	mov	w10, #0x80000000            	// #-2147483648
  4073e0:	sub	w10, w10, w8
  4073e4:	neg	w9, w21
  4073e8:	udiv	w10, w10, w20
  4073ec:	cmp	w10, w9
  4073f0:	b.cs	407418 <feof@plt+0x54c8>  // b.hs, b.nlast
  4073f4:	scvtf	d0, w21
  4073f8:	scvtf	d1, w20
  4073fc:	scvtf	d2, w19
  407400:	fmul	d0, d0, d1
  407404:	fdiv	d0, d0, d2
  407408:	fmov	d1, #-5.000000000000000000e-01
  40740c:	fadd	d0, d0, d1
  407410:	fcvtzs	w0, d0
  407414:	b	407424 <feof@plt+0x54d4>
  407418:	neg	w8, w8
  40741c:	madd	w8, w20, w21, w8
  407420:	sdiv	w0, w8, w19
  407424:	ldp	x20, x19, [sp, #32]
  407428:	ldr	x21, [sp, #16]
  40742c:	ldp	x29, x30, [sp], #48
  407430:	ret
  407434:	sub	sp, sp, #0xc0
  407438:	str	d8, [sp, #80]
  40743c:	stp	x29, x30, [sp, #96]
  407440:	stp	x28, x27, [sp, #112]
  407444:	stp	x26, x25, [sp, #128]
  407448:	stp	x24, x23, [sp, #144]
  40744c:	stp	x22, x21, [sp, #160]
  407450:	stp	x20, x19, [sp, #176]
  407454:	add	x29, sp, #0x50
  407458:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  40745c:	add	x0, x0, #0x15
  407460:	sub	x1, x29, #0x8
  407464:	str	wzr, [x29, #12]
  407468:	bl	407fb8 <feof@plt+0x6068>
  40746c:	cbz	x0, 407ad8 <feof@plt+0x5b88>
  407470:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  407474:	ldur	x8, [x29, #-8]
  407478:	ldr	d0, [x9, #1168]
  40747c:	adrp	x19, 40c000 <_ZdlPvm@@Base+0x2178>
  407480:	adrp	x23, 40c000 <_ZdlPvm@@Base+0x2178>
  407484:	adrp	x24, 422000 <stderr@@GLIBC_2.17+0x110>
  407488:	adrp	x10, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40748c:	add	x19, x19, #0x563
  407490:	add	x23, x23, #0xb20
  407494:	add	x24, x24, #0x8
  407498:	fmov	d8, #5.000000000000000000e-01
  40749c:	adrp	x22, 422000 <stderr@@GLIBC_2.17+0x110>
  4074a0:	stp	x8, xzr, [sp, #40]
  4074a4:	str	xzr, [sp, #64]
  4074a8:	str	d0, [sp, #56]
  4074ac:	str	x0, [sp, #32]
  4074b0:	str	wzr, [x10, #4088]
  4074b4:	add	x0, sp, #0x20
  4074b8:	bl	404fd8 <feof@plt+0x3088>
  4074bc:	cbz	w0, 407b2c <feof@plt+0x5bdc>
  4074c0:	ldr	x0, [sp, #64]
  4074c4:	mov	x1, x19
  4074c8:	bl	401c30 <strtok@plt>
  4074cc:	mov	x27, x0
  4074d0:	mov	x25, xzr
  4074d4:	mov	w21, wzr
  4074d8:	mov	x20, x23
  4074dc:	ldr	x0, [x20], #16
  4074e0:	mov	x1, x27
  4074e4:	bl	401e40 <strcmp@plt>
  4074e8:	cmp	w0, #0x0
  4074ec:	csinc	w21, w21, wzr, ne  // ne = any
  4074f0:	cmp	x25, #0x8
  4074f4:	b.hi	407500 <feof@plt+0x55b0>  // b.pmore
  4074f8:	add	x25, x25, #0x1
  4074fc:	cbz	w21, 4074dc <feof@plt+0x558c>
  407500:	cbz	w21, 407534 <feof@plt+0x55e4>
  407504:	mov	x0, xzr
  407508:	mov	x1, x19
  40750c:	bl	401c30 <strtok@plt>
  407510:	cbz	x0, 407bc4 <feof@plt+0x5c74>
  407514:	ldur	x2, [x20, #-8]
  407518:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  40751c:	add	x1, x1, #0x6d4
  407520:	mov	x28, x0
  407524:	bl	401d50 <__isoc99_sscanf@plt>
  407528:	cmp	w0, #0x1
  40752c:	b.eq	4074b4 <feof@plt+0x5564>  // b.none
  407530:	b	407c00 <feof@plt+0x5cb0>
  407534:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  407538:	add	x0, x0, #0x844
  40753c:	mov	x1, x27
  407540:	bl	401e40 <strcmp@plt>
  407544:	cbz	w0, 407668 <feof@plt+0x5718>
  407548:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  40754c:	add	x0, x0, #0x8d4
  407550:	mov	x1, x27
  407554:	bl	401e40 <strcmp@plt>
  407558:	adrp	x25, 422000 <stderr@@GLIBC_2.17+0x110>
  40755c:	cbz	w0, 40769c <feof@plt+0x574c>
  407560:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  407564:	add	x0, x0, #0x8da
  407568:	mov	x1, x27
  40756c:	bl	401e40 <strcmp@plt>
  407570:	cbz	w0, 407774 <feof@plt+0x5824>
  407574:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  407578:	add	x0, x0, #0x91a
  40757c:	mov	x1, x27
  407580:	bl	401e40 <strcmp@plt>
  407584:	cbz	w0, 4077ac <feof@plt+0x585c>
  407588:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  40758c:	add	x0, x0, #0x92e
  407590:	mov	x1, x27
  407594:	bl	401e40 <strcmp@plt>
  407598:	cbz	w0, 4077f8 <feof@plt+0x58a8>
  40759c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4075a0:	add	x0, x0, #0x98e
  4075a4:	mov	x1, x27
  4075a8:	bl	401e40 <strcmp@plt>
  4075ac:	cbz	w0, 407808 <feof@plt+0x58b8>
  4075b0:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4075b4:	add	x0, x0, #0x994
  4075b8:	mov	x1, x27
  4075bc:	bl	401e40 <strcmp@plt>
  4075c0:	cbz	w0, 40793c <feof@plt+0x59ec>
  4075c4:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4075c8:	add	x0, x0, #0x99b
  4075cc:	mov	x1, x27
  4075d0:	bl	401e40 <strcmp@plt>
  4075d4:	cbz	w0, 407a54 <feof@plt+0x5b04>
  4075d8:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4075dc:	add	x0, x0, #0x9a4
  4075e0:	mov	x1, x27
  4075e4:	bl	401e40 <strcmp@plt>
  4075e8:	cbz	w0, 407a64 <feof@plt+0x5b14>
  4075ec:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  4075f0:	add	x0, x0, #0x9bd
  4075f4:	mov	x1, x27
  4075f8:	bl	401e40 <strcmp@plt>
  4075fc:	cbz	w0, 407a74 <feof@plt+0x5b24>
  407600:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  407604:	add	x0, x0, #0x9c5
  407608:	mov	x1, x27
  40760c:	bl	401e40 <strcmp@plt>
  407610:	cbz	w0, 407a84 <feof@plt+0x5b34>
  407614:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  407618:	add	x0, x0, #0x631
  40761c:	mov	x1, x27
  407620:	bl	401e40 <strcmp@plt>
  407624:	cbz	w0, 407b2c <feof@plt+0x5bdc>
  407628:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  40762c:	ldr	x8, [x8, #88]
  407630:	cbz	x8, 4074b4 <feof@plt+0x5564>
  407634:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  407638:	mov	x0, xzr
  40763c:	add	x1, x1, #0x240
  407640:	bl	401c30 <strtok@plt>
  407644:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407648:	ldr	x20, [x8, #88]
  40764c:	bl	407248 <feof@plt+0x52f8>
  407650:	ldr	x2, [sp, #40]
  407654:	ldr	w3, [sp, #48]
  407658:	mov	x1, x0
  40765c:	mov	x0, x27
  407660:	blr	x20
  407664:	b	4074b4 <feof@plt+0x5564>
  407668:	mov	x0, xzr
  40766c:	mov	x1, x19
  407670:	bl	401c30 <strtok@plt>
  407674:	cbz	x0, 407d38 <feof@plt+0x5de8>
  407678:	mov	x27, x0
  40767c:	bl	401b00 <strlen@plt>
  407680:	add	x0, x0, #0x1
  407684:	bl	401a60 <_Znam@plt>
  407688:	mov	x1, x27
  40768c:	bl	401c20 <strcpy@plt>
  407690:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407694:	str	x0, [x8, #72]
  407698:	b	4074b4 <feof@plt+0x5564>
  40769c:	mov	x0, xzr
  4076a0:	mov	x1, x19
  4076a4:	bl	401c30 <strtok@plt>
  4076a8:	mov	x27, x0
  4076ac:	cbz	x0, 407ccc <feof@plt+0x5d7c>
  4076b0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4076b4:	add	x2, x29, #0xc
  4076b8:	mov	x0, x27
  4076bc:	add	x1, x1, #0x6d4
  4076c0:	bl	401d50 <__isoc99_sscanf@plt>
  4076c4:	cmp	w0, #0x1
  4076c8:	b.ne	407ccc <feof@plt+0x5d7c>  // b.any
  4076cc:	ldr	w8, [x29, #12]
  4076d0:	cmp	w8, #0x0
  4076d4:	b.le	407ccc <feof@plt+0x5d7c>
  4076d8:	add	w8, w8, #0x1
  4076dc:	sbfiz	x0, x8, #3, #32
  4076e0:	bl	401a60 <_Znam@plt>
  4076e4:	str	x0, [x25, #56]
  4076e8:	mov	x0, xzr
  4076ec:	mov	x1, x19
  4076f0:	bl	401c30 <strtok@plt>
  4076f4:	mov	x27, x0
  4076f8:	mov	x21, xzr
  4076fc:	cbnz	x27, 407720 <feof@plt+0x57d0>
  407700:	add	x0, sp, #0x20
  407704:	bl	404fd8 <feof@plt+0x3088>
  407708:	cbz	w0, 407afc <feof@plt+0x5bac>
  40770c:	ldr	x0, [sp, #64]
  407710:	mov	x1, x19
  407714:	bl	401c30 <strtok@plt>
  407718:	cbz	x0, 407700 <feof@plt+0x57b0>
  40771c:	mov	x27, x0
  407720:	mov	x0, x27
  407724:	bl	401b00 <strlen@plt>
  407728:	add	x0, x0, #0x1
  40772c:	bl	401a60 <_Znam@plt>
  407730:	mov	x1, x27
  407734:	bl	401c20 <strcpy@plt>
  407738:	ldr	x8, [x25, #56]
  40773c:	mov	x1, x19
  407740:	str	x0, [x8, x21, lsl #3]
  407744:	ldrsw	x20, [x29, #12]
  407748:	mov	x0, xzr
  40774c:	add	x21, x21, #0x1
  407750:	bl	401c30 <strtok@plt>
  407754:	cmp	x21, x20
  407758:	mov	x27, x0
  40775c:	b.lt	4076fc <feof@plt+0x57ac>  // b.tstop
  407760:	cbnz	x27, 407e94 <feof@plt+0x5f44>
  407764:	ldr	x8, [x25, #56]
  407768:	ldrsw	x9, [x29, #12]
  40776c:	str	xzr, [x8, x9, lsl #3]
  407770:	b	4074b4 <feof@plt+0x5564>
  407774:	mov	x0, xzr
  407778:	mov	x1, x19
  40777c:	bl	401c30 <strtok@plt>
  407780:	cbz	x0, 407e04 <feof@plt+0x5eb4>
  407784:	add	x2, sp, #0x8
  407788:	add	x3, sp, #0x10
  40778c:	mov	x1, x24
  407790:	bl	407070 <feof@plt+0x5120>
  407794:	cbnz	w0, 4077bc <feof@plt+0x586c>
  407798:	mov	x0, xzr
  40779c:	mov	x1, x19
  4077a0:	bl	401c30 <strtok@plt>
  4077a4:	cbnz	x0, 407784 <feof@plt+0x5834>
  4077a8:	b	407b94 <feof@plt+0x5c44>
  4077ac:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  4077b0:	mov	w9, #0x1                   	// #1
  4077b4:	str	w9, [x8, #32]
  4077b8:	b	4074b4 <feof@plt+0x5564>
  4077bc:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4077c0:	ldr	w8, [x8, #4088]
  4077c4:	ldp	d1, d0, [sp, #8]
  4077c8:	adrp	x10, 422000 <stderr@@GLIBC_2.17+0x110>
  4077cc:	scvtf	d2, w8
  4077d0:	fmul	d0, d0, d2
  4077d4:	fmul	d1, d1, d2
  4077d8:	fadd	d0, d0, d8
  4077dc:	fadd	d1, d1, d8
  4077e0:	fcvtzs	w8, d0
  4077e4:	fcvtzs	w9, d1
  4077e8:	str	w8, [x10]
  4077ec:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  4077f0:	str	w9, [x8, #4]
  4077f4:	b	4074b4 <feof@plt+0x5564>
  4077f8:	mov	w8, #0x1                   	// #1
  4077fc:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x110>
  407800:	str	w8, [x9, #28]
  407804:	b	4074b4 <feof@plt+0x5564>
  407808:	mov	w0, #0x40                  	// #64
  40780c:	bl	401a60 <_Znam@plt>
  407810:	mov	x28, xzr
  407814:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407818:	mov	w21, #0x10                  	// #16
  40781c:	str	x0, [x8, #64]
  407820:	mov	x0, xzr
  407824:	mov	x1, x19
  407828:	bl	401c30 <strtok@plt>
  40782c:	mov	x27, x0
  407830:	cbnz	x0, 407854 <feof@plt+0x5904>
  407834:	add	x0, sp, #0x20
  407838:	bl	404fd8 <feof@plt+0x3088>
  40783c:	cbz	w0, 407c6c <feof@plt+0x5d1c>
  407840:	ldr	x0, [sp, #64]
  407844:	mov	x1, x19
  407848:	bl	401c30 <strtok@plt>
  40784c:	cbz	x0, 407834 <feof@plt+0x58e4>
  407850:	mov	x27, x0
  407854:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  407858:	add	x2, sp, #0x8
  40785c:	add	x3, x29, #0x8
  407860:	mov	x0, x27
  407864:	add	x1, x1, #0x965
  407868:	bl	401d50 <__isoc99_sscanf@plt>
  40786c:	cmp	w0, #0x1
  407870:	b.eq	407888 <feof@plt+0x5938>  // b.none
  407874:	cmp	w0, #0x2
  407878:	b.ne	407d98 <feof@plt+0x5e48>  // b.any
  40787c:	ldr	w25, [sp, #8]
  407880:	ldr	w8, [x29, #8]
  407884:	b	407894 <feof@plt+0x5944>
  407888:	ldr	w8, [sp, #8]
  40788c:	mov	w25, w8
  407890:	str	w8, [x29, #8]
  407894:	tbnz	w25, #31, 407d98 <feof@plt+0x5e48>
  407898:	cmp	w25, w8
  40789c:	b.gt	407d98 <feof@plt+0x5e48>
  4078a0:	add	x26, x28, #0x2
  4078a4:	cmp	w21, w26
  4078a8:	b.ge	407908 <feof@plt+0x59b8>  // b.tcont
  4078ac:	str	x28, [sp]
  4078b0:	mov	x28, x23
  4078b4:	mov	x23, x24
  4078b8:	adrp	x24, 422000 <stderr@@GLIBC_2.17+0x110>
  4078bc:	ldr	x27, [x24, #64]
  4078c0:	lsl	w20, w21, #1
  4078c4:	sxtw	x8, w20
  4078c8:	sbfiz	x9, x20, #2, #32
  4078cc:	cmp	xzr, x8, lsr #62
  4078d0:	csinv	x0, x9, xzr, eq  // eq = none
  4078d4:	bl	401a60 <_Znam@plt>
  4078d8:	sbfiz	x2, x21, #2, #32
  4078dc:	mov	x1, x27
  4078e0:	str	x0, [x24, #64]
  4078e4:	bl	401a80 <memcpy@plt>
  4078e8:	cbz	x27, 4078f8 <feof@plt+0x59a8>
  4078ec:	mov	x0, x27
  4078f0:	bl	401da0 <_ZdaPv@plt>
  4078f4:	ldr	w25, [sp, #8]
  4078f8:	mov	x24, x23
  4078fc:	mov	x23, x28
  407900:	ldr	x28, [sp]
  407904:	b	40790c <feof@plt+0x59bc>
  407908:	mov	w20, w21
  40790c:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407910:	ldr	x8, [x8, #64]
  407914:	str	w25, [x8, x28, lsl #2]
  407918:	ldr	w9, [sp, #8]
  40791c:	cbz	w9, 407aa4 <feof@plt+0x5b54>
  407920:	ldr	w9, [x29, #8]
  407924:	lsl	x10, x28, #2
  407928:	orr	x10, x10, #0x4
  40792c:	mov	x28, x26
  407930:	str	w9, [x8, x10]
  407934:	mov	w21, w20
  407938:	b	407820 <feof@plt+0x58d0>
  40793c:	mov	w0, #0x28                  	// #40
  407940:	bl	401a60 <_Znam@plt>
  407944:	mov	w8, #0x8                   	// #8
  407948:	str	x0, [x22, #80]
  40794c:	str	xzr, [x0]
  407950:	ldr	x9, [x22, #80]
  407954:	str	xzr, [x9, x8]
  407958:	add	x8, x8, #0x8
  40795c:	cmp	x8, #0x28
  407960:	b.ne	407950 <feof@plt+0x5a00>  // b.any
  407964:	mov	x0, xzr
  407968:	mov	x1, x19
  40796c:	bl	401c30 <strtok@plt>
  407970:	cbz	x0, 4074b4 <feof@plt+0x5564>
  407974:	mov	x27, x0
  407978:	mov	x21, xzr
  40797c:	mov	w26, #0x5                   	// #5
  407980:	add	x25, x21, #0x1
  407984:	cmp	w26, w25
  407988:	b.gt	407a18 <feof@plt+0x5ac8>
  40798c:	ldr	x28, [x22, #80]
  407990:	lsl	w26, w26, #1
  407994:	sxtw	x8, w26
  407998:	sbfiz	x9, x26, #3, #32
  40799c:	cmp	xzr, x8, lsr #61
  4079a0:	csinv	x0, x9, xzr, eq  // eq = none
  4079a4:	bl	401a60 <_Znam@plt>
  4079a8:	str	x0, [x22, #80]
  4079ac:	cbz	x21, 4079e4 <feof@plt+0x5a94>
  4079b0:	ldr	x8, [x28]
  4079b4:	cmp	x21, #0x1
  4079b8:	str	x8, [x0]
  4079bc:	b.eq	4079dc <feof@plt+0x5a8c>  // b.none
  4079c0:	mov	w8, #0x1                   	// #1
  4079c4:	ldr	x9, [x22, #80]
  4079c8:	ldr	x10, [x28, x8, lsl #3]
  4079cc:	str	x10, [x9, x8, lsl #3]
  4079d0:	add	x8, x8, #0x1
  4079d4:	cmp	x21, x8
  4079d8:	b.ne	4079c4 <feof@plt+0x5a74>  // b.any
  4079dc:	mov	w8, w21
  4079e0:	b	4079e8 <feof@plt+0x5a98>
  4079e4:	mov	w8, wzr
  4079e8:	cmp	w8, w26
  4079ec:	b.ge	407a0c <feof@plt+0x5abc>  // b.tcont
  4079f0:	mov	w8, w8
  4079f4:	mov	w9, w26
  4079f8:	ldr	x10, [x22, #80]
  4079fc:	str	xzr, [x10, x8, lsl #3]
  407a00:	add	x8, x8, #0x1
  407a04:	cmp	x9, x8
  407a08:	b.ne	4079f8 <feof@plt+0x5aa8>  // b.any
  407a0c:	cbz	x28, 407a18 <feof@plt+0x5ac8>
  407a10:	mov	x0, x28
  407a14:	bl	401da0 <_ZdaPv@plt>
  407a18:	mov	x0, x27
  407a1c:	bl	401b00 <strlen@plt>
  407a20:	add	x0, x0, #0x1
  407a24:	bl	401a60 <_Znam@plt>
  407a28:	mov	x1, x27
  407a2c:	bl	401c20 <strcpy@plt>
  407a30:	ldr	x8, [x22, #80]
  407a34:	mov	x1, x19
  407a38:	str	x0, [x8, x21, lsl #3]
  407a3c:	mov	x0, xzr
  407a40:	bl	401c30 <strtok@plt>
  407a44:	mov	x27, x0
  407a48:	mov	x21, x25
  407a4c:	cbnz	x0, 407980 <feof@plt+0x5a30>
  407a50:	b	4074b4 <feof@plt+0x5564>
  407a54:	mov	w8, #0x1                   	// #1
  407a58:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x110>
  407a5c:	str	w8, [x9, #24]
  407a60:	b	4074b4 <feof@plt+0x5564>
  407a64:	mov	w8, #0x1                   	// #1
  407a68:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x110>
  407a6c:	str	w8, [x9, #36]
  407a70:	b	4074b4 <feof@plt+0x5564>
  407a74:	mov	w8, #0x1                   	// #1
  407a78:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x110>
  407a7c:	str	w8, [x9, #40]
  407a80:	b	4074b4 <feof@plt+0x5564>
  407a84:	mov	x0, xzr
  407a88:	mov	x1, x19
  407a8c:	bl	401c30 <strtok@plt>
  407a90:	cbz	x0, 407ef4 <feof@plt+0x5fa4>
  407a94:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  407a98:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407a9c:	str	x0, [x8, #48]
  407aa0:	b	4074b4 <feof@plt+0x5564>
  407aa4:	cbnz	w28, 4074b4 <feof@plt+0x5564>
  407aa8:	ldr	w8, [sp, #60]
  407aac:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407ab0:	ldr	x0, [sp, #40]
  407ab4:	ldr	w1, [sp, #48]
  407ab8:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407abc:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407ac0:	add	x3, x3, #0xfc0
  407ac4:	add	x2, x2, #0x97f
  407ac8:	mov	x4, x3
  407acc:	mov	x5, x3
  407ad0:	bl	404d90 <feof@plt+0x2e40>
  407ad4:	b	407ec0 <feof@plt+0x5f70>
  407ad8:	adrp	x1, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407adc:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  407ae0:	add	x1, x1, #0xfc0
  407ae4:	add	x0, x0, #0x7fe
  407ae8:	mov	x2, x1
  407aec:	mov	x3, x1
  407af0:	bl	404cf4 <feof@plt+0x2da4>
  407af4:	mov	w19, wzr
  407af8:	b	407ecc <feof@plt+0x5f7c>
  407afc:	ldr	w8, [sp, #60]
  407b00:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407b04:	ldr	x0, [sp, #40]
  407b08:	ldr	w1, [sp, #48]
  407b0c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b10:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407b14:	add	x3, x3, #0xfc0
  407b18:	add	x2, x2, #0x888
  407b1c:	mov	x4, x3
  407b20:	mov	x5, x3
  407b24:	bl	404d90 <feof@plt+0x2e40>
  407b28:	b	407ec0 <feof@plt+0x5f70>
  407b2c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b30:	ldr	w8, [x8, #4088]
  407b34:	cbz	w8, 407c3c <feof@plt+0x5cec>
  407b38:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407b3c:	ldr	w8, [x8, #4092]
  407b40:	cbz	w8, 407c9c <feof@plt+0x5d4c>
  407b44:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407b48:	ldr	x8, [x8, #56]
  407b4c:	cbz	x8, 407d08 <feof@plt+0x5db8>
  407b50:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  407b54:	ldr	x8, [x8, #64]
  407b58:	cbz	x8, 407d68 <feof@plt+0x5e18>
  407b5c:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  407b60:	ldr	w8, [x8, #696]
  407b64:	cmp	w8, #0x0
  407b68:	b.le	407dd4 <feof@plt+0x5e84>
  407b6c:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  407b70:	ldr	w8, [x8, #688]
  407b74:	cmp	w8, #0x0
  407b78:	b.le	407e34 <feof@plt+0x5ee4>
  407b7c:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  407b80:	ldr	w8, [x8, #692]
  407b84:	cmp	w8, #0x0
  407b88:	b.le	407e64 <feof@plt+0x5f14>
  407b8c:	mov	w19, #0x1                   	// #1
  407b90:	b	407ec4 <feof@plt+0x5f74>
  407b94:	ldr	w8, [sp, #60]
  407b98:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407b9c:	ldr	x0, [sp, #40]
  407ba0:	ldr	w1, [sp, #48]
  407ba4:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ba8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407bac:	add	x3, x3, #0xfc0
  407bb0:	add	x2, x2, #0x90b
  407bb4:	mov	x4, x3
  407bb8:	mov	x5, x3
  407bbc:	bl	404d90 <feof@plt+0x2e40>
  407bc0:	b	407ec0 <feof@plt+0x5f70>
  407bc4:	add	x0, sp, #0x10
  407bc8:	mov	x1, x27
  407bcc:	bl	404aa4 <feof@plt+0x2b54>
  407bd0:	ldr	w8, [sp, #60]
  407bd4:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407bd8:	ldr	x0, [sp, #40]
  407bdc:	ldr	w1, [sp, #48]
  407be0:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407be4:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407be8:	add	x4, x4, #0xfc0
  407bec:	add	x2, x2, #0x815
  407bf0:	add	x3, sp, #0x10
  407bf4:	mov	x5, x4
  407bf8:	bl	404d90 <feof@plt+0x2e40>
  407bfc:	b	407ec0 <feof@plt+0x5f70>
  407c00:	add	x0, sp, #0x10
  407c04:	mov	x1, x28
  407c08:	bl	404aa4 <feof@plt+0x2b54>
  407c0c:	ldr	w8, [sp, #60]
  407c10:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407c14:	ldr	x0, [sp, #40]
  407c18:	ldr	w1, [sp, #48]
  407c1c:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c20:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407c24:	add	x4, x4, #0xfc0
  407c28:	add	x2, x2, #0x834
  407c2c:	add	x3, sp, #0x10
  407c30:	mov	x5, x4
  407c34:	bl	404d90 <feof@plt+0x2e40>
  407c38:	b	407ec0 <feof@plt+0x5f70>
  407c3c:	ldr	w8, [sp, #60]
  407c40:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407c44:	ldr	x0, [sp, #40]
  407c48:	ldr	w1, [sp, #48]
  407c4c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c50:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407c54:	add	x3, x3, #0xfc0
  407c58:	add	x2, x2, #0xa02
  407c5c:	mov	x4, x3
  407c60:	mov	x5, x3
  407c64:	bl	404d90 <feof@plt+0x2e40>
  407c68:	b	407ec0 <feof@plt+0x5f70>
  407c6c:	ldr	w8, [sp, #60]
  407c70:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407c74:	ldr	x0, [sp, #40]
  407c78:	ldr	w1, [sp, #48]
  407c7c:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407c80:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407c84:	add	x3, x3, #0xfc0
  407c88:	add	x2, x2, #0x93d
  407c8c:	mov	x4, x3
  407c90:	mov	x5, x3
  407c94:	bl	404d90 <feof@plt+0x2e40>
  407c98:	b	407ec0 <feof@plt+0x5f70>
  407c9c:	ldr	w8, [sp, #60]
  407ca0:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407ca4:	ldr	x0, [sp, #40]
  407ca8:	ldr	w1, [sp, #48]
  407cac:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407cb0:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407cb4:	add	x3, x3, #0xfc0
  407cb8:	add	x2, x2, #0xa18
  407cbc:	mov	x4, x3
  407cc0:	mov	x5, x3
  407cc4:	bl	404d90 <feof@plt+0x2e40>
  407cc8:	b	407ec0 <feof@plt+0x5f70>
  407ccc:	add	x0, sp, #0x10
  407cd0:	mov	x1, x27
  407cd4:	bl	404aa4 <feof@plt+0x2b54>
  407cd8:	ldr	w8, [sp, #60]
  407cdc:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407ce0:	ldr	x0, [sp, #40]
  407ce4:	ldr	w1, [sp, #48]
  407ce8:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407cec:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407cf0:	add	x4, x4, #0xfc0
  407cf4:	add	x2, x2, #0x86f
  407cf8:	add	x3, sp, #0x10
  407cfc:	mov	x5, x4
  407d00:	bl	404d90 <feof@plt+0x2e40>
  407d04:	b	407ec0 <feof@plt+0x5f70>
  407d08:	ldr	w8, [sp, #60]
  407d0c:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407d10:	ldr	x0, [sp, #40]
  407d14:	ldr	w1, [sp, #48]
  407d18:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d1c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407d20:	add	x3, x3, #0xfc0
  407d24:	add	x2, x2, #0xa34
  407d28:	mov	x4, x3
  407d2c:	mov	x5, x3
  407d30:	bl	404d90 <feof@plt+0x2e40>
  407d34:	b	407ec0 <feof@plt+0x5f70>
  407d38:	ldr	w8, [sp, #60]
  407d3c:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407d40:	ldr	x0, [sp, #40]
  407d44:	ldr	w1, [sp, #48]
  407d48:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d4c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407d50:	add	x3, x3, #0xfc0
  407d54:	add	x2, x2, #0x84b
  407d58:	mov	x4, x3
  407d5c:	mov	x5, x3
  407d60:	bl	404d90 <feof@plt+0x2e40>
  407d64:	b	407ec0 <feof@plt+0x5f70>
  407d68:	ldr	w8, [sp, #60]
  407d6c:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407d70:	ldr	x0, [sp, #40]
  407d74:	ldr	w1, [sp, #48]
  407d78:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407d7c:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407d80:	add	x3, x3, #0xfc0
  407d84:	add	x2, x2, #0xa4c
  407d88:	mov	x4, x3
  407d8c:	mov	x5, x3
  407d90:	bl	404d90 <feof@plt+0x2e40>
  407d94:	b	407ec0 <feof@plt+0x5f70>
  407d98:	add	x0, sp, #0x10
  407d9c:	mov	x1, x27
  407da0:	bl	404aa4 <feof@plt+0x2b54>
  407da4:	ldr	w8, [sp, #60]
  407da8:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407dac:	ldr	x0, [sp, #40]
  407db0:	ldr	w1, [sp, #48]
  407db4:	adrp	x4, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407db8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407dbc:	add	x4, x4, #0xfc0
  407dc0:	add	x2, x2, #0x96b
  407dc4:	add	x3, sp, #0x10
  407dc8:	mov	x5, x4
  407dcc:	bl	404d90 <feof@plt+0x2e40>
  407dd0:	b	407ec0 <feof@plt+0x5f70>
  407dd4:	ldr	w8, [sp, #60]
  407dd8:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407ddc:	ldr	x0, [sp, #40]
  407de0:	ldr	w1, [sp, #48]
  407de4:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407de8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407dec:	add	x3, x3, #0xfc0
  407df0:	add	x2, x2, #0xa64
  407df4:	mov	x4, x3
  407df8:	mov	x5, x3
  407dfc:	bl	404d90 <feof@plt+0x2e40>
  407e00:	b	407ec0 <feof@plt+0x5f70>
  407e04:	ldr	w8, [sp, #60]
  407e08:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407e0c:	ldr	x0, [sp, #40]
  407e10:	ldr	w1, [sp, #48]
  407e14:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e18:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407e1c:	add	x3, x3, #0xfc0
  407e20:	add	x2, x2, #0x8e4
  407e24:	mov	x4, x3
  407e28:	mov	x5, x3
  407e2c:	bl	404d90 <feof@plt+0x2e40>
  407e30:	b	407ec0 <feof@plt+0x5f70>
  407e34:	ldr	w8, [sp, #60]
  407e38:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407e3c:	ldr	x0, [sp, #40]
  407e40:	ldr	w1, [sp, #48]
  407e44:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e48:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407e4c:	add	x3, x3, #0xfc0
  407e50:	add	x2, x2, #0xa7a
  407e54:	mov	x4, x3
  407e58:	mov	x5, x3
  407e5c:	bl	404d90 <feof@plt+0x2e40>
  407e60:	b	407ec0 <feof@plt+0x5f70>
  407e64:	ldr	w8, [sp, #60]
  407e68:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407e6c:	ldr	x0, [sp, #40]
  407e70:	ldr	w1, [sp, #48]
  407e74:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407e78:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407e7c:	add	x3, x3, #0xfc0
  407e80:	add	x2, x2, #0xa8a
  407e84:	mov	x4, x3
  407e88:	mov	x5, x3
  407e8c:	bl	404d90 <feof@plt+0x2e40>
  407e90:	b	407ec0 <feof@plt+0x5f70>
  407e94:	ldr	w8, [sp, #60]
  407e98:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407e9c:	ldr	x0, [sp, #40]
  407ea0:	ldr	w1, [sp, #48]
  407ea4:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407ea8:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407eac:	add	x3, x3, #0xfc0
  407eb0:	add	x2, x2, #0x8b0
  407eb4:	mov	x4, x3
  407eb8:	mov	x5, x3
  407ebc:	bl	404d90 <feof@plt+0x2e40>
  407ec0:	mov	w19, wzr
  407ec4:	add	x0, sp, #0x20
  407ec8:	bl	404f94 <feof@plt+0x3044>
  407ecc:	mov	w0, w19
  407ed0:	ldp	x20, x19, [sp, #176]
  407ed4:	ldp	x22, x21, [sp, #160]
  407ed8:	ldp	x24, x23, [sp, #144]
  407edc:	ldp	x26, x25, [sp, #128]
  407ee0:	ldp	x28, x27, [sp, #112]
  407ee4:	ldp	x29, x30, [sp, #96]
  407ee8:	ldr	d8, [sp, #80]
  407eec:	add	sp, sp, #0xc0
  407ef0:	ret
  407ef4:	ldr	w8, [sp, #60]
  407ef8:	cbnz	w8, 407ec0 <feof@plt+0x5f70>
  407efc:	ldr	x0, [sp, #40]
  407f00:	ldr	w1, [sp, #48]
  407f04:	adrp	x3, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407f08:	adrp	x2, 40c000 <_ZdlPvm@@Base+0x2178>
  407f0c:	add	x3, x3, #0xfc0
  407f10:	add	x2, x2, #0x9d5
  407f14:	mov	x4, x3
  407f18:	mov	x5, x3
  407f1c:	bl	404d90 <feof@plt+0x2e40>
  407f20:	b	407ec0 <feof@plt+0x5f70>
  407f24:	b	407f78 <feof@plt+0x6028>
  407f28:	b	407f78 <feof@plt+0x6028>
  407f2c:	b	407f78 <feof@plt+0x6028>
  407f30:	b	407f78 <feof@plt+0x6028>
  407f34:	b	407f78 <feof@plt+0x6028>
  407f38:	b	407f78 <feof@plt+0x6028>
  407f3c:	b	407f78 <feof@plt+0x6028>
  407f40:	b	407f78 <feof@plt+0x6028>
  407f44:	b	407f78 <feof@plt+0x6028>
  407f48:	b	407f78 <feof@plt+0x6028>
  407f4c:	b	407f78 <feof@plt+0x6028>
  407f50:	b	407f78 <feof@plt+0x6028>
  407f54:	b	407f78 <feof@plt+0x6028>
  407f58:	b	407f78 <feof@plt+0x6028>
  407f5c:	b	407f78 <feof@plt+0x6028>
  407f60:	b	407f78 <feof@plt+0x6028>
  407f64:	b	407f78 <feof@plt+0x6028>
  407f68:	b	407f78 <feof@plt+0x6028>
  407f6c:	b	407f78 <feof@plt+0x6028>
  407f70:	b	407f78 <feof@plt+0x6028>
  407f74:	b	407f78 <feof@plt+0x6028>
  407f78:	mov	x19, x0
  407f7c:	add	x0, sp, #0x20
  407f80:	bl	404f94 <feof@plt+0x3044>
  407f84:	mov	x0, x19
  407f88:	bl	401f00 <_Unwind_Resume@plt>
  407f8c:	ret
  407f90:	adrp	x9, 422000 <stderr@@GLIBC_2.17+0x110>
  407f94:	ldr	x8, [x9, #88]
  407f98:	str	x0, [x9, #88]
  407f9c:	mov	x0, x8
  407fa0:	ret
  407fa4:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  407fa8:	add	x8, x8, #0xfe8
  407fac:	mov	x1, x0
  407fb0:	mov	x0, x8
  407fb4:	b	40a3bc <_ZdlPvm@@Base+0x534>
  407fb8:	stp	x29, x30, [sp, #-48]!
  407fbc:	stp	x22, x21, [sp, #16]
  407fc0:	stp	x20, x19, [sp, #32]
  407fc4:	mov	x29, sp
  407fc8:	mov	x19, x1
  407fcc:	mov	x20, x0
  407fd0:	bl	401b00 <strlen@plt>
  407fd4:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  407fd8:	ldr	x21, [x8, #680]
  407fdc:	mov	x22, x0
  407fe0:	mov	x0, x21
  407fe4:	bl	401b00 <strlen@plt>
  407fe8:	add	x8, x22, x0
  407fec:	add	x0, x8, #0x5
  407ff0:	bl	401a60 <_Znam@plt>
  407ff4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  407ff8:	add	x1, x1, #0xbd8
  407ffc:	mov	x2, x21
  408000:	mov	x3, x20
  408004:	mov	x22, x0
  408008:	bl	401c40 <sprintf@plt>
  40800c:	adrp	x0, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408010:	add	x0, x0, #0xfe8
  408014:	mov	x1, x22
  408018:	mov	x2, x19
  40801c:	bl	40a4b8 <_ZdlPvm@@Base+0x630>
  408020:	mov	x19, x0
  408024:	mov	x0, x22
  408028:	bl	401da0 <_ZdaPv@plt>
  40802c:	mov	x0, x19
  408030:	ldp	x20, x19, [sp, #32]
  408034:	ldp	x22, x21, [sp, #16]
  408038:	ldp	x29, x30, [sp], #48
  40803c:	ret
  408040:	sub	sp, sp, #0xc0
  408044:	stp	x29, x30, [sp, #96]
  408048:	stp	x28, x27, [sp, #112]
  40804c:	stp	x26, x25, [sp, #128]
  408050:	stp	x24, x23, [sp, #144]
  408054:	stp	x22, x21, [sp, #160]
  408058:	stp	x20, x19, [sp, #176]
  40805c:	ldrb	w8, [x2]
  408060:	ldr	w9, [x7, #4]
  408064:	add	x29, sp, #0x60
  408068:	cmp	w8, #0x3a
  40806c:	csel	w28, wzr, w9, eq  // eq = none
  408070:	cmp	w0, #0x1
  408074:	b.lt	4083f4 <feof@plt+0x64a4>  // b.tstop
  408078:	ldr	w22, [x7]
  40807c:	mov	x19, x7
  408080:	mov	x27, x4
  408084:	mov	x20, x3
  408088:	mov	x24, x2
  40808c:	mov	w23, w0
  408090:	mov	x25, x1
  408094:	mov	w21, w5
  408098:	str	xzr, [x7, #16]
  40809c:	stur	w5, [x29, #-8]
  4080a0:	cbz	w22, 408110 <feof@plt+0x61c0>
  4080a4:	ldr	w8, [x19, #24]
  4080a8:	cbz	w8, 408118 <feof@plt+0x61c8>
  4080ac:	mov	x26, x19
  4080b0:	ldr	x21, [x26, #32]!
  4080b4:	cbz	x21, 408190 <feof@plt+0x6240>
  4080b8:	ldrb	w8, [x21]
  4080bc:	cbz	w8, 408190 <feof@plt+0x6240>
  4080c0:	cbz	x20, 4084e0 <feof@plt+0x6590>
  4080c4:	ldr	x8, [x25, w22, sxtw #3]
  4080c8:	ldrb	w9, [x8, #1]
  4080cc:	str	x8, [sp, #32]
  4080d0:	cmp	w9, #0x2d
  4080d4:	b.eq	4080ec <feof@plt+0x619c>  // b.none
  4080d8:	ldur	w8, [x29, #-8]
  4080dc:	cbz	w8, 4084e0 <feof@plt+0x6590>
  4080e0:	ldr	x8, [sp, #32]
  4080e4:	ldrb	w8, [x8, #2]
  4080e8:	cbz	w8, 4084c8 <feof@plt+0x6578>
  4080ec:	str	x26, [sp, #40]
  4080f0:	sxtw	x10, w22
  4080f4:	mov	x26, x21
  4080f8:	ldrb	w8, [x26]
  4080fc:	cbz	w8, 4082e8 <feof@plt+0x6398>
  408100:	cmp	w8, #0x3d
  408104:	b.eq	4082e8 <feof@plt+0x6398>  // b.none
  408108:	add	x26, x26, #0x1
  40810c:	b	4080f8 <feof@plt+0x61a8>
  408110:	mov	w22, #0x1                   	// #1
  408114:	str	w22, [x19]
  408118:	stp	w22, w22, [x19, #48]
  40811c:	str	xzr, [x19, #32]
  408120:	cbz	w6, 40812c <feof@plt+0x61dc>
  408124:	mov	w8, #0x1                   	// #1
  408128:	b	408140 <feof@plt+0x61f0>
  40812c:	adrp	x0, 40c000 <_ZdlPvm@@Base+0x2178>
  408130:	add	x0, x0, #0xd69
  408134:	bl	401ea0 <getenv@plt>
  408138:	cmp	x0, #0x0
  40813c:	cset	w8, ne  // ne = any
  408140:	str	w8, [x19, #44]
  408144:	ldrb	w9, [x24]
  408148:	cmp	w9, #0x2b
  40814c:	b.eq	408164 <feof@plt+0x6214>  // b.none
  408150:	cmp	w9, #0x2d
  408154:	b.ne	408170 <feof@plt+0x6220>  // b.any
  408158:	mov	w8, #0x2                   	// #2
  40815c:	str	w8, [x19, #40]
  408160:	b	408168 <feof@plt+0x6218>
  408164:	str	wzr, [x19, #40]
  408168:	add	x24, x24, #0x1
  40816c:	b	408184 <feof@plt+0x6234>
  408170:	cbz	w8, 40817c <feof@plt+0x622c>
  408174:	str	wzr, [x19, #40]
  408178:	b	408184 <feof@plt+0x6234>
  40817c:	mov	w8, #0x1                   	// #1
  408180:	str	w8, [x19, #40]
  408184:	mov	w8, #0x1                   	// #1
  408188:	add	x26, x19, #0x20
  40818c:	str	w8, [x19, #24]
  408190:	ldr	w21, [x19, #52]
  408194:	cmp	w21, w22
  408198:	b.le	4081a4 <feof@plt+0x6254>
  40819c:	mov	w21, w22
  4081a0:	str	w22, [x19, #52]
  4081a4:	ldr	w8, [x19, #48]
  4081a8:	cmp	w8, w22
  4081ac:	b.le	4081b8 <feof@plt+0x6268>
  4081b0:	mov	w8, w22
  4081b4:	str	w22, [x19, #48]
  4081b8:	ldr	w9, [x19, #40]
  4081bc:	cmp	w9, #0x1
  4081c0:	b.ne	408238 <feof@plt+0x62e8>  // b.any
  4081c4:	cmp	w8, w21
  4081c8:	b.eq	4081e8 <feof@plt+0x6298>  // b.none
  4081cc:	cmp	w21, w22
  4081d0:	b.eq	4081e8 <feof@plt+0x6298>  // b.none
  4081d4:	mov	x0, x25
  4081d8:	mov	x1, x19
  4081dc:	bl	408a40 <feof@plt+0x6af0>
  4081e0:	ldr	w22, [x19]
  4081e4:	b	4081f4 <feof@plt+0x62a4>
  4081e8:	cmp	w21, w22
  4081ec:	b.eq	4081f4 <feof@plt+0x62a4>  // b.none
  4081f0:	str	w22, [x19, #48]
  4081f4:	cmp	w22, w23
  4081f8:	b.ge	408230 <feof@plt+0x62e0>  // b.tcont
  4081fc:	add	x8, x25, w22, sxtw #3
  408200:	ldr	x9, [x8]
  408204:	ldrb	w10, [x9]
  408208:	cmp	w10, #0x2d
  40820c:	b.ne	408218 <feof@plt+0x62c8>  // b.any
  408210:	ldrb	w9, [x9, #1]
  408214:	cbnz	w9, 408230 <feof@plt+0x62e0>
  408218:	add	w22, w22, #0x1
  40821c:	cmp	w23, w22
  408220:	add	x8, x8, #0x8
  408224:	str	w22, [x19]
  408228:	b.ne	408200 <feof@plt+0x62b0>  // b.any
  40822c:	mov	w22, w23
  408230:	mov	w21, w22
  408234:	str	w22, [x19, #52]
  408238:	cmp	w22, w23
  40823c:	b.eq	4083e4 <feof@plt+0x6494>  // b.none
  408240:	ldr	x0, [x25, w22, sxtw #3]
  408244:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408248:	add	x1, x1, #0x69c
  40824c:	bl	401e40 <strcmp@plt>
  408250:	cbz	w0, 4082a0 <feof@plt+0x6350>
  408254:	cmp	w22, w23
  408258:	b.eq	4083e4 <feof@plt+0x6494>  // b.none
  40825c:	sxtw	x8, w22
  408260:	ldr	x8, [x25, x8, lsl #3]
  408264:	ldrb	w9, [x8]
  408268:	cmp	w9, #0x2d
  40826c:	b.ne	4082cc <feof@plt+0x637c>  // b.any
  408270:	mov	x9, x8
  408274:	ldrb	w10, [x9, #1]!
  408278:	cbz	w10, 4082cc <feof@plt+0x637c>
  40827c:	cmp	x20, #0x0
  408280:	cset	w8, ne  // ne = any
  408284:	cmp	w10, #0x2d
  408288:	cset	w10, eq  // eq = none
  40828c:	and	w8, w8, w10
  408290:	add	x21, x9, x8
  408294:	str	x21, [x26]
  408298:	cbnz	x20, 4080c4 <feof@plt+0x6174>
  40829c:	b	4084e0 <feof@plt+0x6590>
  4082a0:	ldr	w9, [x19, #48]
  4082a4:	add	w8, w22, #0x1
  4082a8:	str	w8, [x19]
  4082ac:	cmp	w9, w21
  4082b0:	b.eq	4083cc <feof@plt+0x647c>  // b.none
  4082b4:	cmp	w21, w8
  4082b8:	b.eq	4083cc <feof@plt+0x647c>  // b.none
  4082bc:	mov	x0, x25
  4082c0:	mov	x1, x19
  4082c4:	bl	408a40 <feof@plt+0x6af0>
  4082c8:	b	4083d8 <feof@plt+0x6488>
  4082cc:	ldr	w9, [x19, #40]
  4082d0:	cbz	w9, 4083f4 <feof@plt+0x64a4>
  4082d4:	add	w9, w22, #0x1
  4082d8:	str	x8, [x19, #16]
  4082dc:	str	w9, [x19]
  4082e0:	mov	w27, #0x1                   	// #1
  4082e4:	b	4083f8 <feof@plt+0x64a8>
  4082e8:	stur	w28, [x29, #-44]
  4082ec:	ldr	x28, [x20]
  4082f0:	cbz	x28, 408474 <feof@plt+0x6524>
  4082f4:	stur	x27, [x29, #-40]
  4082f8:	stp	x24, x25, [sp, #8]
  4082fc:	mov	w25, wzr
  408300:	sub	x27, x26, x21
  408304:	mov	w8, #0xffffffff            	// #-1
  408308:	mov	x24, x20
  40830c:	str	x10, [sp]
  408310:	str	w9, [sp, #28]
  408314:	stur	xzr, [x29, #-16]
  408318:	stp	w8, wzr, [x29, #-28]
  40831c:	mov	x0, x28
  408320:	mov	x1, x21
  408324:	mov	x2, x27
  408328:	bl	401d00 <strncmp@plt>
  40832c:	cbnz	w0, 408394 <feof@plt+0x6444>
  408330:	mov	x0, x28
  408334:	bl	401b00 <strlen@plt>
  408338:	cmp	w27, w0
  40833c:	b.eq	40841c <feof@plt+0x64cc>  // b.none
  408340:	ldur	x10, [x29, #-16]
  408344:	cbz	x10, 40838c <feof@plt+0x643c>
  408348:	ldur	w8, [x29, #-8]
  40834c:	cbnz	w8, 408380 <feof@plt+0x6430>
  408350:	ldr	w8, [x10, #8]
  408354:	ldr	w9, [x24, #8]
  408358:	cmp	w8, w9
  40835c:	b.ne	408380 <feof@plt+0x6430>  // b.any
  408360:	ldr	x8, [x10, #16]
  408364:	ldr	x9, [x24, #16]
  408368:	cmp	x8, x9
  40836c:	b.ne	408380 <feof@plt+0x6430>  // b.any
  408370:	ldr	w8, [x10, #24]
  408374:	ldr	w9, [x24, #24]
  408378:	cmp	w8, w9
  40837c:	b.eq	408394 <feof@plt+0x6444>  // b.none
  408380:	mov	w8, #0x1                   	// #1
  408384:	stur	w8, [x29, #-24]
  408388:	b	408394 <feof@plt+0x6444>
  40838c:	stur	x24, [x29, #-16]
  408390:	stur	w25, [x29, #-28]
  408394:	ldr	x28, [x24, #32]!
  408398:	add	w25, w25, #0x1
  40839c:	cbnz	x28, 40831c <feof@plt+0x63cc>
  4083a0:	ldr	x25, [sp, #16]
  4083a4:	ldur	w8, [x29, #-24]
  4083a8:	cbz	w8, 408434 <feof@plt+0x64e4>
  4083ac:	ldur	w8, [x29, #-44]
  4083b0:	cbnz	w8, 40889c <feof@plt+0x694c>
  4083b4:	mov	x0, x21
  4083b8:	bl	401b00 <strlen@plt>
  4083bc:	add	x8, x21, x0
  4083c0:	add	w9, w22, #0x1
  4083c4:	str	wzr, [x19, #8]
  4083c8:	b	408714 <feof@plt+0x67c4>
  4083cc:	cmp	w9, w21
  4083d0:	b.ne	4083d8 <feof@plt+0x6488>  // b.any
  4083d4:	str	w8, [x19, #48]
  4083d8:	str	w23, [x19, #52]
  4083dc:	str	w23, [x19]
  4083e0:	mov	w21, w23
  4083e4:	ldr	w8, [x19, #48]
  4083e8:	cmp	w8, w21
  4083ec:	b.eq	4083f4 <feof@plt+0x64a4>  // b.none
  4083f0:	str	w8, [x19]
  4083f4:	mov	w27, #0xffffffff            	// #-1
  4083f8:	mov	w0, w27
  4083fc:	ldp	x20, x19, [sp, #176]
  408400:	ldp	x22, x21, [sp, #160]
  408404:	ldp	x24, x23, [sp, #144]
  408408:	ldp	x26, x25, [sp, #128]
  40840c:	ldp	x28, x27, [sp, #112]
  408410:	ldp	x29, x30, [sp, #96]
  408414:	add	sp, sp, #0xc0
  408418:	ret
  40841c:	mov	x28, x24
  408420:	stur	w25, [x29, #-28]
  408424:	ldp	x24, x25, [sp, #8]
  408428:	ldur	x27, [x29, #-40]
  40842c:	ldr	x8, [sp]
  408430:	b	408448 <feof@plt+0x64f8>
  408434:	ldp	x8, x24, [sp]
  408438:	ldur	x27, [x29, #-40]
  40843c:	ldur	x28, [x29, #-16]
  408440:	ldr	w9, [sp, #28]
  408444:	cbz	x28, 408474 <feof@plt+0x6524>
  408448:	add	x8, x8, #0x1
  40844c:	str	w8, [x19]
  408450:	ldrb	w10, [x26]
  408454:	ldr	w9, [x28, #8]
  408458:	cbz	w10, 4085a0 <feof@plt+0x6650>
  40845c:	ldur	w8, [x29, #-44]
  408460:	cbz	w9, 40860c <feof@plt+0x66bc>
  408464:	ldr	x20, [sp, #40]
  408468:	add	x8, x26, #0x1
  40846c:	str	x8, [x19, #16]
  408470:	b	4085c8 <feof@plt+0x6678>
  408474:	ldr	x26, [sp, #40]
  408478:	ldur	w28, [x29, #-44]
  40847c:	ldur	w8, [x29, #-8]
  408480:	cbz	w8, 4084a4 <feof@plt+0x6554>
  408484:	cmp	w9, #0x2d
  408488:	b.eq	4084a4 <feof@plt+0x6554>  // b.none
  40848c:	ldrb	w1, [x21]
  408490:	mov	x0, x24
  408494:	str	w9, [sp, #28]
  408498:	bl	401bc0 <strchr@plt>
  40849c:	ldr	w9, [sp, #28]
  4084a0:	cbnz	x0, 4084e0 <feof@plt+0x6590>
  4084a4:	cbnz	w28, 40885c <feof@plt+0x690c>
  4084a8:	ldr	w8, [x19]
  4084ac:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  4084b0:	add	x9, x9, #0x241
  4084b4:	str	wzr, [x19, #8]
  4084b8:	add	w8, w8, #0x1
  4084bc:	str	x9, [x19, #32]
  4084c0:	str	w8, [x19]
  4084c4:	b	40871c <feof@plt+0x67cc>
  4084c8:	mov	x0, x24
  4084cc:	mov	w1, w9
  4084d0:	str	w9, [sp, #28]
  4084d4:	bl	401bc0 <strchr@plt>
  4084d8:	ldr	w9, [sp, #28]
  4084dc:	cbz	x0, 4080ec <feof@plt+0x619c>
  4084e0:	add	x8, x21, #0x1
  4084e4:	str	x8, [x26]
  4084e8:	stur	x27, [x29, #-40]
  4084ec:	ldrb	w27, [x21]
  4084f0:	mov	x0, x24
  4084f4:	stur	x8, [x29, #-8]
  4084f8:	mov	w1, w27
  4084fc:	bl	401bc0 <strchr@plt>
  408500:	ldrb	w8, [x21, #1]
  408504:	cbnz	w8, 408510 <feof@plt+0x65c0>
  408508:	add	w22, w22, #0x1
  40850c:	str	w22, [x19]
  408510:	cmp	w27, #0x3a
  408514:	b.eq	408558 <feof@plt+0x6608>  // b.none
  408518:	cbz	x0, 408558 <feof@plt+0x6608>
  40851c:	ldrb	w9, [x0]
  408520:	ldrb	w8, [x0, #1]
  408524:	cmp	w9, #0x57
  408528:	b.ne	408564 <feof@plt+0x6614>  // b.any
  40852c:	cmp	w8, #0x3b
  408530:	b.ne	408564 <feof@plt+0x6614>  // b.any
  408534:	ldur	x9, [x29, #-8]
  408538:	ldrb	w8, [x9]
  40853c:	cbz	w8, 40858c <feof@plt+0x663c>
  408540:	add	w8, w22, #0x1
  408544:	str	x25, [sp, #16]
  408548:	str	x9, [x19, #16]
  40854c:	stur	w8, [x29, #-28]
  408550:	str	w8, [x19]
  408554:	b	40864c <feof@plt+0x66fc>
  408558:	cbnz	w28, 408778 <feof@plt+0x6828>
  40855c:	str	w27, [x19, #8]
  408560:	b	40871c <feof@plt+0x67cc>
  408564:	cmp	w8, #0x3a
  408568:	b.ne	4083f8 <feof@plt+0x64a8>  // b.any
  40856c:	ldur	x10, [x29, #-8]
  408570:	ldrb	w9, [x0, #2]
  408574:	ldrb	w8, [x10]
  408578:	cmp	w9, #0x3a
  40857c:	b.ne	4085f4 <feof@plt+0x66a4>  // b.any
  408580:	cbnz	w8, 4085f8 <feof@plt+0x66a8>
  408584:	str	xzr, [x19, #16]
  408588:	b	408604 <feof@plt+0x66b4>
  40858c:	cmp	w22, w23
  408590:	b.ne	408634 <feof@plt+0x66e4>  // b.any
  408594:	cbnz	w28, 408970 <feof@plt+0x6a20>
  408598:	str	w27, [x19, #8]
  40859c:	b	408848 <feof@plt+0x68f8>
  4085a0:	cmp	w9, #0x1
  4085a4:	ldr	x20, [sp, #40]
  4085a8:	ldur	w9, [x29, #-44]
  4085ac:	b.ne	4085c8 <feof@plt+0x6678>  // b.any
  4085b0:	cmp	w8, w23
  4085b4:	b.ge	40882c <feof@plt+0x68dc>  // b.tcont
  4085b8:	add	w9, w22, #0x2
  4085bc:	str	w9, [x19]
  4085c0:	ldr	x8, [x25, x8, lsl #3]
  4085c4:	b	40846c <feof@plt+0x651c>
  4085c8:	mov	x0, x21
  4085cc:	bl	401b00 <strlen@plt>
  4085d0:	add	x8, x21, x0
  4085d4:	str	x8, [x20]
  4085d8:	cbz	x27, 4085e4 <feof@plt+0x6694>
  4085dc:	ldur	w8, [x29, #-28]
  4085e0:	str	w8, [x27]
  4085e4:	ldr	x8, [x28, #16]
  4085e8:	ldr	w27, [x28, #24]
  4085ec:	cbnz	x8, 408820 <feof@plt+0x68d0>
  4085f0:	b	4083f8 <feof@plt+0x64a8>
  4085f4:	cbz	w8, 4087ac <feof@plt+0x685c>
  4085f8:	add	w8, w22, #0x1
  4085fc:	str	x10, [x19, #16]
  408600:	str	w8, [x19]
  408604:	str	xzr, [x26]
  408608:	b	4083f8 <feof@plt+0x64a8>
  40860c:	cbnz	w8, 408940 <feof@plt+0x69f0>
  408610:	ldr	x20, [x19, #32]
  408614:	mov	x0, x20
  408618:	bl	401b00 <strlen@plt>
  40861c:	add	x8, x20, x0
  408620:	str	x8, [x19, #32]
  408624:	ldr	w8, [x28, #24]
  408628:	mov	w27, #0x3f                  	// #63
  40862c:	str	w8, [x19, #8]
  408630:	b	4083f8 <feof@plt+0x64a8>
  408634:	add	w8, w22, #0x1
  408638:	str	w8, [x19]
  40863c:	ldr	x9, [x25, w22, sxtw #3]
  408640:	stur	w8, [x29, #-28]
  408644:	str	x25, [sp, #16]
  408648:	str	x9, [x19, #16]
  40864c:	mov	x25, x9
  408650:	str	x9, [x26]
  408654:	ldrb	w21, [x25]
  408658:	cbz	w21, 40866c <feof@plt+0x671c>
  40865c:	cmp	w21, #0x3d
  408660:	b.eq	40866c <feof@plt+0x671c>  // b.none
  408664:	add	x25, x25, #0x1
  408668:	b	408654 <feof@plt+0x6704>
  40866c:	ldr	x27, [x20]
  408670:	cbz	x27, 40876c <feof@plt+0x681c>
  408674:	str	x26, [sp, #40]
  408678:	sub	x26, x25, x9
  40867c:	stur	w28, [x29, #-44]
  408680:	str	x24, [sp, #8]
  408684:	mov	w24, wzr
  408688:	mov	w28, wzr
  40868c:	mov	x22, x9
  408690:	and	x8, x26, #0xffffffff
  408694:	stur	wzr, [x29, #-16]
  408698:	stur	xzr, [x29, #-8]
  40869c:	stur	x8, [x29, #-24]
  4086a0:	mov	x0, x27
  4086a4:	mov	x1, x22
  4086a8:	mov	x2, x26
  4086ac:	bl	401d00 <strncmp@plt>
  4086b0:	cbnz	w0, 4086e8 <feof@plt+0x6798>
  4086b4:	mov	x0, x27
  4086b8:	bl	401b00 <strlen@plt>
  4086bc:	ldur	x8, [x29, #-24]
  4086c0:	cmp	x8, x0
  4086c4:	b.eq	408724 <feof@plt+0x67d4>  // b.none
  4086c8:	ldur	x8, [x29, #-8]
  4086cc:	cmp	x8, #0x0
  4086d0:	csel	x8, x20, x8, eq  // eq = none
  4086d4:	stur	x8, [x29, #-8]
  4086d8:	ldur	w8, [x29, #-16]
  4086dc:	csinc	w28, w28, wzr, eq  // eq = none
  4086e0:	csel	w8, w24, w8, eq  // eq = none
  4086e4:	stur	w8, [x29, #-16]
  4086e8:	ldr	x27, [x20, #32]!
  4086ec:	add	w24, w24, #0x1
  4086f0:	cbnz	x27, 4086a0 <feof@plt+0x6750>
  4086f4:	cbz	w28, 408738 <feof@plt+0x67e8>
  4086f8:	ldur	w8, [x29, #-44]
  4086fc:	cbnz	w8, 408910 <feof@plt+0x69c0>
  408700:	ldur	w21, [x29, #-28]
  408704:	mov	x0, x22
  408708:	bl	401b00 <strlen@plt>
  40870c:	add	x8, x22, x0
  408710:	add	w9, w21, #0x1
  408714:	str	x8, [x19, #32]
  408718:	str	w9, [x19]
  40871c:	mov	w27, #0x3f                  	// #63
  408720:	b	4083f8 <feof@plt+0x64a8>
  408724:	mov	x27, x20
  408728:	ldr	x20, [sp, #8]
  40872c:	ldr	x26, [sp, #40]
  408730:	ldur	w9, [x29, #-44]
  408734:	b	408750 <feof@plt+0x6800>
  408738:	ldr	x20, [sp, #8]
  40873c:	ldr	x26, [sp, #40]
  408740:	ldur	w9, [x29, #-44]
  408744:	ldur	x27, [x29, #-8]
  408748:	ldur	w24, [x29, #-16]
  40874c:	cbz	x27, 40876c <feof@plt+0x681c>
  408750:	ldr	w8, [x27, #8]
  408754:	cbz	w21, 4087d0 <feof@plt+0x6880>
  408758:	ldur	x21, [x29, #-40]
  40875c:	cbz	w8, 408884 <feof@plt+0x6934>
  408760:	add	x8, x25, #0x1
  408764:	str	x8, [x19, #16]
  408768:	b	4087fc <feof@plt+0x68ac>
  40876c:	str	xzr, [x26]
  408770:	mov	w27, #0x57                  	// #87
  408774:	b	4083f8 <feof@plt+0x64a8>
  408778:	ldr	w8, [x19, #44]
  40877c:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408780:	ldr	x0, [x9, #3824]
  408784:	ldr	x2, [x25]
  408788:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  40878c:	adrp	x10, 40c000 <_ZdlPvm@@Base+0x2178>
  408790:	add	x9, x9, #0xcbf
  408794:	add	x10, x10, #0xcd9
  408798:	cmp	w8, #0x0
  40879c:	csel	x1, x10, x9, eq  // eq = none
  4087a0:	mov	w3, w27
  4087a4:	bl	401b10 <fprintf@plt>
  4087a8:	b	40855c <feof@plt+0x660c>
  4087ac:	cmp	w22, w23
  4087b0:	b.ne	4088c4 <feof@plt+0x6974>  // b.any
  4087b4:	cbnz	w28, 4089f4 <feof@plt+0x6aa4>
  4087b8:	str	w27, [x19, #8]
  4087bc:	ldrb	w8, [x24]
  4087c0:	mov	w9, #0x3f                  	// #63
  4087c4:	cmp	w8, #0x3a
  4087c8:	csel	w27, w8, w9, eq  // eq = none
  4087cc:	b	408604 <feof@plt+0x66b4>
  4087d0:	ldur	x21, [x29, #-40]
  4087d4:	cmp	w8, #0x1
  4087d8:	b.ne	4087fc <feof@plt+0x68ac>  // b.any
  4087dc:	ldur	w10, [x29, #-28]
  4087e0:	cmp	w10, w23
  4087e4:	b.ge	4088f4 <feof@plt+0x69a4>  // b.tcont
  4087e8:	add	w8, w10, #0x1
  4087ec:	str	w8, [x19]
  4087f0:	ldr	x8, [sp, #16]
  4087f4:	ldr	x8, [x8, w10, sxtw #3]
  4087f8:	b	408764 <feof@plt+0x6814>
  4087fc:	mov	x0, x22
  408800:	bl	401b00 <strlen@plt>
  408804:	add	x8, x22, x0
  408808:	str	x8, [x26]
  40880c:	cbz	x21, 408814 <feof@plt+0x68c4>
  408810:	str	w24, [x21]
  408814:	ldr	x8, [x27, #16]
  408818:	ldr	w27, [x27, #24]
  40881c:	cbz	x8, 4083f8 <feof@plt+0x64a8>
  408820:	str	w27, [x8]
  408824:	mov	w27, wzr
  408828:	b	4083f8 <feof@plt+0x64a8>
  40882c:	cbnz	w9, 4089a8 <feof@plt+0x6a58>
  408830:	mov	x0, x21
  408834:	bl	401b00 <strlen@plt>
  408838:	add	x8, x21, x0
  40883c:	str	x8, [x19, #32]
  408840:	ldr	w8, [x28, #24]
  408844:	str	w8, [x19, #8]
  408848:	ldrb	w8, [x24]
  40884c:	cmp	w8, #0x3a
  408850:	mov	w9, #0x3f                  	// #63
  408854:	csel	w27, w8, w9, eq  // eq = none
  408858:	b	4083f8 <feof@plt+0x64a8>
  40885c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408860:	ldr	x0, [x8, #3824]
  408864:	ldr	x2, [x25]
  408868:	cmp	w9, #0x2d
  40886c:	b.ne	4088d8 <feof@plt+0x6988>  // b.any
  408870:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408874:	add	x1, x1, #0xc7f
  408878:	mov	x3, x21
  40887c:	bl	401b10 <fprintf@plt>
  408880:	b	4084a8 <feof@plt+0x6558>
  408884:	cbnz	w9, 4089cc <feof@plt+0x6a7c>
  408888:	mov	x0, x22
  40888c:	bl	401b00 <strlen@plt>
  408890:	add	x8, x22, x0
  408894:	str	x8, [x26]
  408898:	b	40871c <feof@plt+0x67cc>
  40889c:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4088a0:	ldr	x0, [x8, #3824]
  4088a4:	ldr	x2, [x25]
  4088a8:	ldr	x3, [sp, #32]
  4088ac:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4088b0:	add	x1, x1, #0xbe1
  4088b4:	bl	401b10 <fprintf@plt>
  4088b8:	ldr	x21, [x19, #32]
  4088bc:	ldr	w22, [x19]
  4088c0:	b	4083b4 <feof@plt+0x6464>
  4088c4:	add	w8, w22, #0x1
  4088c8:	str	w8, [x19]
  4088cc:	ldr	x8, [x25, w22, sxtw #3]
  4088d0:	str	x8, [x19, #16]
  4088d4:	b	408604 <feof@plt+0x66b4>
  4088d8:	ldr	x8, [sp, #32]
  4088dc:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4088e0:	add	x1, x1, #0xc9f
  4088e4:	mov	x4, x21
  4088e8:	ldrb	w3, [x8]
  4088ec:	bl	401b10 <fprintf@plt>
  4088f0:	b	4084a8 <feof@plt+0x6558>
  4088f4:	cbnz	w9, 408a14 <feof@plt+0x6ac4>
  4088f8:	mov	x0, x22
  4088fc:	bl	401b00 <strlen@plt>
  408900:	add	x8, x22, x0
  408904:	str	x8, [x26]
  408908:	ldrb	w8, [x20]
  40890c:	b	40884c <feof@plt+0x68fc>
  408910:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408914:	ldr	x9, [sp, #16]
  408918:	ldr	x0, [x8, #3824]
  40891c:	ldur	w8, [x29, #-28]
  408920:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408924:	ldr	x2, [x9]
  408928:	add	x1, x1, #0xd1a
  40892c:	ldr	x3, [x9, w8, sxtw #3]
  408930:	bl	401b10 <fprintf@plt>
  408934:	ldr	x22, [x19, #32]
  408938:	ldr	w21, [x19]
  40893c:	b	408704 <feof@plt+0x67b4>
  408940:	ldr	x10, [sp, #32]
  408944:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408948:	ldr	x0, [x9, #3824]
  40894c:	ldr	x2, [x25]
  408950:	ldrb	w8, [x10, #1]
  408954:	cmp	w8, #0x2d
  408958:	b.ne	408990 <feof@plt+0x6a40>  // b.any
  40895c:	ldr	x3, [x28]
  408960:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408964:	add	x1, x1, #0xbff
  408968:	bl	401b10 <fprintf@plt>
  40896c:	b	408610 <feof@plt+0x66c0>
  408970:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408974:	ldr	x0, [x8, #3824]
  408978:	ldr	x2, [x25]
  40897c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408980:	add	x1, x1, #0xcf3
  408984:	mov	w3, w27
  408988:	bl	401b10 <fprintf@plt>
  40898c:	b	408598 <feof@plt+0x6648>
  408990:	ldrb	w3, [x10]
  408994:	ldr	x4, [x28]
  408998:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  40899c:	add	x1, x1, #0xc2c
  4089a0:	bl	401b10 <fprintf@plt>
  4089a4:	b	408610 <feof@plt+0x66c0>
  4089a8:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4089ac:	ldr	x0, [x8, #3824]
  4089b0:	ldr	x2, [x25]
  4089b4:	ldr	x3, [sp, #32]
  4089b8:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4089bc:	add	x1, x1, #0xc59
  4089c0:	bl	401b10 <fprintf@plt>
  4089c4:	ldr	x21, [x20]
  4089c8:	b	408830 <feof@plt+0x68e0>
  4089cc:	ldr	x9, [sp, #16]
  4089d0:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4089d4:	ldr	x0, [x8, #3824]
  4089d8:	ldr	x3, [x27]
  4089dc:	ldr	x2, [x9]
  4089e0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  4089e4:	add	x1, x1, #0xd3b
  4089e8:	bl	401b10 <fprintf@plt>
  4089ec:	ldr	x22, [x26]
  4089f0:	b	408888 <feof@plt+0x6938>
  4089f4:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4089f8:	ldr	x0, [x8, #3824]
  4089fc:	ldr	x2, [x25]
  408a00:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408a04:	add	x1, x1, #0xcf3
  408a08:	mov	w3, w27
  408a0c:	bl	401b10 <fprintf@plt>
  408a10:	b	4087b8 <feof@plt+0x6868>
  408a14:	ldr	x9, [sp, #16]
  408a18:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  408a1c:	ldr	x0, [x8, #3824]
  408a20:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408a24:	ldr	x2, [x9]
  408a28:	add	x9, x9, w10, sxtw #3
  408a2c:	ldur	x3, [x9, #-8]
  408a30:	add	x1, x1, #0xc59
  408a34:	bl	401b10 <fprintf@plt>
  408a38:	ldr	x22, [x26]
  408a3c:	b	4088f8 <feof@plt+0x69a8>
  408a40:	ldp	w9, w11, [x1, #48]
  408a44:	ldr	w8, [x1]
  408a48:	sxtw	x10, w11
  408a4c:	cmp	w8, w11
  408a50:	b.le	408aec <feof@plt+0x6b9c>
  408a54:	cmp	w9, w11
  408a58:	b.ge	408aec <feof@plt+0x6b9c>  // b.tcont
  408a5c:	add	x11, x0, x10, lsl #3
  408a60:	mov	w12, w9
  408a64:	mov	w13, w8
  408a68:	sub	w14, w13, w10
  408a6c:	sub	w15, w10, w12
  408a70:	cmp	w14, w15
  408a74:	b.le	408aac <feof@plt+0x6b5c>
  408a78:	cmp	w15, #0x1
  408a7c:	sub	w13, w13, w15
  408a80:	b.lt	408adc <feof@plt+0x6b8c>  // b.tstop
  408a84:	mov	w14, w15
  408a88:	add	x15, x0, w13, sxtw #3
  408a8c:	add	x16, x0, w12, sxtw #3
  408a90:	ldr	x17, [x15]
  408a94:	ldr	x18, [x16]
  408a98:	subs	x14, x14, #0x1
  408a9c:	str	x17, [x16], #8
  408aa0:	str	x18, [x15], #8
  408aa4:	b.ne	408a90 <feof@plt+0x6b40>  // b.any
  408aa8:	b	408adc <feof@plt+0x6b8c>
  408aac:	cmp	w14, #0x1
  408ab0:	b.lt	408ad8 <feof@plt+0x6b88>  // b.tstop
  408ab4:	sub	w15, w13, w10
  408ab8:	add	x16, x0, w12, sxtw #3
  408abc:	mov	x17, x11
  408ac0:	ldr	x18, [x17]
  408ac4:	ldr	x2, [x16]
  408ac8:	subs	x15, x15, #0x1
  408acc:	str	x18, [x16], #8
  408ad0:	str	x2, [x17], #8
  408ad4:	b.ne	408ac0 <feof@plt+0x6b70>  // b.any
  408ad8:	add	w12, w12, w14
  408adc:	cmp	w13, w10
  408ae0:	b.le	408aec <feof@plt+0x6b9c>
  408ae4:	cmp	w10, w12
  408ae8:	b.gt	408a68 <feof@plt+0x6b18>
  408aec:	sub	w9, w9, w10
  408af0:	add	w9, w9, w8
  408af4:	stp	w9, w8, [x1, #48]
  408af8:	ret
  408afc:	stp	x29, x30, [sp, #-32]!
  408b00:	stp	x20, x19, [sp, #16]
  408b04:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  408b08:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  408b0c:	ldr	w9, [x20, #700]
  408b10:	ldr	w8, [x8, #704]
  408b14:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x110>
  408b18:	add	x19, x19, #0x60
  408b1c:	mov	x7, x19
  408b20:	mov	x29, sp
  408b24:	stp	w9, w8, [x19]
  408b28:	bl	408040 <feof@plt+0x60f0>
  408b2c:	ldr	w8, [x19]
  408b30:	ldr	x9, [x19, #16]
  408b34:	ldr	w11, [x19, #8]
  408b38:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x2110>
  408b3c:	str	w8, [x20, #700]
  408b40:	ldp	x20, x19, [sp, #16]
  408b44:	adrp	x12, 420000 <_Znam@GLIBCXX_3.4>
  408b48:	str	x9, [x10, #32]
  408b4c:	str	w11, [x12, #708]
  408b50:	ldp	x29, x30, [sp], #32
  408b54:	ret
  408b58:	stp	x29, x30, [sp, #-32]!
  408b5c:	stp	x20, x19, [sp, #16]
  408b60:	adrp	x20, 420000 <_Znam@GLIBCXX_3.4>
  408b64:	adrp	x8, 420000 <_Znam@GLIBCXX_3.4>
  408b68:	ldr	w9, [x20, #700]
  408b6c:	ldr	w8, [x8, #704]
  408b70:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x110>
  408b74:	add	x19, x19, #0x60
  408b78:	mov	w6, #0x1                   	// #1
  408b7c:	mov	x3, xzr
  408b80:	mov	x4, xzr
  408b84:	mov	w5, wzr
  408b88:	mov	x7, x19
  408b8c:	mov	x29, sp
  408b90:	stp	w9, w8, [x19]
  408b94:	bl	408040 <feof@plt+0x60f0>
  408b98:	ldr	w8, [x19]
  408b9c:	ldr	x9, [x19, #16]
  408ba0:	ldr	w11, [x19, #8]
  408ba4:	adrp	x10, 424000 <stderr@@GLIBC_2.17+0x2110>
  408ba8:	str	w8, [x20, #700]
  408bac:	ldp	x20, x19, [sp, #16]
  408bb0:	adrp	x12, 420000 <_Znam@GLIBCXX_3.4>
  408bb4:	str	x9, [x10, #32]
  408bb8:	str	w11, [x12, #708]
  408bbc:	ldp	x29, x30, [sp], #32
  408bc0:	ret
  408bc4:	mov	w5, wzr
  408bc8:	mov	w6, wzr
  408bcc:	b	408afc <feof@plt+0x6bac>
  408bd0:	mov	x7, x5
  408bd4:	mov	w5, wzr
  408bd8:	mov	w6, wzr
  408bdc:	b	408040 <feof@plt+0x60f0>
  408be0:	mov	w5, #0x1                   	// #1
  408be4:	mov	w6, wzr
  408be8:	b	408afc <feof@plt+0x6bac>
  408bec:	mov	x7, x5
  408bf0:	mov	w5, #0x1                   	// #1
  408bf4:	mov	w6, wzr
  408bf8:	b	408040 <feof@plt+0x60f0>
  408bfc:	stp	xzr, xzr, [x0]
  408c00:	ret
  408c04:	stp	x29, x30, [sp, #-32]!
  408c08:	stp	x20, x19, [sp, #16]
  408c0c:	mov	x29, sp
  408c10:	mov	w8, #0x11                  	// #17
  408c14:	mov	x19, x0
  408c18:	str	w8, [x0, #8]
  408c1c:	mov	w0, #0x110                 	// #272
  408c20:	bl	401a60 <_Znam@plt>
  408c24:	mov	w2, #0x110                 	// #272
  408c28:	mov	w1, wzr
  408c2c:	mov	x20, x0
  408c30:	bl	401bb0 <memset@plt>
  408c34:	str	x20, [x19]
  408c38:	str	wzr, [x19, #12]
  408c3c:	ldp	x20, x19, [sp, #16]
  408c40:	ldp	x29, x30, [sp], #32
  408c44:	ret
  408c48:	stp	x29, x30, [sp, #-48]!
  408c4c:	stp	x20, x19, [sp, #32]
  408c50:	mov	x19, x0
  408c54:	ldr	w8, [x0, #8]
  408c58:	ldr	x0, [x0]
  408c5c:	str	x21, [sp, #16]
  408c60:	mov	x29, sp
  408c64:	cbz	w8, 408c90 <feof@plt+0x6d40>
  408c68:	mov	x20, xzr
  408c6c:	mov	x21, xzr
  408c70:	ldr	x0, [x0, x20]
  408c74:	bl	401ba0 <free@plt>
  408c78:	ldr	w8, [x19, #8]
  408c7c:	ldr	x0, [x19]
  408c80:	add	x21, x21, #0x1
  408c84:	add	x20, x20, #0x10
  408c88:	cmp	x21, x8
  408c8c:	b.cc	408c70 <feof@plt+0x6d20>  // b.lo, b.ul, b.last
  408c90:	cbz	x0, 408ca4 <feof@plt+0x6d54>
  408c94:	ldp	x20, x19, [sp, #32]
  408c98:	ldr	x21, [sp, #16]
  408c9c:	ldp	x29, x30, [sp], #48
  408ca0:	b	401da0 <_ZdaPv@plt>
  408ca4:	ldp	x20, x19, [sp, #32]
  408ca8:	ldr	x21, [sp, #16]
  408cac:	ldp	x29, x30, [sp], #48
  408cb0:	ret
  408cb4:	stp	x29, x30, [sp, #-96]!
  408cb8:	stp	x28, x27, [sp, #16]
  408cbc:	stp	x26, x25, [sp, #32]
  408cc0:	stp	x24, x23, [sp, #48]
  408cc4:	stp	x22, x21, [sp, #64]
  408cc8:	stp	x20, x19, [sp, #80]
  408ccc:	mov	x29, sp
  408cd0:	mov	x19, x2
  408cd4:	mov	x21, x1
  408cd8:	mov	x20, x0
  408cdc:	cbnz	x1, 408cf0 <feof@plt+0x6da0>
  408ce0:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408ce4:	add	x1, x1, #0xd79
  408ce8:	mov	w0, #0x1f                  	// #31
  408cec:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  408cf0:	mov	x0, x21
  408cf4:	bl	40a120 <_ZdlPvm@@Base+0x298>
  408cf8:	ldr	w24, [x20, #8]
  408cfc:	ldr	x22, [x20]
  408d00:	mov	x23, x0
  408d04:	udiv	x8, x0, x24
  408d08:	msub	x27, x8, x24, x0
  408d0c:	lsl	x8, x27, #4
  408d10:	ldr	x25, [x22, x8]
  408d14:	cbz	x25, 408d60 <feof@plt+0x6e10>
  408d18:	mov	x0, x25
  408d1c:	mov	x1, x21
  408d20:	bl	401e40 <strcmp@plt>
  408d24:	cbz	w0, 408d54 <feof@plt+0x6e04>
  408d28:	cmp	w27, #0x0
  408d2c:	csel	w8, w24, w27, eq  // eq = none
  408d30:	sub	w27, w8, #0x1
  408d34:	lsl	x8, x27, #4
  408d38:	ldr	x25, [x22, x8]
  408d3c:	cbz	x25, 408d60 <feof@plt+0x6e10>
  408d40:	mov	x0, x25
  408d44:	mov	x1, x21
  408d48:	bl	401e40 <strcmp@plt>
  408d4c:	cbnz	w0, 408d28 <feof@plt+0x6dd8>
  408d50:	mov	w27, w27
  408d54:	add	x8, x22, x27, lsl #4
  408d58:	str	x19, [x8, #8]
  408d5c:	b	408ea8 <feof@plt+0x6f58>
  408d60:	cbz	x19, 408e60 <feof@plt+0x6f10>
  408d64:	ldr	w8, [x20, #12]
  408d68:	cmp	w24, w8, lsl #2
  408d6c:	b.hi	408e74 <feof@plt+0x6f24>  // b.pmore
  408d70:	mov	w0, w24
  408d74:	bl	40a18c <_ZdlPvm@@Base+0x304>
  408d78:	mov	w28, w0
  408d7c:	lsl	x27, x28, #4
  408d80:	mov	w25, w0
  408d84:	str	w0, [x20, #8]
  408d88:	mov	x0, x27
  408d8c:	bl	401a60 <_Znam@plt>
  408d90:	mov	x26, x0
  408d94:	cbz	w25, 408da8 <feof@plt+0x6e58>
  408d98:	mov	x0, x26
  408d9c:	mov	w1, wzr
  408da0:	mov	x2, x27
  408da4:	bl	401bb0 <memset@plt>
  408da8:	str	x26, [x20]
  408dac:	cbz	w24, 408e3c <feof@plt+0x6eec>
  408db0:	mov	x25, xzr
  408db4:	add	x26, x22, x25, lsl #4
  408db8:	ldr	x0, [x26]
  408dbc:	cbz	x0, 408e24 <feof@plt+0x6ed4>
  408dc0:	mov	x27, x26
  408dc4:	ldr	x8, [x27, #8]!
  408dc8:	cbz	x8, 408e20 <feof@plt+0x6ed0>
  408dcc:	bl	40a120 <_ZdlPvm@@Base+0x298>
  408dd0:	ldr	w10, [x20, #8]
  408dd4:	ldr	x8, [x20]
  408dd8:	udiv	x9, x0, x10
  408ddc:	msub	x9, x9, x10, x0
  408de0:	add	x11, x8, x9, lsl #4
  408de4:	ldr	x12, [x11]
  408de8:	cbz	x12, 408e08 <feof@plt+0x6eb8>
  408dec:	cmp	w9, #0x0
  408df0:	csel	w9, w10, w9, eq  // eq = none
  408df4:	sub	w9, w9, #0x1
  408df8:	add	x11, x8, w9, uxtw #4
  408dfc:	ldr	x12, [x11]
  408e00:	cbnz	x12, 408dec <feof@plt+0x6e9c>
  408e04:	mov	w9, w9
  408e08:	ldr	x10, [x26]
  408e0c:	add	x8, x8, x9, lsl #4
  408e10:	str	x10, [x11]
  408e14:	ldr	x10, [x27]
  408e18:	str	x10, [x8, #8]
  408e1c:	b	408e24 <feof@plt+0x6ed4>
  408e20:	bl	401ba0 <free@plt>
  408e24:	add	x25, x25, #0x1
  408e28:	cmp	x25, x24
  408e2c:	b.ne	408db4 <feof@plt+0x6e64>  // b.any
  408e30:	ldr	w28, [x20, #8]
  408e34:	ldr	x26, [x20]
  408e38:	mov	w25, w28
  408e3c:	udiv	x8, x23, x28
  408e40:	msub	x27, x8, x28, x23
  408e44:	lsl	x8, x27, #4
  408e48:	ldr	x8, [x26, x8]
  408e4c:	cbz	x8, 408e68 <feof@plt+0x6f18>
  408e50:	cmp	w27, #0x0
  408e54:	csel	w8, w25, w27, eq  // eq = none
  408e58:	sub	w27, w8, #0x1
  408e5c:	b	408e44 <feof@plt+0x6ef4>
  408e60:	mov	x25, xzr
  408e64:	b	408ea8 <feof@plt+0x6f58>
  408e68:	cbz	x22, 408e74 <feof@plt+0x6f24>
  408e6c:	mov	x0, x22
  408e70:	bl	401da0 <_ZdaPv@plt>
  408e74:	mov	x0, x21
  408e78:	bl	401b00 <strlen@plt>
  408e7c:	add	x0, x0, #0x1
  408e80:	bl	401e60 <malloc@plt>
  408e84:	mov	x1, x21
  408e88:	mov	x25, x0
  408e8c:	bl	401c20 <strcpy@plt>
  408e90:	ldr	x8, [x20]
  408e94:	add	x8, x8, w27, uxtw #4
  408e98:	stp	x0, x19, [x8]
  408e9c:	ldr	w8, [x20, #12]
  408ea0:	add	w8, w8, #0x1
  408ea4:	str	w8, [x20, #12]
  408ea8:	mov	x0, x25
  408eac:	ldp	x20, x19, [sp, #80]
  408eb0:	ldp	x22, x21, [sp, #64]
  408eb4:	ldp	x24, x23, [sp, #48]
  408eb8:	ldp	x26, x25, [sp, #32]
  408ebc:	ldp	x28, x27, [sp, #16]
  408ec0:	ldp	x29, x30, [sp], #96
  408ec4:	ret
  408ec8:	stp	x29, x30, [sp, #-48]!
  408ecc:	stp	x22, x21, [sp, #16]
  408ed0:	stp	x20, x19, [sp, #32]
  408ed4:	mov	x29, sp
  408ed8:	mov	x19, x1
  408edc:	mov	x20, x0
  408ee0:	cbnz	x1, 408ef4 <feof@plt+0x6fa4>
  408ee4:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408ee8:	add	x1, x1, #0xd79
  408eec:	mov	w0, #0x1f                  	// #31
  408ef0:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  408ef4:	mov	x0, x19
  408ef8:	bl	40a120 <_ZdlPvm@@Base+0x298>
  408efc:	ldr	w22, [x20, #8]
  408f00:	ldr	x20, [x20]
  408f04:	udiv	x8, x0, x22
  408f08:	msub	x21, x8, x22, x0
  408f0c:	lsl	x8, x21, #4
  408f10:	ldr	x0, [x20, x8]
  408f14:	cbz	x0, 408f54 <feof@plt+0x7004>
  408f18:	mov	x1, x19
  408f1c:	bl	401e40 <strcmp@plt>
  408f20:	cbz	w0, 408f4c <feof@plt+0x6ffc>
  408f24:	cmp	w21, #0x0
  408f28:	csel	w8, w22, w21, eq  // eq = none
  408f2c:	sub	w21, w8, #0x1
  408f30:	lsl	x8, x21, #4
  408f34:	ldr	x0, [x20, x8]
  408f38:	cbz	x0, 408f54 <feof@plt+0x7004>
  408f3c:	mov	x1, x19
  408f40:	bl	401e40 <strcmp@plt>
  408f44:	cbnz	w0, 408f24 <feof@plt+0x6fd4>
  408f48:	mov	w21, w21
  408f4c:	add	x8, x20, x21, lsl #4
  408f50:	ldr	x0, [x8, #8]
  408f54:	ldp	x20, x19, [sp, #32]
  408f58:	ldp	x22, x21, [sp, #16]
  408f5c:	ldp	x29, x30, [sp], #48
  408f60:	ret
  408f64:	stp	x29, x30, [sp, #-80]!
  408f68:	str	x25, [sp, #16]
  408f6c:	stp	x24, x23, [sp, #32]
  408f70:	stp	x22, x21, [sp, #48]
  408f74:	stp	x20, x19, [sp, #64]
  408f78:	mov	x29, sp
  408f7c:	ldr	x21, [x1]
  408f80:	mov	x19, x1
  408f84:	mov	x20, x0
  408f88:	cbnz	x21, 408f9c <feof@plt+0x704c>
  408f8c:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  408f90:	add	x1, x1, #0xd79
  408f94:	mov	w0, #0x1f                  	// #31
  408f98:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  408f9c:	mov	x0, x21
  408fa0:	bl	40a120 <_ZdlPvm@@Base+0x298>
  408fa4:	ldr	w24, [x20, #8]
  408fa8:	ldr	x25, [x20]
  408fac:	udiv	x8, x0, x24
  408fb0:	msub	x23, x8, x24, x0
  408fb4:	lsl	x8, x23, #4
  408fb8:	ldr	x22, [x25, x8]
  408fbc:	cbz	x22, 409010 <feof@plt+0x70c0>
  408fc0:	mov	x0, x22
  408fc4:	mov	x1, x21
  408fc8:	bl	401e40 <strcmp@plt>
  408fcc:	cbz	w0, 408ffc <feof@plt+0x70ac>
  408fd0:	cmp	w23, #0x0
  408fd4:	csel	w8, w24, w23, eq  // eq = none
  408fd8:	sub	w23, w8, #0x1
  408fdc:	lsl	x8, x23, #4
  408fe0:	ldr	x22, [x25, x8]
  408fe4:	cbz	x22, 409010 <feof@plt+0x70c0>
  408fe8:	mov	x0, x22
  408fec:	mov	x1, x21
  408ff0:	bl	401e40 <strcmp@plt>
  408ff4:	cbnz	w0, 408fd0 <feof@plt+0x7080>
  408ff8:	mov	w23, w23
  408ffc:	str	x22, [x19]
  409000:	ldr	x8, [x20]
  409004:	add	x8, x8, x23, lsl #4
  409008:	ldr	x0, [x8, #8]
  40900c:	b	409014 <feof@plt+0x70c4>
  409010:	mov	x0, xzr
  409014:	ldp	x20, x19, [sp, #64]
  409018:	ldp	x22, x21, [sp, #48]
  40901c:	ldp	x24, x23, [sp, #32]
  409020:	ldr	x25, [sp, #16]
  409024:	ldp	x29, x30, [sp], #80
  409028:	ret
  40902c:	str	x1, [x0]
  409030:	str	wzr, [x0, #8]
  409034:	ret
  409038:	ldr	x10, [x0]
  40903c:	ldr	w8, [x0, #8]
  409040:	ldr	w9, [x10, #8]
  409044:	cmp	w8, w9
  409048:	b.cs	409070 <feof@plt+0x7120>  // b.hs, b.nlast
  40904c:	ldr	x10, [x10]
  409050:	add	x11, x10, x8, lsl #4
  409054:	ldr	x12, [x11]
  409058:	cbnz	x12, 409078 <feof@plt+0x7128>
  40905c:	add	x8, x8, #0x1
  409060:	cmp	w9, w8
  409064:	add	x11, x11, #0x10
  409068:	str	w8, [x0, #8]
  40906c:	b.ne	409054 <feof@plt+0x7104>  // b.any
  409070:	mov	w0, wzr
  409074:	ret
  409078:	str	x12, [x1]
  40907c:	add	x9, x10, w8, uxtw #4
  409080:	ldr	x9, [x9, #8]
  409084:	add	w8, w8, #0x1
  409088:	str	x9, [x2]
  40908c:	str	w8, [x0, #8]
  409090:	mov	w0, #0x1                   	// #1
  409094:	ret
  409098:	stp	x29, x30, [sp, #-48]!
  40909c:	str	x21, [sp, #16]
  4090a0:	stp	x20, x19, [sp, #32]
  4090a4:	mov	x29, sp
  4090a8:	adrp	x21, 420000 <_Znam@GLIBCXX_3.4>
  4090ac:	adrp	x19, 422000 <stderr@@GLIBC_2.17+0x110>
  4090b0:	mov	x20, #0xffffffffffffe500    	// #-6912
  4090b4:	add	x21, x21, #0x2c8
  4090b8:	add	x19, x19, #0x98
  4090bc:	mov	w0, #0x8                   	// #8
  4090c0:	bl	401a60 <_Znam@plt>
  4090c4:	add	x8, x21, x20
  4090c8:	ldr	x9, [x8, #6920]
  4090cc:	ldr	x1, [x8, #6912]
  4090d0:	mov	x2, x0
  4090d4:	str	x9, [x0]
  4090d8:	mov	x0, x19
  4090dc:	bl	408cb4 <feof@plt+0x6d64>
  4090e0:	adds	x20, x20, #0x10
  4090e4:	b.ne	4090bc <feof@plt+0x716c>  // b.any
  4090e8:	ldp	x20, x19, [sp, #32]
  4090ec:	ldr	x21, [sp, #16]
  4090f0:	ldp	x29, x30, [sp], #48
  4090f4:	ret
  4090f8:	stp	x29, x30, [sp, #-16]!
  4090fc:	mov	x29, sp
  409100:	mov	x1, x0
  409104:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  409108:	add	x0, x0, #0x98
  40910c:	bl	408ec8 <feof@plt+0x6f78>
  409110:	cbz	x0, 409118 <feof@plt+0x71c8>
  409114:	ldr	x0, [x0]
  409118:	ldp	x29, x30, [sp], #16
  40911c:	ret
  409120:	mov	w8, w0
  409124:	tbnz	w0, #31, 40916c <feof@plt+0x721c>
  409128:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  40912c:	mov	w9, #0x6667                	// #26215
  409130:	add	x0, x0, #0xbc
  409134:	movk	w9, #0x6666, lsl #16
  409138:	mov	w10, #0xa                   	// #10
  40913c:	smull	x11, w8, w9
  409140:	lsr	x13, x11, #63
  409144:	asr	x11, x11, #34
  409148:	add	w11, w11, w13
  40914c:	add	w12, w8, #0x9
  409150:	msub	w8, w11, w10, w8
  409154:	add	w8, w8, #0x30
  409158:	cmp	w12, #0x12
  40915c:	strb	w8, [x0, #-1]!
  409160:	mov	w8, w11
  409164:	b.hi	40913c <feof@plt+0x71ec>  // b.pmore
  409168:	ret
  40916c:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  409170:	mov	w9, #0x6667                	// #26215
  409174:	add	x0, x0, #0xbb
  409178:	movk	w9, #0x6666, lsl #16
  40917c:	mov	w10, #0xa                   	// #10
  409180:	smull	x11, w8, w9
  409184:	lsr	x13, x11, #63
  409188:	asr	x11, x11, #34
  40918c:	neg	w12, w8
  409190:	add	w11, w11, w13
  409194:	madd	w12, w11, w10, w12
  409198:	add	w8, w8, #0x9
  40919c:	add	w12, w12, #0x30
  4091a0:	cmp	w8, #0x12
  4091a4:	strb	w12, [x0], #-1
  4091a8:	mov	w8, w11
  4091ac:	b.hi	409180 <feof@plt+0x7230>  // b.pmore
  4091b0:	mov	w8, #0x2d                  	// #45
  4091b4:	strb	w8, [x0]
  4091b8:	ret
  4091bc:	mov	w8, w0
  4091c0:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  4091c4:	mov	w9, #0xcccd                	// #52429
  4091c8:	add	x0, x0, #0xd1
  4091cc:	movk	w9, #0xcccc, lsl #16
  4091d0:	mov	w10, #0xa                   	// #10
  4091d4:	umull	x11, w8, w9
  4091d8:	lsr	x11, x11, #35
  4091dc:	msub	w12, w11, w10, w8
  4091e0:	orr	w12, w12, #0x30
  4091e4:	cmp	w8, #0x9
  4091e8:	strb	w12, [x0, #-1]!
  4091ec:	mov	w8, w11
  4091f0:	b.hi	4091d4 <feof@plt+0x7284>  // b.pmore
  4091f4:	ret
  4091f8:	stp	xzr, xzr, [x0]
  4091fc:	ret
  409200:	stp	x29, x30, [sp, #-32]!
  409204:	stp	x20, x19, [sp, #16]
  409208:	mov	x29, sp
  40920c:	mov	w8, #0x11                  	// #17
  409210:	mov	x19, x0
  409214:	str	w8, [x0, #8]
  409218:	mov	w0, #0x110                 	// #272
  40921c:	bl	401a60 <_Znam@plt>
  409220:	mov	w2, #0x110                 	// #272
  409224:	mov	w1, wzr
  409228:	mov	x20, x0
  40922c:	bl	401bb0 <memset@plt>
  409230:	str	x20, [x19]
  409234:	str	wzr, [x19, #12]
  409238:	ldp	x20, x19, [sp, #16]
  40923c:	ldp	x29, x30, [sp], #32
  409240:	ret
  409244:	stp	x29, x30, [sp, #-48]!
  409248:	stp	x20, x19, [sp, #32]
  40924c:	mov	x19, x0
  409250:	ldr	w8, [x0, #8]
  409254:	ldr	x0, [x0]
  409258:	str	x21, [sp, #16]
  40925c:	mov	x29, sp
  409260:	cbz	w8, 40928c <feof@plt+0x733c>
  409264:	mov	x20, xzr
  409268:	mov	x21, xzr
  40926c:	ldr	x0, [x0, x20]
  409270:	bl	401ba0 <free@plt>
  409274:	ldr	w8, [x19, #8]
  409278:	ldr	x0, [x19]
  40927c:	add	x21, x21, #0x1
  409280:	add	x20, x20, #0x10
  409284:	cmp	x21, x8
  409288:	b.cc	40926c <feof@plt+0x731c>  // b.lo, b.ul, b.last
  40928c:	cbz	x0, 4092a0 <feof@plt+0x7350>
  409290:	ldp	x20, x19, [sp, #32]
  409294:	ldr	x21, [sp, #16]
  409298:	ldp	x29, x30, [sp], #48
  40929c:	b	401da0 <_ZdaPv@plt>
  4092a0:	ldp	x20, x19, [sp, #32]
  4092a4:	ldr	x21, [sp, #16]
  4092a8:	ldp	x29, x30, [sp], #48
  4092ac:	ret
  4092b0:	stp	x29, x30, [sp, #-96]!
  4092b4:	stp	x28, x27, [sp, #16]
  4092b8:	stp	x26, x25, [sp, #32]
  4092bc:	stp	x24, x23, [sp, #48]
  4092c0:	stp	x22, x21, [sp, #64]
  4092c4:	stp	x20, x19, [sp, #80]
  4092c8:	mov	x29, sp
  4092cc:	mov	x19, x2
  4092d0:	mov	x21, x1
  4092d4:	mov	x20, x0
  4092d8:	cbnz	x1, 4092ec <feof@plt+0x739c>
  4092dc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  4092e0:	add	x1, x1, #0x9e6
  4092e4:	mov	w0, #0x28                  	// #40
  4092e8:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  4092ec:	mov	x0, x21
  4092f0:	bl	40a120 <_ZdlPvm@@Base+0x298>
  4092f4:	ldr	w24, [x20, #8]
  4092f8:	ldr	x22, [x20]
  4092fc:	mov	x23, x0
  409300:	udiv	x8, x0, x24
  409304:	msub	x27, x8, x24, x0
  409308:	lsl	x8, x27, #4
  40930c:	ldr	x25, [x22, x8]
  409310:	cbz	x25, 40935c <feof@plt+0x740c>
  409314:	mov	x0, x25
  409318:	mov	x1, x21
  40931c:	bl	401e40 <strcmp@plt>
  409320:	cbz	w0, 409350 <feof@plt+0x7400>
  409324:	cmp	w27, #0x0
  409328:	csel	w8, w24, w27, eq  // eq = none
  40932c:	sub	w27, w8, #0x1
  409330:	lsl	x8, x27, #4
  409334:	ldr	x25, [x22, x8]
  409338:	cbz	x25, 40935c <feof@plt+0x740c>
  40933c:	mov	x0, x25
  409340:	mov	x1, x21
  409344:	bl	401e40 <strcmp@plt>
  409348:	cbnz	w0, 409324 <feof@plt+0x73d4>
  40934c:	mov	w27, w27
  409350:	add	x8, x22, x27, lsl #4
  409354:	str	x19, [x8, #8]
  409358:	b	4094a4 <feof@plt+0x7554>
  40935c:	cbz	x19, 40945c <feof@plt+0x750c>
  409360:	ldr	w8, [x20, #12]
  409364:	cmp	w24, w8, lsl #2
  409368:	b.hi	409470 <feof@plt+0x7520>  // b.pmore
  40936c:	mov	w0, w24
  409370:	bl	40a18c <_ZdlPvm@@Base+0x304>
  409374:	mov	w28, w0
  409378:	lsl	x27, x28, #4
  40937c:	mov	w25, w0
  409380:	str	w0, [x20, #8]
  409384:	mov	x0, x27
  409388:	bl	401a60 <_Znam@plt>
  40938c:	mov	x26, x0
  409390:	cbz	w25, 4093a4 <feof@plt+0x7454>
  409394:	mov	x0, x26
  409398:	mov	w1, wzr
  40939c:	mov	x2, x27
  4093a0:	bl	401bb0 <memset@plt>
  4093a4:	str	x26, [x20]
  4093a8:	cbz	w24, 409438 <feof@plt+0x74e8>
  4093ac:	mov	x25, xzr
  4093b0:	add	x26, x22, x25, lsl #4
  4093b4:	ldr	x0, [x26]
  4093b8:	cbz	x0, 409420 <feof@plt+0x74d0>
  4093bc:	mov	x27, x26
  4093c0:	ldr	x8, [x27, #8]!
  4093c4:	cbz	x8, 40941c <feof@plt+0x74cc>
  4093c8:	bl	40a120 <_ZdlPvm@@Base+0x298>
  4093cc:	ldr	w10, [x20, #8]
  4093d0:	ldr	x8, [x20]
  4093d4:	udiv	x9, x0, x10
  4093d8:	msub	x9, x9, x10, x0
  4093dc:	add	x11, x8, x9, lsl #4
  4093e0:	ldr	x12, [x11]
  4093e4:	cbz	x12, 409404 <feof@plt+0x74b4>
  4093e8:	cmp	w9, #0x0
  4093ec:	csel	w9, w10, w9, eq  // eq = none
  4093f0:	sub	w9, w9, #0x1
  4093f4:	add	x11, x8, w9, uxtw #4
  4093f8:	ldr	x12, [x11]
  4093fc:	cbnz	x12, 4093e8 <feof@plt+0x7498>
  409400:	mov	w9, w9
  409404:	ldr	x10, [x26]
  409408:	add	x8, x8, x9, lsl #4
  40940c:	str	x10, [x11]
  409410:	ldr	x10, [x27]
  409414:	str	x10, [x8, #8]
  409418:	b	409420 <feof@plt+0x74d0>
  40941c:	bl	401ba0 <free@plt>
  409420:	add	x25, x25, #0x1
  409424:	cmp	x25, x24
  409428:	b.ne	4093b0 <feof@plt+0x7460>  // b.any
  40942c:	ldr	w28, [x20, #8]
  409430:	ldr	x26, [x20]
  409434:	mov	w25, w28
  409438:	udiv	x8, x23, x28
  40943c:	msub	x27, x8, x28, x23
  409440:	lsl	x8, x27, #4
  409444:	ldr	x8, [x26, x8]
  409448:	cbz	x8, 409464 <feof@plt+0x7514>
  40944c:	cmp	w27, #0x0
  409450:	csel	w8, w25, w27, eq  // eq = none
  409454:	sub	w27, w8, #0x1
  409458:	b	409440 <feof@plt+0x74f0>
  40945c:	mov	x25, xzr
  409460:	b	4094a4 <feof@plt+0x7554>
  409464:	cbz	x22, 409470 <feof@plt+0x7520>
  409468:	mov	x0, x22
  40946c:	bl	401da0 <_ZdaPv@plt>
  409470:	mov	x0, x21
  409474:	bl	401b00 <strlen@plt>
  409478:	add	x0, x0, #0x1
  40947c:	bl	401e60 <malloc@plt>
  409480:	mov	x1, x21
  409484:	mov	x25, x0
  409488:	bl	401c20 <strcpy@plt>
  40948c:	ldr	x8, [x20]
  409490:	add	x8, x8, w27, uxtw #4
  409494:	stp	x0, x19, [x8]
  409498:	ldr	w8, [x20, #12]
  40949c:	add	w8, w8, #0x1
  4094a0:	str	w8, [x20, #12]
  4094a4:	mov	x0, x25
  4094a8:	ldp	x20, x19, [sp, #80]
  4094ac:	ldp	x22, x21, [sp, #64]
  4094b0:	ldp	x24, x23, [sp, #48]
  4094b4:	ldp	x26, x25, [sp, #32]
  4094b8:	ldp	x28, x27, [sp, #16]
  4094bc:	ldp	x29, x30, [sp], #96
  4094c0:	ret
  4094c4:	stp	x29, x30, [sp, #-48]!
  4094c8:	stp	x22, x21, [sp, #16]
  4094cc:	stp	x20, x19, [sp, #32]
  4094d0:	mov	x29, sp
  4094d4:	mov	x19, x1
  4094d8:	mov	x20, x0
  4094dc:	cbnz	x1, 4094f0 <feof@plt+0x75a0>
  4094e0:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  4094e4:	add	x1, x1, #0x9e6
  4094e8:	mov	w0, #0x28                  	// #40
  4094ec:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  4094f0:	mov	x0, x19
  4094f4:	bl	40a120 <_ZdlPvm@@Base+0x298>
  4094f8:	ldr	w22, [x20, #8]
  4094fc:	ldr	x20, [x20]
  409500:	udiv	x8, x0, x22
  409504:	msub	x21, x8, x22, x0
  409508:	lsl	x8, x21, #4
  40950c:	ldr	x0, [x20, x8]
  409510:	cbz	x0, 409550 <feof@plt+0x7600>
  409514:	mov	x1, x19
  409518:	bl	401e40 <strcmp@plt>
  40951c:	cbz	w0, 409548 <feof@plt+0x75f8>
  409520:	cmp	w21, #0x0
  409524:	csel	w8, w22, w21, eq  // eq = none
  409528:	sub	w21, w8, #0x1
  40952c:	lsl	x8, x21, #4
  409530:	ldr	x0, [x20, x8]
  409534:	cbz	x0, 409550 <feof@plt+0x7600>
  409538:	mov	x1, x19
  40953c:	bl	401e40 <strcmp@plt>
  409540:	cbnz	w0, 409520 <feof@plt+0x75d0>
  409544:	mov	w21, w21
  409548:	add	x8, x20, x21, lsl #4
  40954c:	ldr	x0, [x8, #8]
  409550:	ldp	x20, x19, [sp, #32]
  409554:	ldp	x22, x21, [sp, #16]
  409558:	ldp	x29, x30, [sp], #48
  40955c:	ret
  409560:	stp	x29, x30, [sp, #-80]!
  409564:	str	x25, [sp, #16]
  409568:	stp	x24, x23, [sp, #32]
  40956c:	stp	x22, x21, [sp, #48]
  409570:	stp	x20, x19, [sp, #64]
  409574:	mov	x29, sp
  409578:	ldr	x21, [x1]
  40957c:	mov	x19, x1
  409580:	mov	x20, x0
  409584:	cbnz	x21, 409598 <feof@plt+0x7648>
  409588:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40958c:	add	x1, x1, #0x9e6
  409590:	mov	w0, #0x28                  	// #40
  409594:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  409598:	mov	x0, x21
  40959c:	bl	40a120 <_ZdlPvm@@Base+0x298>
  4095a0:	ldr	w24, [x20, #8]
  4095a4:	ldr	x25, [x20]
  4095a8:	udiv	x8, x0, x24
  4095ac:	msub	x23, x8, x24, x0
  4095b0:	lsl	x8, x23, #4
  4095b4:	ldr	x22, [x25, x8]
  4095b8:	cbz	x22, 40960c <feof@plt+0x76bc>
  4095bc:	mov	x0, x22
  4095c0:	mov	x1, x21
  4095c4:	bl	401e40 <strcmp@plt>
  4095c8:	cbz	w0, 4095f8 <feof@plt+0x76a8>
  4095cc:	cmp	w23, #0x0
  4095d0:	csel	w8, w24, w23, eq  // eq = none
  4095d4:	sub	w23, w8, #0x1
  4095d8:	lsl	x8, x23, #4
  4095dc:	ldr	x22, [x25, x8]
  4095e0:	cbz	x22, 40960c <feof@plt+0x76bc>
  4095e4:	mov	x0, x22
  4095e8:	mov	x1, x21
  4095ec:	bl	401e40 <strcmp@plt>
  4095f0:	cbnz	w0, 4095cc <feof@plt+0x767c>
  4095f4:	mov	w23, w23
  4095f8:	str	x22, [x19]
  4095fc:	ldr	x8, [x20]
  409600:	add	x8, x8, x23, lsl #4
  409604:	ldr	x0, [x8, #8]
  409608:	b	409610 <feof@plt+0x76c0>
  40960c:	mov	x0, xzr
  409610:	ldp	x20, x19, [sp, #64]
  409614:	ldp	x22, x21, [sp, #48]
  409618:	ldp	x24, x23, [sp, #32]
  40961c:	ldr	x25, [sp, #16]
  409620:	ldp	x29, x30, [sp], #80
  409624:	ret
  409628:	str	x1, [x0]
  40962c:	str	wzr, [x0, #8]
  409630:	ret
  409634:	ldr	x10, [x0]
  409638:	ldr	w8, [x0, #8]
  40963c:	ldr	w9, [x10, #8]
  409640:	cmp	w8, w9
  409644:	b.cs	40966c <feof@plt+0x771c>  // b.hs, b.nlast
  409648:	ldr	x10, [x10]
  40964c:	add	x11, x10, x8, lsl #4
  409650:	ldr	x12, [x11]
  409654:	cbnz	x12, 409674 <feof@plt+0x7724>
  409658:	add	x8, x8, #0x1
  40965c:	cmp	w9, w8
  409660:	add	x11, x11, #0x10
  409664:	str	w8, [x0, #8]
  409668:	b.ne	409650 <feof@plt+0x7700>  // b.any
  40966c:	mov	w0, wzr
  409670:	ret
  409674:	str	x12, [x1]
  409678:	add	x9, x10, w8, uxtw #4
  40967c:	ldr	x9, [x9, #8]
  409680:	add	w8, w8, #0x1
  409684:	str	x9, [x2]
  409688:	str	w8, [x0, #8]
  40968c:	mov	w0, #0x1                   	// #1
  409690:	ret
  409694:	mov	w8, #0xffffffff            	// #-1
  409698:	str	w8, [x0]
  40969c:	str	xzr, [x0, #8]
  4096a0:	ret
  4096a4:	stp	x29, x30, [sp, #-32]!
  4096a8:	str	x19, [sp, #16]
  4096ac:	mov	x29, sp
  4096b0:	mov	w8, #0x11                  	// #17
  4096b4:	mov	x19, x0
  4096b8:	str	w8, [x0, #8]
  4096bc:	mov	w0, #0x110                 	// #272
  4096c0:	bl	401a60 <_Znam@plt>
  4096c4:	add	x8, x0, #0x110
  4096c8:	mov	w9, #0xffffffff            	// #-1
  4096cc:	mov	x10, x0
  4096d0:	str	w9, [x10]
  4096d4:	str	xzr, [x10, #8]
  4096d8:	add	x10, x10, #0x10
  4096dc:	cmp	x10, x8
  4096e0:	b.ne	4096d0 <feof@plt+0x7780>  // b.any
  4096e4:	str	x0, [x19]
  4096e8:	str	wzr, [x19, #12]
  4096ec:	ldr	x19, [sp, #16]
  4096f0:	ldp	x29, x30, [sp], #32
  4096f4:	ret
  4096f8:	stp	x29, x30, [sp, #-48]!
  4096fc:	stp	x20, x19, [sp, #32]
  409700:	mov	x19, x0
  409704:	ldr	w9, [x0, #8]
  409708:	ldr	x0, [x0]
  40970c:	str	x21, [sp, #16]
  409710:	mov	x29, sp
  409714:	cbz	w9, 409748 <feof@plt+0x77f8>
  409718:	mov	x20, xzr
  40971c:	mov	w21, #0x8                   	// #8
  409720:	ldr	x8, [x0, x21]
  409724:	cbz	x8, 409738 <feof@plt+0x77e8>
  409728:	mov	x0, x8
  40972c:	bl	401da0 <_ZdaPv@plt>
  409730:	ldr	w9, [x19, #8]
  409734:	ldr	x0, [x19]
  409738:	add	x20, x20, #0x1
  40973c:	cmp	x20, w9, uxtw
  409740:	add	x21, x21, #0x10
  409744:	b.cc	409720 <feof@plt+0x77d0>  // b.lo, b.ul, b.last
  409748:	cbz	x0, 40975c <feof@plt+0x780c>
  40974c:	ldp	x20, x19, [sp, #32]
  409750:	ldr	x21, [sp, #16]
  409754:	ldp	x29, x30, [sp], #48
  409758:	b	401da0 <_ZdaPv@plt>
  40975c:	ldp	x20, x19, [sp, #32]
  409760:	ldr	x21, [sp, #16]
  409764:	ldp	x29, x30, [sp], #48
  409768:	ret
  40976c:	stp	x29, x30, [sp, #-80]!
  409770:	str	x25, [sp, #16]
  409774:	stp	x24, x23, [sp, #32]
  409778:	stp	x22, x21, [sp, #48]
  40977c:	stp	x20, x19, [sp, #64]
  409780:	mov	x29, sp
  409784:	mov	x19, x2
  409788:	mov	w21, w1
  40978c:	mov	x20, x0
  409790:	tbz	w1, #31, 4097a4 <feof@plt+0x7854>
  409794:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  409798:	add	x1, x1, #0x9e6
  40979c:	mov	w0, #0x2c                  	// #44
  4097a0:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  4097a4:	ldr	w23, [x20, #8]
  4097a8:	ldr	x22, [x20]
  4097ac:	udiv	w8, w21, w23
  4097b0:	msub	w24, w8, w23, w21
  4097b4:	lsl	x8, x24, #4
  4097b8:	ldr	w8, [x22, x8]
  4097bc:	tbnz	w8, #31, 40980c <feof@plt+0x78bc>
  4097c0:	cmp	w8, w21
  4097c4:	b.eq	4097ec <feof@plt+0x789c>  // b.none
  4097c8:	cmp	w24, #0x0
  4097cc:	csel	w8, w23, w24, eq  // eq = none
  4097d0:	sub	w24, w8, #0x1
  4097d4:	lsl	x8, x24, #4
  4097d8:	ldr	w8, [x22, x8]
  4097dc:	tbnz	w8, #31, 40980c <feof@plt+0x78bc>
  4097e0:	cmp	w8, w21
  4097e4:	b.ne	4097c8 <feof@plt+0x7878>  // b.any
  4097e8:	mov	w24, w24
  4097ec:	add	x8, x22, x24, lsl #4
  4097f0:	ldr	x0, [x8, #8]
  4097f4:	cbz	x0, 409800 <feof@plt+0x78b0>
  4097f8:	bl	401da0 <_ZdaPv@plt>
  4097fc:	ldr	x22, [x20]
  409800:	add	x8, x22, x24, lsl #4
  409804:	str	x19, [x8, #8]
  409808:	b	409920 <feof@plt+0x79d0>
  40980c:	cbz	x19, 409920 <feof@plt+0x79d0>
  409810:	ldr	w8, [x20, #12]
  409814:	add	w8, w8, w8, lsl #1
  409818:	cmp	w8, w23, lsl #1
  40981c:	b.cc	409908 <feof@plt+0x79b8>  // b.lo, b.ul, b.last
  409820:	mov	w0, w23
  409824:	bl	40a18c <_ZdlPvm@@Base+0x304>
  409828:	mov	w25, w0
  40982c:	mov	w24, w0
  409830:	str	w0, [x20, #8]
  409834:	lsl	x0, x25, #4
  409838:	bl	401a60 <_Znam@plt>
  40983c:	cbz	w24, 409860 <feof@plt+0x7910>
  409840:	add	x8, x0, x25, lsl #4
  409844:	mov	w9, #0xffffffff            	// #-1
  409848:	mov	x10, x0
  40984c:	str	w9, [x10]
  409850:	str	xzr, [x10, #8]
  409854:	add	x10, x10, #0x10
  409858:	cmp	x10, x8
  40985c:	b.ne	40984c <feof@plt+0x78fc>  // b.any
  409860:	str	x0, [x20]
  409864:	cbz	w23, 4098cc <feof@plt+0x797c>
  409868:	mov	x8, xzr
  40986c:	lsl	x9, x8, #4
  409870:	ldr	w9, [x22, x9]
  409874:	tbnz	w9, #31, 4098c0 <feof@plt+0x7970>
  409878:	add	x10, x22, x8, lsl #4
  40987c:	ldr	x10, [x10, #8]
  409880:	cbz	x10, 4098c0 <feof@plt+0x7970>
  409884:	udiv	w11, w9, w25
  409888:	msub	w11, w11, w25, w9
  40988c:	add	x12, x0, w11, uxtw #4
  409890:	ldr	w13, [x12]
  409894:	tbnz	w13, #31, 4098b4 <feof@plt+0x7964>
  409898:	cmp	w11, #0x0
  40989c:	csel	w11, w25, w11, eq  // eq = none
  4098a0:	sub	w11, w11, #0x1
  4098a4:	add	x12, x0, w11, uxtw #4
  4098a8:	ldr	w13, [x12]
  4098ac:	tbz	w13, #31, 409898 <feof@plt+0x7948>
  4098b0:	mov	w11, w11
  4098b4:	str	w9, [x12]
  4098b8:	add	x9, x0, x11, lsl #4
  4098bc:	str	x10, [x9, #8]
  4098c0:	add	x8, x8, #0x1
  4098c4:	cmp	x8, x23
  4098c8:	b.ne	40986c <feof@plt+0x791c>  // b.any
  4098cc:	udiv	w8, w21, w25
  4098d0:	msub	w24, w8, w25, w21
  4098d4:	lsl	x8, x24, #4
  4098d8:	ldr	w8, [x0, x8]
  4098dc:	tbnz	w8, #31, 4098f0 <feof@plt+0x79a0>
  4098e0:	cmp	w24, #0x0
  4098e4:	csel	w8, w25, w24, eq  // eq = none
  4098e8:	sub	w24, w8, #0x1
  4098ec:	b	4098d4 <feof@plt+0x7984>
  4098f0:	cbz	x22, 409904 <feof@plt+0x79b4>
  4098f4:	mov	x0, x22
  4098f8:	bl	401da0 <_ZdaPv@plt>
  4098fc:	ldr	x22, [x20]
  409900:	b	409908 <feof@plt+0x79b8>
  409904:	mov	x22, x0
  409908:	add	x8, x22, w24, uxtw #4
  40990c:	str	w21, [x8]
  409910:	str	x19, [x8, #8]
  409914:	ldr	w8, [x20, #12]
  409918:	add	w8, w8, #0x1
  40991c:	str	w8, [x20, #12]
  409920:	ldp	x20, x19, [sp, #64]
  409924:	ldp	x22, x21, [sp, #48]
  409928:	ldp	x24, x23, [sp, #32]
  40992c:	ldr	x25, [sp, #16]
  409930:	ldp	x29, x30, [sp], #80
  409934:	ret
  409938:	stp	x29, x30, [sp, #-32]!
  40993c:	stp	x20, x19, [sp, #16]
  409940:	mov	x29, sp
  409944:	mov	w19, w1
  409948:	mov	x20, x0
  40994c:	tbz	w1, #31, 409960 <feof@plt+0x7a10>
  409950:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  409954:	add	x1, x1, #0x9e6
  409958:	mov	w0, #0x2c                  	// #44
  40995c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  409960:	ldr	w10, [x20, #8]
  409964:	ldr	x8, [x20]
  409968:	udiv	w9, w19, w10
  40996c:	msub	w9, w9, w10, w19
  409970:	lsl	x11, x9, #4
  409974:	ldr	w11, [x8, x11]
  409978:	tbnz	w11, #31, 4099b4 <feof@plt+0x7a64>
  40997c:	cmp	w11, w19
  409980:	b.eq	4099a8 <feof@plt+0x7a58>  // b.none
  409984:	cmp	w9, #0x0
  409988:	csel	w9, w10, w9, eq  // eq = none
  40998c:	sub	w9, w9, #0x1
  409990:	lsl	x11, x9, #4
  409994:	ldr	w11, [x8, x11]
  409998:	tbnz	w11, #31, 4099b4 <feof@plt+0x7a64>
  40999c:	cmp	w11, w19
  4099a0:	b.ne	409984 <feof@plt+0x7a34>  // b.any
  4099a4:	mov	w9, w9
  4099a8:	add	x8, x8, x9, lsl #4
  4099ac:	ldr	x0, [x8, #8]
  4099b0:	b	4099b8 <feof@plt+0x7a68>
  4099b4:	mov	x0, xzr
  4099b8:	ldp	x20, x19, [sp, #16]
  4099bc:	ldp	x29, x30, [sp], #32
  4099c0:	ret
  4099c4:	str	x1, [x0]
  4099c8:	str	wzr, [x0, #8]
  4099cc:	ret
  4099d0:	ldr	x8, [x0]
  4099d4:	ldr	w10, [x0, #8]
  4099d8:	ldr	w9, [x8, #8]
  4099dc:	cmp	w10, w9
  4099e0:	b.cs	409a08 <feof@plt+0x7ab8>  // b.hs, b.nlast
  4099e4:	ldr	x8, [x8]
  4099e8:	add	x11, x8, x10, lsl #4
  4099ec:	ldr	w12, [x11]
  4099f0:	tbz	w12, #31, 409a10 <feof@plt+0x7ac0>
  4099f4:	add	w10, w10, #0x1
  4099f8:	cmp	w9, w10
  4099fc:	add	x11, x11, #0x10
  409a00:	str	w10, [x0, #8]
  409a04:	b.ne	4099ec <feof@plt+0x7a9c>  // b.any
  409a08:	mov	w0, wzr
  409a0c:	ret
  409a10:	str	w12, [x1]
  409a14:	ldr	w9, [x0, #8]
  409a18:	add	x8, x8, x9, lsl #4
  409a1c:	ldr	x8, [x8, #8]
  409a20:	add	w9, w9, #0x1
  409a24:	str	x8, [x2]
  409a28:	str	w9, [x0, #8]
  409a2c:	mov	w0, #0x1                   	// #1
  409a30:	ret
  409a34:	stp	x29, x30, [sp, #-48]!
  409a38:	stp	x22, x21, [sp, #16]
  409a3c:	stp	x20, x19, [sp, #32]
  409a40:	mov	x29, sp
  409a44:	mov	w22, #0x11                  	// #17
  409a48:	mov	x19, x0
  409a4c:	str	wzr, [x0]
  409a50:	str	w22, [x0, #16]
  409a54:	mov	w0, #0x110                 	// #272
  409a58:	bl	401a60 <_Znam@plt>
  409a5c:	mov	w2, #0x110                 	// #272
  409a60:	mov	w1, wzr
  409a64:	mov	x21, x0
  409a68:	bl	401bb0 <memset@plt>
  409a6c:	mov	x20, x19
  409a70:	str	x21, [x20, #8]!
  409a74:	str	wzr, [x20, #12]
  409a78:	str	w22, [x20, #2072]
  409a7c:	mov	w0, #0x110                 	// #272
  409a80:	bl	401a60 <_Znam@plt>
  409a84:	add	x8, x0, #0x110
  409a88:	mov	w9, #0xffffffff            	// #-1
  409a8c:	mov	x10, x0
  409a90:	str	w9, [x10]
  409a94:	str	xzr, [x10, #8]
  409a98:	add	x10, x10, #0x10
  409a9c:	cmp	x10, x8
  409aa0:	b.ne	409a90 <feof@plt+0x7b40>  // b.any
  409aa4:	add	x20, x19, #0x818
  409aa8:	str	x0, [x20], #12
  409aac:	add	x0, x19, #0x18
  409ab0:	mov	w2, #0x800                 	// #2048
  409ab4:	mov	w1, wzr
  409ab8:	bl	401bb0 <memset@plt>
  409abc:	mov	w2, #0x804                 	// #2052
  409ac0:	mov	x0, x20
  409ac4:	mov	w1, wzr
  409ac8:	bl	401bb0 <memset@plt>
  409acc:	ldp	x20, x19, [sp, #32]
  409ad0:	ldp	x22, x21, [sp, #16]
  409ad4:	ldp	x29, x30, [sp], #48
  409ad8:	ret
  409adc:	mov	x19, x0
  409ae0:	mov	x0, x20
  409ae4:	bl	409244 <feof@plt+0x72f4>
  409ae8:	mov	x0, x19
  409aec:	bl	401f00 <_Unwind_Resume@plt>
  409af0:	stp	x29, x30, [sp, #-32]!
  409af4:	str	x19, [sp, #16]
  409af8:	mov	x19, x0
  409afc:	add	x0, x0, #0x818
  409b00:	mov	x29, sp
  409b04:	bl	4096f8 <feof@plt+0x77a8>
  409b08:	add	x0, x19, #0x8
  409b0c:	ldr	x19, [sp, #16]
  409b10:	ldp	x29, x30, [sp], #32
  409b14:	b	409244 <feof@plt+0x72f4>
  409b18:	stp	x29, x30, [sp, #-48]!
  409b1c:	str	x21, [sp, #16]
  409b20:	stp	x20, x19, [sp, #32]
  409b24:	mov	x29, sp
  409b28:	add	x21, x0, w1, uxtb #3
  409b2c:	ldr	x20, [x21, #24]!
  409b30:	cbnz	x20, 409b90 <feof@plt+0x7c40>
  409b34:	mov	w8, #0x6863                	// #26723
  409b38:	mov	x19, x0
  409b3c:	movk	w8, #0x7261, lsl #16
  409b40:	add	x9, x29, #0x18
  409b44:	and	w0, w1, #0xff
  409b48:	str	w8, [x29, #24]
  409b4c:	add	x20, x9, #0x4
  409b50:	bl	409120 <feof@plt+0x71d0>
  409b54:	mov	x1, x0
  409b58:	mov	x0, x20
  409b5c:	bl	401c20 <strcpy@plt>
  409b60:	mov	w0, #0x10                  	// #16
  409b64:	bl	409dd8 <_Znwm@@Base>
  409b68:	ldr	w8, [x19]
  409b6c:	mov	w9, #0xffffffff            	// #-1
  409b70:	mov	x20, x0
  409b74:	add	w10, w8, #0x1
  409b78:	str	w10, [x19]
  409b7c:	stp	w8, w9, [x0]
  409b80:	add	x0, x29, #0x18
  409b84:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  409b88:	str	x0, [x20, #8]
  409b8c:	str	x20, [x21]
  409b90:	mov	x0, x20
  409b94:	ldp	x20, x19, [sp, #32]
  409b98:	ldr	x21, [sp, #16]
  409b9c:	ldp	x29, x30, [sp], #48
  409ba0:	ret
  409ba4:	stp	x29, x30, [sp, #-48]!
  409ba8:	str	x21, [sp, #16]
  409bac:	stp	x20, x19, [sp, #32]
  409bb0:	mov	x29, sp
  409bb4:	mov	w19, w0
  409bb8:	cmp	w0, #0xff
  409bbc:	b.hi	409c04 <feof@plt+0x7cb4>  // b.pmore
  409bc0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  409bc4:	add	x8, x8, #0xd8
  409bc8:	add	x8, x8, w19, uxtw #3
  409bcc:	ldr	x20, [x8, #2088]
  409bd0:	cbnz	x20, 409c54 <feof@plt+0x7d04>
  409bd4:	mov	w0, #0x10                  	// #16
  409bd8:	add	x21, x8, #0x828
  409bdc:	bl	409dd8 <_Znwm@@Base>
  409be0:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  409be4:	ldr	w9, [x8, #216]
  409be8:	mov	x20, x0
  409bec:	str	xzr, [x0, #8]
  409bf0:	add	w10, w9, #0x1
  409bf4:	stp	w9, w19, [x0]
  409bf8:	str	w10, [x8, #216]
  409bfc:	str	x0, [x21]
  409c00:	b	409c54 <feof@plt+0x7d04>
  409c04:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  409c08:	add	x0, x0, #0x8f0
  409c0c:	mov	w1, w19
  409c10:	bl	409938 <feof@plt+0x79e8>
  409c14:	mov	x20, x0
  409c18:	cbnz	x0, 409c54 <feof@plt+0x7d04>
  409c1c:	mov	w0, #0x10                  	// #16
  409c20:	bl	401a60 <_Znam@plt>
  409c24:	adrp	x8, 422000 <stderr@@GLIBC_2.17+0x110>
  409c28:	add	x8, x8, #0xd8
  409c2c:	ldr	w9, [x8]
  409c30:	mov	x20, x0
  409c34:	str	xzr, [x0, #8]
  409c38:	mov	w1, w19
  409c3c:	add	w10, w9, #0x1
  409c40:	stp	w9, w19, [x0]
  409c44:	add	x0, x8, #0x818
  409c48:	mov	x2, x20
  409c4c:	str	w10, [x8]
  409c50:	bl	40976c <feof@plt+0x781c>
  409c54:	mov	x0, x20
  409c58:	ldp	x20, x19, [sp, #32]
  409c5c:	ldr	x21, [sp, #16]
  409c60:	ldp	x29, x30, [sp], #48
  409c64:	ret
  409c68:	stp	x29, x30, [sp, #-32]!
  409c6c:	str	x19, [sp, #16]
  409c70:	mov	x29, sp
  409c74:	mov	x19, x0
  409c78:	cbz	x0, 409c8c <feof@plt+0x7d3c>
  409c7c:	ldrb	w8, [x19]
  409c80:	orr	w8, w8, #0x20
  409c84:	cmp	w8, #0x20
  409c88:	b.ne	409c9c <feof@plt+0x7d4c>  // b.any
  409c8c:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  409c90:	add	x1, x1, #0x9e6
  409c94:	mov	w0, #0x96                  	// #150
  409c98:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  409c9c:	ldrb	w8, [x19, #1]
  409ca0:	cbz	w8, 409cbc <feof@plt+0x7d6c>
  409ca4:	mov	x1, x19
  409ca8:	ldr	x19, [sp, #16]
  409cac:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  409cb0:	add	x0, x0, #0xd8
  409cb4:	ldp	x29, x30, [sp], #32
  409cb8:	b	409cdc <feof@plt+0x7d8c>
  409cbc:	ldrb	w1, [x19]
  409cc0:	ldr	x19, [sp, #16]
  409cc4:	adrp	x0, 422000 <stderr@@GLIBC_2.17+0x110>
  409cc8:	add	x0, x0, #0xd8
  409ccc:	ldp	x29, x30, [sp], #32
  409cd0:	b	409b18 <feof@plt+0x7bc8>
  409cd4:	ldr	x0, [x0, #8]
  409cd8:	ret
  409cdc:	sub	sp, sp, #0x40
  409ce0:	stp	x29, x30, [sp, #16]
  409ce4:	str	x21, [sp, #32]
  409ce8:	stp	x20, x19, [sp, #48]
  409cec:	add	x29, sp, #0x10
  409cf0:	str	x1, [x29, #24]
  409cf4:	ldrb	w8, [x1]
  409cf8:	mov	x19, x0
  409cfc:	cmp	w8, #0x63
  409d00:	b.ne	409d74 <feof@plt+0x7e24>  // b.any
  409d04:	ldrb	w8, [x1, #1]
  409d08:	cmp	w8, #0x68
  409d0c:	b.ne	409d74 <feof@plt+0x7e24>  // b.any
  409d10:	ldrb	w8, [x1, #2]
  409d14:	cmp	w8, #0x61
  409d18:	b.ne	409d74 <feof@plt+0x7e24>  // b.any
  409d1c:	ldrb	w8, [x1, #3]
  409d20:	cmp	w8, #0x72
  409d24:	b.ne	409d74 <feof@plt+0x7e24>  // b.any
  409d28:	add	x20, x1, #0x4
  409d2c:	add	x1, sp, #0x8
  409d30:	mov	w2, #0xa                   	// #10
  409d34:	mov	x0, x20
  409d38:	bl	401b90 <strtol@plt>
  409d3c:	ldr	x8, [sp, #8]
  409d40:	cmp	x8, x20
  409d44:	b.eq	409d74 <feof@plt+0x7e24>  // b.none
  409d48:	mov	x1, x0
  409d4c:	cmp	x0, #0xff
  409d50:	b.hi	409d74 <feof@plt+0x7e24>  // b.pmore
  409d54:	ldrb	w8, [x8]
  409d58:	cbnz	w8, 409d74 <feof@plt+0x7e24>
  409d5c:	mov	x0, x19
  409d60:	ldp	x20, x19, [sp, #48]
  409d64:	ldr	x21, [sp, #32]
  409d68:	ldp	x29, x30, [sp, #16]
  409d6c:	add	sp, sp, #0x40
  409d70:	b	409b18 <feof@plt+0x7bc8>
  409d74:	add	x20, x19, #0x8
  409d78:	add	x1, x29, #0x18
  409d7c:	mov	x0, x20
  409d80:	bl	409560 <feof@plt+0x7610>
  409d84:	mov	x21, x0
  409d88:	cbnz	x0, 409dc0 <feof@plt+0x7e70>
  409d8c:	mov	w0, #0x10                  	// #16
  409d90:	bl	401a60 <_Znam@plt>
  409d94:	ldr	w8, [x19]
  409d98:	mov	x21, x0
  409d9c:	mov	x2, x21
  409da0:	add	w9, w8, #0x1
  409da4:	str	w9, [x19]
  409da8:	ldr	x1, [x29, #24]
  409dac:	mov	w9, #0xffffffff            	// #-1
  409db0:	stp	w8, w9, [x0]
  409db4:	mov	x0, x20
  409db8:	bl	4092b0 <feof@plt+0x7360>
  409dbc:	str	x0, [x21, #8]
  409dc0:	mov	x0, x21
  409dc4:	ldp	x20, x19, [sp, #48]
  409dc8:	ldr	x21, [sp, #32]
  409dcc:	ldp	x29, x30, [sp, #16]
  409dd0:	add	sp, sp, #0x40
  409dd4:	ret

0000000000409dd8 <_Znwm@@Base>:
  409dd8:	stp	x29, x30, [sp, #-32]!
  409ddc:	str	x19, [sp, #16]
  409de0:	mov	x29, sp
  409de4:	and	x8, x0, #0xffffffff
  409de8:	cmp	x0, #0x0
  409dec:	csinc	x0, x8, xzr, ne  // ne = any
  409df0:	bl	401e60 <malloc@plt>
  409df4:	cbz	x0, 409e04 <_Znwm@@Base+0x2c>
  409df8:	ldr	x19, [sp, #16]
  409dfc:	ldp	x29, x30, [sp], #32
  409e00:	ret
  409e04:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  409e08:	ldr	x19, [x8, #1248]
  409e0c:	cbz	x19, 409e3c <_Znwm@@Base+0x64>
  409e10:	mov	x0, x19
  409e14:	bl	401b00 <strlen@plt>
  409e18:	mov	x2, x0
  409e1c:	mov	w0, #0x2                   	// #2
  409e20:	mov	x1, x19
  409e24:	bl	401e50 <write@plt>
  409e28:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  409e2c:	add	x1, x1, #0xbc2
  409e30:	mov	w0, #0x2                   	// #2
  409e34:	mov	w2, #0x2                   	// #2
  409e38:	bl	401e50 <write@plt>
  409e3c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409e40:	add	x0, x0, #0xa08
  409e44:	bl	409e50 <_Znwm@@Base+0x78>
  409e48:	mov	w0, #0xffffffff            	// #-1
  409e4c:	bl	401bf0 <_exit@plt>
  409e50:	stp	x29, x30, [sp, #-32]!
  409e54:	str	x19, [sp, #16]
  409e58:	mov	x29, sp
  409e5c:	mov	x19, x0
  409e60:	bl	401b00 <strlen@plt>
  409e64:	mov	x1, x19
  409e68:	ldr	x19, [sp, #16]
  409e6c:	mov	x2, x0
  409e70:	mov	w0, #0x2                   	// #2
  409e74:	ldp	x29, x30, [sp], #32
  409e78:	b	401e50 <write@plt>

0000000000409e7c <_ZdlPv@@Base>:
  409e7c:	cbz	x0, 409e84 <_ZdlPv@@Base+0x8>
  409e80:	b	401ba0 <free@plt>
  409e84:	ret

0000000000409e88 <_ZdlPvm@@Base>:
  409e88:	cbz	x0, 409e90 <_ZdlPvm@@Base+0x8>
  409e8c:	b	401ba0 <free@plt>
  409e90:	ret
  409e94:	str	d10, [sp, #-48]!
  409e98:	stp	d9, d8, [sp, #16]
  409e9c:	stp	x29, x30, [sp, #32]
  409ea0:	mov	x29, sp
  409ea4:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  409ea8:	ldr	w9, [x8, #1240]
  409eac:	cbz	w9, 409ec0 <_ZdlPvm@@Base+0x38>
  409eb0:	ldp	x29, x30, [sp, #32]
  409eb4:	ldp	d9, d8, [sp, #16]
  409eb8:	ldr	d10, [sp], #48
  409ebc:	ret
  409ec0:	mov	w9, #0x1                   	// #1
  409ec4:	mov	w0, #0x61                  	// #97
  409ec8:	mov	w2, #0x4a5                 	// #1189
  409ecc:	mov	w3, #0x349                 	// #841
  409ed0:	mov	w1, wzr
  409ed4:	str	w9, [x8, #1240]
  409ed8:	bl	40a018 <_ZdlPvm@@Base+0x190>
  409edc:	mov	w0, #0x62                  	// #98
  409ee0:	mov	w1, #0x8                   	// #8
  409ee4:	mov	w2, #0x586                 	// #1414
  409ee8:	mov	w3, #0x3e8                 	// #1000
  409eec:	bl	40a018 <_ZdlPvm@@Base+0x190>
  409ef0:	mov	w0, #0x63                  	// #99
  409ef4:	mov	w1, #0x10                  	// #16
  409ef8:	mov	w2, #0x511                 	// #1297
  409efc:	mov	w3, #0x395                 	// #917
  409f00:	bl	40a018 <_ZdlPvm@@Base+0x190>
  409f04:	mov	w0, #0x64                  	// #100
  409f08:	mov	w1, #0x18                  	// #24
  409f0c:	mov	w2, #0x442                 	// #1090
  409f10:	mov	w3, #0x303                 	// #771
  409f14:	bl	40a018 <_ZdlPvm@@Base+0x190>
  409f18:	adrp	x0, 40b000 <_ZdlPvm@@Base+0x1178>
  409f1c:	fmov	d8, #1.100000000000000000e+01
  409f20:	fmov	d9, #8.500000000000000000e+00
  409f24:	add	x0, x0, #0xec4
  409f28:	mov	w1, #0x20                  	// #32
  409f2c:	mov	v0.16b, v8.16b
  409f30:	mov	v1.16b, v9.16b
  409f34:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409f38:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409f3c:	add	x0, x0, #0xa38
  409f40:	fmov	d0, #1.400000000000000000e+01
  409f44:	mov	w1, #0x21                  	// #33
  409f48:	mov	v1.16b, v9.16b
  409f4c:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409f50:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409f54:	fmov	d10, #1.700000000000000000e+01
  409f58:	add	x0, x0, #0xa3e
  409f5c:	mov	w1, #0x22                  	// #34
  409f60:	mov	v0.16b, v10.16b
  409f64:	mov	v1.16b, v8.16b
  409f68:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409f6c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409f70:	add	x0, x0, #0xa46
  409f74:	mov	w1, #0x23                  	// #35
  409f78:	mov	v0.16b, v8.16b
  409f7c:	mov	v1.16b, v10.16b
  409f80:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409f84:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409f88:	add	x0, x0, #0xa4d
  409f8c:	fmov	d1, #5.500000000000000000e+00
  409f90:	mov	w1, #0x24                  	// #36
  409f94:	mov	v0.16b, v9.16b
  409f98:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409f9c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409fa0:	fmov	d8, #7.500000000000000000e+00
  409fa4:	add	x0, x0, #0xa57
  409fa8:	fmov	d0, #1.000000000000000000e+01
  409fac:	mov	w1, #0x25                  	// #37
  409fb0:	mov	v1.16b, v8.16b
  409fb4:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409fb8:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x3178>
  409fbc:	ldr	d1, [x8, #2584]
  409fc0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409fc4:	add	x0, x0, #0xa61
  409fc8:	fmov	d0, #9.500000000000000000e+00
  409fcc:	mov	w1, #0x26                  	// #38
  409fd0:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409fd4:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  409fd8:	add	x0, x0, #0xa67
  409fdc:	fmov	d1, #3.875000000000000000e+00
  409fe0:	mov	w1, #0x27                  	// #39
  409fe4:	mov	v0.16b, v8.16b
  409fe8:	bl	40a0c4 <_ZdlPvm@@Base+0x23c>
  409fec:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x3178>
  409ff0:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x3178>
  409ff4:	ldr	d0, [x8, #2592]
  409ff8:	ldr	d1, [x9, #2600]
  409ffc:	ldp	x29, x30, [sp, #32]
  40a000:	ldp	d9, d8, [sp, #16]
  40a004:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  40a008:	add	x0, x0, #0xa6f
  40a00c:	mov	w1, #0x28                  	// #40
  40a010:	ldr	d10, [sp], #48
  40a014:	b	40a0c4 <_ZdlPvm@@Base+0x23c>
  40a018:	str	d8, [sp, #-64]!
  40a01c:	stp	x29, x30, [sp, #8]
  40a020:	str	x23, [sp, #24]
  40a024:	stp	x22, x21, [sp, #32]
  40a028:	stp	x20, x19, [sp, #48]
  40a02c:	mov	x29, sp
  40a030:	adrp	x9, 40d000 <_ZdlPvm@@Base+0x3178>
  40a034:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40a038:	ldr	d8, [x9, #2608]
  40a03c:	add	x8, x8, #0x100
  40a040:	mov	w9, #0x18                  	// #24
  40a044:	smaddl	x8, w1, w9, x8
  40a048:	mov	w19, w3
  40a04c:	mov	w21, w2
  40a050:	mov	w20, w0
  40a054:	mov	x22, xzr
  40a058:	add	x23, x8, #0x10
  40a05c:	mov	w0, #0x3                   	// #3
  40a060:	bl	401a60 <_Znam@plt>
  40a064:	scvtf	d0, w21
  40a068:	fdiv	d0, d0, d8
  40a06c:	add	w8, w22, #0x30
  40a070:	stur	d0, [x23, #-8]
  40a074:	scvtf	d0, w19
  40a078:	cmp	w21, #0x0
  40a07c:	add	x22, x22, #0x1
  40a080:	strb	w8, [x0, #1]
  40a084:	fdiv	d0, d0, d8
  40a088:	cinc	w8, w21, lt  // lt = tstop
  40a08c:	stur	x0, [x23, #-16]
  40a090:	mov	w21, w19
  40a094:	str	d0, [x23], #24
  40a098:	asr	w19, w8, #1
  40a09c:	cmp	x22, #0x8
  40a0a0:	strb	w20, [x0]
  40a0a4:	strb	wzr, [x0, #2]
  40a0a8:	b.ne	40a05c <_ZdlPvm@@Base+0x1d4>  // b.any
  40a0ac:	ldp	x20, x19, [sp, #48]
  40a0b0:	ldp	x22, x21, [sp, #32]
  40a0b4:	ldr	x23, [sp, #24]
  40a0b8:	ldp	x29, x30, [sp, #8]
  40a0bc:	ldr	d8, [sp], #64
  40a0c0:	ret
  40a0c4:	stp	d9, d8, [sp, #-48]!
  40a0c8:	stp	x29, x30, [sp, #16]
  40a0cc:	stp	x20, x19, [sp, #32]
  40a0d0:	mov	x29, sp
  40a0d4:	mov	v8.16b, v1.16b
  40a0d8:	mov	v9.16b, v0.16b
  40a0dc:	mov	w19, w1
  40a0e0:	mov	x20, x0
  40a0e4:	bl	401b00 <strlen@plt>
  40a0e8:	add	x0, x0, #0x1
  40a0ec:	bl	401a60 <_Znam@plt>
  40a0f0:	mov	x1, x20
  40a0f4:	bl	401c20 <strcpy@plt>
  40a0f8:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40a0fc:	add	x8, x8, #0x100
  40a100:	mov	w9, #0x18                  	// #24
  40a104:	smaddl	x8, w19, w9, x8
  40a108:	ldp	x20, x19, [sp, #32]
  40a10c:	ldp	x29, x30, [sp, #16]
  40a110:	str	x0, [x8]
  40a114:	stp	d9, d8, [x8, #8]
  40a118:	ldp	d9, d8, [sp], #48
  40a11c:	ret
  40a120:	stp	x29, x30, [sp, #-32]!
  40a124:	str	x19, [sp, #16]
  40a128:	mov	x29, sp
  40a12c:	mov	x19, x0
  40a130:	cbnz	x0, 40a144 <_ZdlPvm@@Base+0x2bc>
  40a134:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40a138:	add	x1, x1, #0xa72
  40a13c:	mov	w0, #0x1b                  	// #27
  40a140:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40a144:	ldrb	w9, [x19]
  40a148:	cbz	w9, 40a17c <_ZdlPvm@@Base+0x2f4>
  40a14c:	mov	x0, xzr
  40a150:	add	x8, x19, #0x1
  40a154:	lsl	x10, x0, #4
  40a158:	add	x10, x10, w9, uxtb
  40a15c:	ldrb	w9, [x8], #1
  40a160:	and	x11, x10, #0xf0000000
  40a164:	and	x12, x10, #0xffffffff0fffffff
  40a168:	eor	x11, x12, x11, lsr #24
  40a16c:	tst	x10, #0xf0000000
  40a170:	csel	x0, x10, x11, eq  // eq = none
  40a174:	cbnz	w9, 40a154 <_ZdlPvm@@Base+0x2cc>
  40a178:	b	40a180 <_ZdlPvm@@Base+0x2f8>
  40a17c:	mov	x0, xzr
  40a180:	ldr	x19, [sp, #16]
  40a184:	ldp	x29, x30, [sp], #32
  40a188:	ret
  40a18c:	stp	x29, x30, [sp, #-48]!
  40a190:	stp	x22, x21, [sp, #16]
  40a194:	stp	x20, x19, [sp, #32]
  40a198:	mov	x29, sp
  40a19c:	cmp	w0, #0x65
  40a1a0:	b.cs	40a1ac <_ZdlPvm@@Base+0x324>  // b.hs, b.nlast
  40a1a4:	mov	w0, #0x65                  	// #101
  40a1a8:	b	40a1f0 <_ZdlPvm@@Base+0x368>
  40a1ac:	adrp	x22, 40d000 <_ZdlPvm@@Base+0x3178>
  40a1b0:	adrp	x20, 40d000 <_ZdlPvm@@Base+0x3178>
  40a1b4:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a1b8:	mov	w19, w0
  40a1bc:	mov	w0, #0x65                  	// #101
  40a1c0:	add	x22, x22, #0xaa8
  40a1c4:	add	x20, x20, #0xa8f
  40a1c8:	add	x21, x21, #0xfc0
  40a1cc:	cbnz	w0, 40a1e4 <_ZdlPvm@@Base+0x35c>
  40a1d0:	mov	x0, x20
  40a1d4:	mov	x1, x21
  40a1d8:	mov	x2, x21
  40a1dc:	mov	x3, x21
  40a1e0:	bl	404d5c <feof@plt+0x2e0c>
  40a1e4:	ldr	w0, [x22], #4
  40a1e8:	cmp	w0, w19
  40a1ec:	b.ls	40a1cc <_ZdlPvm@@Base+0x344>  // b.plast
  40a1f0:	ldp	x20, x19, [sp, #32]
  40a1f4:	ldp	x22, x21, [sp, #16]
  40a1f8:	ldp	x29, x30, [sp], #48
  40a1fc:	ret
  40a200:	stp	x29, x30, [sp, #-80]!
  40a204:	stp	x26, x25, [sp, #16]
  40a208:	stp	x24, x23, [sp, #32]
  40a20c:	stp	x22, x21, [sp, #48]
  40a210:	stp	x20, x19, [sp, #64]
  40a214:	mov	x29, sp
  40a218:	mov	w22, w4
  40a21c:	mov	x20, x2
  40a220:	mov	x23, x1
  40a224:	mov	x19, x0
  40a228:	cbz	w3, 40a244 <_ZdlPvm@@Base+0x3bc>
  40a22c:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  40a230:	add	x0, x0, #0xafc
  40a234:	bl	401ea0 <getenv@plt>
  40a238:	mov	x21, x0
  40a23c:	cbnz	x23, 40a24c <_ZdlPvm@@Base+0x3c4>
  40a240:	b	40a274 <_ZdlPvm@@Base+0x3ec>
  40a244:	mov	x21, xzr
  40a248:	cbz	x23, 40a274 <_ZdlPvm@@Base+0x3ec>
  40a24c:	mov	x0, x23
  40a250:	bl	401ea0 <getenv@plt>
  40a254:	mov	x23, x0
  40a258:	cbz	x0, 40a274 <_ZdlPvm@@Base+0x3ec>
  40a25c:	ldrb	w8, [x23]
  40a260:	cbz	w8, 40a284 <_ZdlPvm@@Base+0x3fc>
  40a264:	mov	x0, x23
  40a268:	bl	401b00 <strlen@plt>
  40a26c:	add	x25, x0, #0x1
  40a270:	b	40a288 <_ZdlPvm@@Base+0x400>
  40a274:	mov	w24, wzr
  40a278:	mov	x25, xzr
  40a27c:	cbnz	x21, 40a290 <_ZdlPvm@@Base+0x408>
  40a280:	b	40a2ac <_ZdlPvm@@Base+0x424>
  40a284:	mov	x25, xzr
  40a288:	mov	w24, #0x1                   	// #1
  40a28c:	cbz	x21, 40a2ac <_ZdlPvm@@Base+0x424>
  40a290:	ldrb	w8, [x21]
  40a294:	cbz	w8, 40a2ac <_ZdlPvm@@Base+0x424>
  40a298:	mov	x0, x21
  40a29c:	bl	401b00 <strlen@plt>
  40a2a0:	add	x26, x0, #0x1
  40a2a4:	cbnz	x20, 40a2b4 <_ZdlPvm@@Base+0x42c>
  40a2a8:	b	40a2c8 <_ZdlPvm@@Base+0x440>
  40a2ac:	mov	x26, xzr
  40a2b0:	cbz	x20, 40a2c8 <_ZdlPvm@@Base+0x440>
  40a2b4:	ldrb	w8, [x20]
  40a2b8:	cbz	w8, 40a2c8 <_ZdlPvm@@Base+0x440>
  40a2bc:	mov	x0, x20
  40a2c0:	bl	401b00 <strlen@plt>
  40a2c4:	b	40a2cc <_ZdlPvm@@Base+0x444>
  40a2c8:	mov	x0, xzr
  40a2cc:	cmp	w22, #0x0
  40a2d0:	mov	w8, #0x3                   	// #3
  40a2d4:	csinc	x8, x8, xzr, ne  // ne = any
  40a2d8:	add	x8, x8, x25
  40a2dc:	add	x8, x8, x26
  40a2e0:	add	x0, x8, x0
  40a2e4:	bl	401a60 <_Znam@plt>
  40a2e8:	str	x0, [x19]
  40a2ec:	strb	wzr, [x0]
  40a2f0:	cbz	w24, 40a318 <_ZdlPvm@@Base+0x490>
  40a2f4:	ldrb	w8, [x23]
  40a2f8:	cbz	w8, 40a318 <_ZdlPvm@@Base+0x490>
  40a2fc:	mov	x1, x23
  40a300:	bl	401f30 <strcat@plt>
  40a304:	ldr	x23, [x19]
  40a308:	mov	x0, x23
  40a30c:	bl	401b00 <strlen@plt>
  40a310:	mov	w8, #0x3a                  	// #58
  40a314:	strh	w8, [x23, x0]
  40a318:	cbz	w22, 40a344 <_ZdlPvm@@Base+0x4bc>
  40a31c:	ldr	x22, [x19]
  40a320:	mov	x0, x22
  40a324:	bl	401b00 <strlen@plt>
  40a328:	mov	w8, #0x2e                  	// #46
  40a32c:	strh	w8, [x22, x0]
  40a330:	ldr	x22, [x19]
  40a334:	mov	x0, x22
  40a338:	bl	401b00 <strlen@plt>
  40a33c:	mov	w8, #0x3a                  	// #58
  40a340:	strh	w8, [x22, x0]
  40a344:	cbz	x21, 40a370 <_ZdlPvm@@Base+0x4e8>
  40a348:	ldrb	w8, [x21]
  40a34c:	cbz	w8, 40a370 <_ZdlPvm@@Base+0x4e8>
  40a350:	ldr	x0, [x19]
  40a354:	mov	x1, x21
  40a358:	bl	401f30 <strcat@plt>
  40a35c:	ldr	x21, [x19]
  40a360:	mov	x0, x21
  40a364:	bl	401b00 <strlen@plt>
  40a368:	mov	w8, #0x3a                  	// #58
  40a36c:	strh	w8, [x21, x0]
  40a370:	cbz	x20, 40a388 <_ZdlPvm@@Base+0x500>
  40a374:	ldrb	w8, [x20]
  40a378:	cbz	w8, 40a388 <_ZdlPvm@@Base+0x500>
  40a37c:	ldr	x0, [x19]
  40a380:	mov	x1, x20
  40a384:	bl	401f30 <strcat@plt>
  40a388:	ldr	x0, [x19]
  40a38c:	bl	401b00 <strlen@plt>
  40a390:	str	w0, [x19, #8]
  40a394:	ldp	x20, x19, [sp, #64]
  40a398:	ldp	x22, x21, [sp, #48]
  40a39c:	ldp	x24, x23, [sp, #32]
  40a3a0:	ldp	x26, x25, [sp, #16]
  40a3a4:	ldp	x29, x30, [sp], #80
  40a3a8:	ret
  40a3ac:	ldr	x0, [x0]
  40a3b0:	cbz	x0, 40a3b8 <_ZdlPvm@@Base+0x530>
  40a3b4:	b	401da0 <_ZdaPv@plt>
  40a3b8:	ret
  40a3bc:	stp	x29, x30, [sp, #-80]!
  40a3c0:	str	x25, [sp, #16]
  40a3c4:	stp	x24, x23, [sp, #32]
  40a3c8:	stp	x22, x21, [sp, #48]
  40a3cc:	stp	x20, x19, [sp, #64]
  40a3d0:	mov	x29, sp
  40a3d4:	ldr	x19, [x0]
  40a3d8:	mov	x24, x0
  40a3dc:	mov	x20, x1
  40a3e0:	mov	x0, x19
  40a3e4:	bl	401b00 <strlen@plt>
  40a3e8:	mov	x22, x0
  40a3ec:	mov	x0, x20
  40a3f0:	bl	401b00 <strlen@plt>
  40a3f4:	mov	x21, x0
  40a3f8:	add	w8, w22, w21
  40a3fc:	add	w0, w8, #0x2
  40a400:	bl	401a60 <_Znam@plt>
  40a404:	ldr	w23, [x24, #8]
  40a408:	str	x0, [x24]
  40a40c:	mov	x1, x19
  40a410:	mov	x25, x0
  40a414:	sub	w24, w22, w23
  40a418:	mov	x2, x24
  40a41c:	bl	401a80 <memcpy@plt>
  40a420:	add	x24, x25, x24
  40a424:	cbz	w23, 40a460 <_ZdlPvm@@Base+0x5d8>
  40a428:	and	x2, x21, #0xffffffff
  40a42c:	mov	x0, x24
  40a430:	mov	x1, x20
  40a434:	bl	401a80 <memcpy@plt>
  40a438:	add	x20, x24, w21, uxtw
  40a43c:	mov	w8, #0x3a                  	// #58
  40a440:	add	x9, x19, w22, uxtw
  40a444:	strb	w8, [x20], #1
  40a448:	sub	x1, x9, x23
  40a44c:	mov	x0, x20
  40a450:	mov	x2, x23
  40a454:	bl	401a80 <memcpy@plt>
  40a458:	add	x8, x20, x23
  40a45c:	b	40a47c <_ZdlPvm@@Base+0x5f4>
  40a460:	mov	w8, #0x3a                  	// #58
  40a464:	strb	w8, [x24], #1
  40a468:	and	x2, x21, #0xffffffff
  40a46c:	mov	x0, x24
  40a470:	mov	x1, x20
  40a474:	bl	401a80 <memcpy@plt>
  40a478:	add	x8, x24, w21, uxtw
  40a47c:	strb	wzr, [x8]
  40a480:	cbz	x19, 40a4a0 <_ZdlPvm@@Base+0x618>
  40a484:	mov	x0, x19
  40a488:	ldp	x20, x19, [sp, #64]
  40a48c:	ldp	x22, x21, [sp, #48]
  40a490:	ldp	x24, x23, [sp, #32]
  40a494:	ldr	x25, [sp, #16]
  40a498:	ldp	x29, x30, [sp], #80
  40a49c:	b	401da0 <_ZdaPv@plt>
  40a4a0:	ldp	x20, x19, [sp, #64]
  40a4a4:	ldp	x22, x21, [sp, #48]
  40a4a8:	ldp	x24, x23, [sp, #32]
  40a4ac:	ldr	x25, [sp, #16]
  40a4b0:	ldp	x29, x30, [sp], #80
  40a4b4:	ret
  40a4b8:	sub	sp, sp, #0x70
  40a4bc:	stp	x29, x30, [sp, #16]
  40a4c0:	stp	x28, x27, [sp, #32]
  40a4c4:	stp	x26, x25, [sp, #48]
  40a4c8:	stp	x24, x23, [sp, #64]
  40a4cc:	stp	x22, x21, [sp, #80]
  40a4d0:	stp	x20, x19, [sp, #96]
  40a4d4:	add	x29, sp, #0x10
  40a4d8:	mov	x19, x2
  40a4dc:	mov	x20, x1
  40a4e0:	mov	x21, x0
  40a4e4:	cbnz	x1, 40a4f8 <_ZdlPvm@@Base+0x670>
  40a4e8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40a4ec:	add	x1, x1, #0xb01
  40a4f0:	mov	w0, #0x61                  	// #97
  40a4f4:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40a4f8:	ldrb	w8, [x20]
  40a4fc:	cmp	w8, #0x2f
  40a500:	b.eq	40a5fc <_ZdlPvm@@Base+0x774>  // b.none
  40a504:	ldr	x23, [x21]
  40a508:	ldrb	w8, [x23]
  40a50c:	cbz	w8, 40a5fc <_ZdlPvm@@Base+0x774>
  40a510:	mov	x0, x20
  40a514:	str	x19, [sp, #8]
  40a518:	bl	401b00 <strlen@plt>
  40a51c:	and	x8, x0, #0xffffffff
  40a520:	mov	x27, #0x1                   	// #1
  40a524:	adrp	x21, 40d000 <_ZdlPvm@@Base+0x3178>
  40a528:	movk	x27, #0x8000, lsl #32
  40a52c:	mov	w28, #0x2f                  	// #47
  40a530:	add	x19, x8, #0x1
  40a534:	add	x21, x21, #0x4a6
  40a538:	mov	w1, #0x3a                  	// #58
  40a53c:	mov	x0, x23
  40a540:	bl	401bc0 <strchr@plt>
  40a544:	mov	x22, x0
  40a548:	cbnz	x0, 40a558 <_ZdlPvm@@Base+0x6d0>
  40a54c:	mov	x0, x23
  40a550:	bl	401b00 <strlen@plt>
  40a554:	add	x22, x23, x0
  40a558:	subs	x24, x22, x23
  40a55c:	b.ls	40a584 <_ZdlPvm@@Base+0x6fc>  // b.plast
  40a560:	ldurb	w8, [x22, #-1]
  40a564:	mov	w9, #0x1                   	// #1
  40a568:	cmp	x8, #0x3f
  40a56c:	lsl	x8, x9, x8
  40a570:	cset	w9, hi  // hi = pmore
  40a574:	tst	x8, x27
  40a578:	cset	w8, eq  // eq = none
  40a57c:	orr	w26, w9, w8
  40a580:	b	40a588 <_ZdlPvm@@Base+0x700>
  40a584:	mov	w26, wzr
  40a588:	add	x8, x19, x24
  40a58c:	add	x0, x8, x26
  40a590:	bl	401a60 <_Znam@plt>
  40a594:	mov	x1, x23
  40a598:	mov	x2, x24
  40a59c:	mov	x25, x0
  40a5a0:	bl	401a80 <memcpy@plt>
  40a5a4:	cbz	w26, 40a5ac <_ZdlPvm@@Base+0x724>
  40a5a8:	strb	w28, [x25, x24]
  40a5ac:	add	x8, x25, x24
  40a5b0:	add	x0, x8, x26
  40a5b4:	mov	x1, x20
  40a5b8:	bl	401c20 <strcpy@plt>
  40a5bc:	mov	x0, x25
  40a5c0:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  40a5c4:	mov	x24, x0
  40a5c8:	mov	x0, x25
  40a5cc:	bl	401da0 <_ZdaPv@plt>
  40a5d0:	mov	x0, x24
  40a5d4:	mov	x1, x21
  40a5d8:	bl	401e20 <fopen@plt>
  40a5dc:	cbnz	x0, 40a628 <_ZdlPvm@@Base+0x7a0>
  40a5e0:	mov	x0, x24
  40a5e4:	bl	401ba0 <free@plt>
  40a5e8:	ldrb	w8, [x22], #1
  40a5ec:	mov	x23, x22
  40a5f0:	cbnz	w8, 40a538 <_ZdlPvm@@Base+0x6b0>
  40a5f4:	mov	x23, xzr
  40a5f8:	b	40a644 <_ZdlPvm@@Base+0x7bc>
  40a5fc:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40a600:	add	x1, x1, #0x4a6
  40a604:	mov	x0, x20
  40a608:	bl	401e20 <fopen@plt>
  40a60c:	mov	x23, x0
  40a610:	cbz	x0, 40a644 <_ZdlPvm@@Base+0x7bc>
  40a614:	cbz	x19, 40a644 <_ZdlPvm@@Base+0x7bc>
  40a618:	mov	x0, x20
  40a61c:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  40a620:	str	x0, [x19]
  40a624:	b	40a644 <_ZdlPvm@@Base+0x7bc>
  40a628:	ldr	x8, [sp, #8]
  40a62c:	mov	x23, x0
  40a630:	cbz	x8, 40a63c <_ZdlPvm@@Base+0x7b4>
  40a634:	str	x24, [x8]
  40a638:	b	40a644 <_ZdlPvm@@Base+0x7bc>
  40a63c:	mov	x0, x24
  40a640:	bl	401ba0 <free@plt>
  40a644:	mov	x0, x23
  40a648:	ldp	x20, x19, [sp, #96]
  40a64c:	ldp	x22, x21, [sp, #80]
  40a650:	ldp	x24, x23, [sp, #64]
  40a654:	ldp	x26, x25, [sp, #48]
  40a658:	ldp	x28, x27, [sp, #32]
  40a65c:	ldp	x29, x30, [sp, #16]
  40a660:	add	sp, sp, #0x70
  40a664:	ret
  40a668:	stp	x29, x30, [sp, #-96]!
  40a66c:	stp	x28, x27, [sp, #16]
  40a670:	stp	x26, x25, [sp, #32]
  40a674:	stp	x24, x23, [sp, #48]
  40a678:	stp	x22, x21, [sp, #64]
  40a67c:	stp	x20, x19, [sp, #80]
  40a680:	mov	x29, sp
  40a684:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x3178>
  40a688:	add	x8, x8, #0x4a6
  40a68c:	cmp	x3, #0x0
  40a690:	csel	x21, x8, x3, eq  // eq = none
  40a694:	mov	x20, x1
  40a698:	mov	x22, x0
  40a69c:	mov	w1, #0x72                  	// #114
  40a6a0:	mov	x0, x21
  40a6a4:	mov	x19, x2
  40a6a8:	bl	401bc0 <strchr@plt>
  40a6ac:	mov	x23, x0
  40a6b0:	cbz	x20, 40a7e0 <_ZdlPvm@@Base+0x958>
  40a6b4:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40a6b8:	add	x1, x1, #0x53
  40a6bc:	mov	x0, x20
  40a6c0:	bl	401e40 <strcmp@plt>
  40a6c4:	cbz	w0, 40a7e0 <_ZdlPvm@@Base+0x958>
  40a6c8:	cbz	x23, 40a840 <_ZdlPvm@@Base+0x9b8>
  40a6cc:	ldrb	w8, [x20]
  40a6d0:	cmp	w8, #0x2f
  40a6d4:	b.eq	40a840 <_ZdlPvm@@Base+0x9b8>  // b.none
  40a6d8:	ldr	x23, [x22]
  40a6dc:	ldrb	w8, [x23]
  40a6e0:	cbz	w8, 40a840 <_ZdlPvm@@Base+0x9b8>
  40a6e4:	mov	x0, x20
  40a6e8:	bl	401b00 <strlen@plt>
  40a6ec:	and	x8, x0, #0xffffffff
  40a6f0:	add	x28, x8, #0x1
  40a6f4:	mov	w26, #0x2f                  	// #47
  40a6f8:	mov	w1, #0x3a                  	// #58
  40a6fc:	mov	x0, x23
  40a700:	bl	401bc0 <strchr@plt>
  40a704:	mov	x22, x0
  40a708:	cbnz	x0, 40a718 <_ZdlPvm@@Base+0x890>
  40a70c:	mov	x0, x23
  40a710:	bl	401b00 <strlen@plt>
  40a714:	add	x22, x23, x0
  40a718:	subs	x24, x22, x23
  40a71c:	b.ls	40a74c <_ZdlPvm@@Base+0x8c4>  // b.plast
  40a720:	ldurb	w8, [x22, #-1]
  40a724:	mov	w9, #0x1                   	// #1
  40a728:	mov	x10, #0x1                   	// #1
  40a72c:	movk	x10, #0x8000, lsl #32
  40a730:	cmp	x8, #0x3f
  40a734:	lsl	x8, x9, x8
  40a738:	cset	w9, hi  // hi = pmore
  40a73c:	tst	x8, x10
  40a740:	cset	w8, eq  // eq = none
  40a744:	orr	w27, w9, w8
  40a748:	b	40a750 <_ZdlPvm@@Base+0x8c8>
  40a74c:	mov	w27, wzr
  40a750:	add	x8, x28, x24
  40a754:	add	x0, x8, x27
  40a758:	bl	401a60 <_Znam@plt>
  40a75c:	mov	x1, x23
  40a760:	mov	x2, x24
  40a764:	mov	x25, x0
  40a768:	bl	401a80 <memcpy@plt>
  40a76c:	cbz	w27, 40a774 <_ZdlPvm@@Base+0x8ec>
  40a770:	strb	w26, [x25, x24]
  40a774:	add	x8, x25, x24
  40a778:	add	x0, x8, x27
  40a77c:	mov	x1, x20
  40a780:	bl	401c20 <strcpy@plt>
  40a784:	mov	x0, x25
  40a788:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  40a78c:	mov	x24, x0
  40a790:	mov	x0, x25
  40a794:	bl	401da0 <_ZdaPv@plt>
  40a798:	mov	x0, x24
  40a79c:	mov	x1, x21
  40a7a0:	bl	401e20 <fopen@plt>
  40a7a4:	cbnz	x0, 40a868 <_ZdlPvm@@Base+0x9e0>
  40a7a8:	bl	401db0 <__errno_location@plt>
  40a7ac:	ldr	w27, [x0]
  40a7b0:	mov	x25, x0
  40a7b4:	mov	x0, x24
  40a7b8:	bl	401ba0 <free@plt>
  40a7bc:	cmp	w27, #0x2
  40a7c0:	b.ne	40a878 <_ZdlPvm@@Base+0x9f0>  // b.any
  40a7c4:	ldrb	w8, [x22], #1
  40a7c8:	mov	x23, x22
  40a7cc:	cbnz	w8, 40a6f8 <_ZdlPvm@@Base+0x870>
  40a7d0:	mov	x23, xzr
  40a7d4:	mov	w8, #0x2                   	// #2
  40a7d8:	str	w8, [x25]
  40a7dc:	b	40a820 <_ZdlPvm@@Base+0x998>
  40a7e0:	cbz	x19, 40a804 <_ZdlPvm@@Base+0x97c>
  40a7e4:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x3178>
  40a7e8:	adrp	x9, 40c000 <_ZdlPvm@@Base+0x2178>
  40a7ec:	add	x8, x8, #0xb22
  40a7f0:	add	x9, x9, #0x38e
  40a7f4:	cmp	x23, #0x0
  40a7f8:	csel	x0, x9, x8, ne  // ne = any
  40a7fc:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  40a800:	str	x0, [x19]
  40a804:	adrp	x8, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a808:	adrp	x9, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40a80c:	add	x8, x8, #0xee0
  40a810:	add	x9, x9, #0xee8
  40a814:	cmp	x23, #0x0
  40a818:	csel	x8, x8, x9, ne  // ne = any
  40a81c:	ldr	x23, [x8]
  40a820:	mov	x0, x23
  40a824:	ldp	x20, x19, [sp, #80]
  40a828:	ldp	x22, x21, [sp, #64]
  40a82c:	ldp	x24, x23, [sp, #48]
  40a830:	ldp	x26, x25, [sp, #32]
  40a834:	ldp	x28, x27, [sp, #16]
  40a838:	ldp	x29, x30, [sp], #96
  40a83c:	ret
  40a840:	mov	x0, x20
  40a844:	mov	x1, x21
  40a848:	bl	401e20 <fopen@plt>
  40a84c:	mov	x23, x0
  40a850:	cbz	x0, 40a820 <_ZdlPvm@@Base+0x998>
  40a854:	cbz	x19, 40a820 <_ZdlPvm@@Base+0x998>
  40a858:	mov	x0, x20
  40a85c:	bl	40b340 <_ZdlPvm@@Base+0x14b8>
  40a860:	str	x0, [x19]
  40a864:	b	40a820 <_ZdlPvm@@Base+0x998>
  40a868:	mov	x23, x0
  40a86c:	cbz	x19, 40a884 <_ZdlPvm@@Base+0x9fc>
  40a870:	str	x24, [x19]
  40a874:	b	40a820 <_ZdlPvm@@Base+0x998>
  40a878:	mov	x23, xzr
  40a87c:	str	w27, [x25]
  40a880:	b	40a820 <_ZdlPvm@@Base+0x998>
  40a884:	mov	x0, x24
  40a888:	bl	401ba0 <free@plt>
  40a88c:	b	40a820 <_ZdlPvm@@Base+0x998>
  40a890:	stp	xzr, xzr, [x0]
  40a894:	ret
  40a898:	stp	x29, x30, [sp, #-48]!
  40a89c:	str	x21, [sp, #16]
  40a8a0:	stp	x20, x19, [sp, #32]
  40a8a4:	mov	x29, sp
  40a8a8:	mov	w21, w2
  40a8ac:	mov	x20, x1
  40a8b0:	mov	x19, x0
  40a8b4:	str	w2, [x0, #8]
  40a8b8:	tbnz	w2, #31, 40a8d8 <_ZdlPvm@@Base+0xa50>
  40a8bc:	cbnz	w21, 40a8e8 <_ZdlPvm@@Base+0xa60>
  40a8c0:	str	wzr, [x19, #12]
  40a8c4:	str	xzr, [x19]
  40a8c8:	ldp	x20, x19, [sp, #32]
  40a8cc:	ldr	x21, [sp, #16]
  40a8d0:	ldp	x29, x30, [sp], #48
  40a8d4:	ret
  40a8d8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40a8dc:	add	x1, x1, #0xb38
  40a8e0:	mov	w0, #0x57                  	// #87
  40a8e4:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40a8e8:	lsl	w8, w21, #1
  40a8ec:	sxtw	x0, w8
  40a8f0:	str	w8, [x19, #12]
  40a8f4:	bl	401a60 <_Znam@plt>
  40a8f8:	str	x0, [x19]
  40a8fc:	sxtw	x2, w21
  40a900:	mov	x1, x20
  40a904:	ldp	x20, x19, [sp, #32]
  40a908:	ldr	x21, [sp, #16]
  40a90c:	ldp	x29, x30, [sp], #48
  40a910:	b	401a80 <memcpy@plt>
  40a914:	stp	x29, x30, [sp, #-48]!
  40a918:	str	x21, [sp, #16]
  40a91c:	stp	x20, x19, [sp, #32]
  40a920:	mov	x29, sp
  40a924:	mov	x19, x0
  40a928:	cbz	x1, 40a970 <_ZdlPvm@@Base+0xae8>
  40a92c:	mov	x0, x1
  40a930:	mov	x20, x1
  40a934:	bl	401b00 <strlen@plt>
  40a938:	mov	x21, x0
  40a93c:	str	w21, [x19, #8]
  40a940:	cbz	w21, 40a978 <_ZdlPvm@@Base+0xaf0>
  40a944:	lsl	w8, w21, #1
  40a948:	sxtw	x0, w8
  40a94c:	str	w8, [x19, #12]
  40a950:	bl	401a60 <_Znam@plt>
  40a954:	str	x0, [x19]
  40a958:	sxtw	x2, w21
  40a95c:	mov	x1, x20
  40a960:	ldp	x20, x19, [sp, #32]
  40a964:	ldr	x21, [sp, #16]
  40a968:	ldp	x29, x30, [sp], #48
  40a96c:	b	401a80 <memcpy@plt>
  40a970:	str	xzr, [x19, #8]
  40a974:	b	40a97c <_ZdlPvm@@Base+0xaf4>
  40a978:	str	wzr, [x19, #12]
  40a97c:	str	xzr, [x19]
  40a980:	ldp	x20, x19, [sp, #32]
  40a984:	ldr	x21, [sp, #16]
  40a988:	ldp	x29, x30, [sp], #48
  40a98c:	ret
  40a990:	stp	x29, x30, [sp, #-32]!
  40a994:	stp	x20, x19, [sp, #16]
  40a998:	mov	x29, sp
  40a99c:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x3178>
  40a9a0:	ldr	d0, [x8, #2864]
  40a9a4:	mov	x20, x0
  40a9a8:	mov	w19, w1
  40a9ac:	str	d0, [x0, #8]
  40a9b0:	mov	w0, #0x2                   	// #2
  40a9b4:	bl	401a60 <_Znam@plt>
  40a9b8:	str	x0, [x20]
  40a9bc:	strb	w19, [x0]
  40a9c0:	ldp	x20, x19, [sp, #16]
  40a9c4:	ldp	x29, x30, [sp], #32
  40a9c8:	ret
  40a9cc:	stp	x29, x30, [sp, #-48]!
  40a9d0:	str	x21, [sp, #16]
  40a9d4:	stp	x20, x19, [sp, #32]
  40a9d8:	mov	x29, sp
  40a9dc:	ldrsw	x19, [x1, #8]
  40a9e0:	mov	x20, x0
  40a9e4:	str	w19, [x0, #8]
  40a9e8:	cbz	w19, 40aa18 <_ZdlPvm@@Base+0xb90>
  40a9ec:	lsl	x0, x19, #1
  40a9f0:	mov	x21, x1
  40a9f4:	str	w0, [x20, #12]
  40a9f8:	bl	401a60 <_Znam@plt>
  40a9fc:	str	x0, [x20]
  40aa00:	ldr	x1, [x21]
  40aa04:	mov	x2, x19
  40aa08:	ldp	x20, x19, [sp, #32]
  40aa0c:	ldr	x21, [sp, #16]
  40aa10:	ldp	x29, x30, [sp], #48
  40aa14:	b	401a80 <memcpy@plt>
  40aa18:	str	wzr, [x20, #12]
  40aa1c:	str	xzr, [x20]
  40aa20:	ldp	x20, x19, [sp, #32]
  40aa24:	ldr	x21, [sp, #16]
  40aa28:	ldp	x29, x30, [sp], #48
  40aa2c:	ret
  40aa30:	ldr	x0, [x0]
  40aa34:	cbz	x0, 40aa3c <_ZdlPvm@@Base+0xbb4>
  40aa38:	b	401da0 <_ZdaPv@plt>
  40aa3c:	ret
  40aa40:	stp	x29, x30, [sp, #-32]!
  40aa44:	stp	x20, x19, [sp, #16]
  40aa48:	mov	x29, sp
  40aa4c:	mov	x19, x0
  40aa50:	mov	x20, x1
  40aa54:	mov	x3, x19
  40aa58:	ldr	x0, [x0]
  40aa5c:	ldr	w1, [x3, #12]!
  40aa60:	ldr	w2, [x20, #8]
  40aa64:	bl	40aa90 <_ZdlPvm@@Base+0xc08>
  40aa68:	str	x0, [x19]
  40aa6c:	ldrsw	x2, [x20, #8]
  40aa70:	str	w2, [x19, #8]
  40aa74:	cbz	w2, 40aa80 <_ZdlPvm@@Base+0xbf8>
  40aa78:	ldr	x1, [x20]
  40aa7c:	bl	401a80 <memcpy@plt>
  40aa80:	mov	x0, x19
  40aa84:	ldp	x20, x19, [sp, #16]
  40aa88:	ldp	x29, x30, [sp], #32
  40aa8c:	ret
  40aa90:	stp	x29, x30, [sp, #-32]!
  40aa94:	stp	x20, x19, [sp, #16]
  40aa98:	mov	x29, sp
  40aa9c:	mov	x19, x3
  40aaa0:	cmp	w1, w2
  40aaa4:	b.ge	40aad0 <_ZdlPvm@@Base+0xc48>  // b.tcont
  40aaa8:	mov	w20, w2
  40aaac:	cbz	x0, 40aab4 <_ZdlPvm@@Base+0xc2c>
  40aab0:	bl	401da0 <_ZdaPv@plt>
  40aab4:	cbz	w20, 40aad8 <_ZdlPvm@@Base+0xc50>
  40aab8:	lsl	w8, w20, #1
  40aabc:	str	w8, [x19]
  40aac0:	ldp	x20, x19, [sp, #16]
  40aac4:	sxtw	x0, w8
  40aac8:	ldp	x29, x30, [sp], #32
  40aacc:	b	401a60 <_Znam@plt>
  40aad0:	str	w1, [x19]
  40aad4:	b	40aae0 <_ZdlPvm@@Base+0xc58>
  40aad8:	mov	x0, xzr
  40aadc:	str	wzr, [x19]
  40aae0:	ldp	x20, x19, [sp, #16]
  40aae4:	ldp	x29, x30, [sp], #32
  40aae8:	ret
  40aaec:	stp	x29, x30, [sp, #-48]!
  40aaf0:	str	x21, [sp, #16]
  40aaf4:	stp	x20, x19, [sp, #32]
  40aaf8:	mov	x29, sp
  40aafc:	mov	x19, x0
  40ab00:	cbz	x1, 40ab48 <_ZdlPvm@@Base+0xcc0>
  40ab04:	mov	x0, x1
  40ab08:	mov	x20, x1
  40ab0c:	bl	401b00 <strlen@plt>
  40ab10:	ldr	x8, [x19]
  40ab14:	mov	x3, x19
  40ab18:	ldr	w1, [x3, #12]!
  40ab1c:	mov	x21, x0
  40ab20:	mov	x0, x8
  40ab24:	mov	w2, w21
  40ab28:	bl	40aa90 <_ZdlPvm@@Base+0xc08>
  40ab2c:	str	x0, [x19]
  40ab30:	str	w21, [x19, #8]
  40ab34:	cbz	w21, 40ab58 <_ZdlPvm@@Base+0xcd0>
  40ab38:	sxtw	x2, w21
  40ab3c:	mov	x1, x20
  40ab40:	bl	401a80 <memcpy@plt>
  40ab44:	b	40ab58 <_ZdlPvm@@Base+0xcd0>
  40ab48:	ldr	x0, [x19]
  40ab4c:	cbz	x0, 40ab54 <_ZdlPvm@@Base+0xccc>
  40ab50:	bl	401da0 <_ZdaPv@plt>
  40ab54:	stp	xzr, xzr, [x19]
  40ab58:	mov	x0, x19
  40ab5c:	ldp	x20, x19, [sp, #32]
  40ab60:	ldr	x21, [sp, #16]
  40ab64:	ldp	x29, x30, [sp], #48
  40ab68:	ret
  40ab6c:	stp	x29, x30, [sp, #-48]!
  40ab70:	str	x21, [sp, #16]
  40ab74:	stp	x20, x19, [sp, #32]
  40ab78:	mov	x29, sp
  40ab7c:	mov	x19, x0
  40ab80:	mov	x3, x19
  40ab84:	ldr	x0, [x0]
  40ab88:	ldr	w8, [x3, #12]!
  40ab8c:	mov	w20, w1
  40ab90:	mov	w2, #0x1                   	// #1
  40ab94:	mov	w21, #0x1                   	// #1
  40ab98:	mov	w1, w8
  40ab9c:	bl	40aa90 <_ZdlPvm@@Base+0xc08>
  40aba0:	str	x0, [x19]
  40aba4:	str	w21, [x19, #8]
  40aba8:	strb	w20, [x0]
  40abac:	mov	x0, x19
  40abb0:	ldp	x20, x19, [sp, #32]
  40abb4:	ldr	x21, [sp, #16]
  40abb8:	ldp	x29, x30, [sp], #48
  40abbc:	ret
  40abc0:	stp	x29, x30, [sp, #-32]!
  40abc4:	stp	x20, x19, [sp, #16]
  40abc8:	mov	x20, x0
  40abcc:	ldr	x0, [x0]
  40abd0:	mov	x19, x1
  40abd4:	mov	x29, sp
  40abd8:	cbz	x0, 40abe0 <_ZdlPvm@@Base+0xd58>
  40abdc:	bl	401da0 <_ZdaPv@plt>
  40abe0:	ldr	x8, [x19]
  40abe4:	str	x8, [x20]
  40abe8:	ldr	x8, [x19, #8]
  40abec:	str	x8, [x20, #8]
  40abf0:	stp	xzr, xzr, [x19]
  40abf4:	ldp	x20, x19, [sp, #16]
  40abf8:	ldp	x29, x30, [sp], #32
  40abfc:	ret
  40ac00:	stp	x29, x30, [sp, #-32]!
  40ac04:	str	x19, [sp, #16]
  40ac08:	mov	x29, sp
  40ac0c:	mov	x19, x0
  40ac10:	mov	x4, x19
  40ac14:	ldr	x0, [x0]
  40ac18:	ldr	w1, [x4, #12]!
  40ac1c:	ldr	w2, [x19, #8]
  40ac20:	add	w3, w2, #0x1
  40ac24:	bl	40ac38 <_ZdlPvm@@Base+0xdb0>
  40ac28:	str	x0, [x19]
  40ac2c:	ldr	x19, [sp, #16]
  40ac30:	ldp	x29, x30, [sp], #32
  40ac34:	ret
  40ac38:	stp	x29, x30, [sp, #-48]!
  40ac3c:	stp	x22, x21, [sp, #16]
  40ac40:	stp	x20, x19, [sp, #32]
  40ac44:	mov	x29, sp
  40ac48:	mov	x21, x4
  40ac4c:	cmp	w1, w3
  40ac50:	mov	x19, x0
  40ac54:	b.ge	40aca8 <_ZdlPvm@@Base+0xe20>  // b.tcont
  40ac58:	mov	w22, w3
  40ac5c:	cbz	w3, 40acb0 <_ZdlPvm@@Base+0xe28>
  40ac60:	lsl	w8, w22, #1
  40ac64:	sxtw	x0, w8
  40ac68:	mov	w20, w2
  40ac6c:	str	w8, [x21]
  40ac70:	bl	401a60 <_Znam@plt>
  40ac74:	mov	x21, x0
  40ac78:	cbz	w20, 40ac94 <_ZdlPvm@@Base+0xe0c>
  40ac7c:	cmp	w20, w22
  40ac80:	b.ge	40ac94 <_ZdlPvm@@Base+0xe0c>  // b.tcont
  40ac84:	sxtw	x2, w20
  40ac88:	mov	x0, x21
  40ac8c:	mov	x1, x19
  40ac90:	bl	401a80 <memcpy@plt>
  40ac94:	cbz	x19, 40aca0 <_ZdlPvm@@Base+0xe18>
  40ac98:	mov	x0, x19
  40ac9c:	bl	401da0 <_ZdaPv@plt>
  40aca0:	mov	x19, x21
  40aca4:	b	40acc4 <_ZdlPvm@@Base+0xe3c>
  40aca8:	str	w1, [x21]
  40acac:	b	40acc4 <_ZdlPvm@@Base+0xe3c>
  40acb0:	cbz	x19, 40acbc <_ZdlPvm@@Base+0xe34>
  40acb4:	mov	x0, x19
  40acb8:	bl	401da0 <_ZdaPv@plt>
  40acbc:	mov	x19, xzr
  40acc0:	str	wzr, [x21]
  40acc4:	mov	x0, x19
  40acc8:	ldp	x20, x19, [sp, #32]
  40accc:	ldp	x22, x21, [sp, #16]
  40acd0:	ldp	x29, x30, [sp], #48
  40acd4:	ret
  40acd8:	stp	x29, x30, [sp, #-48]!
  40acdc:	stp	x22, x21, [sp, #16]
  40ace0:	stp	x20, x19, [sp, #32]
  40ace4:	mov	x29, sp
  40ace8:	mov	x19, x0
  40acec:	cbz	x1, 40ad40 <_ZdlPvm@@Base+0xeb8>
  40acf0:	mov	x0, x1
  40acf4:	mov	x20, x1
  40acf8:	bl	401b00 <strlen@plt>
  40acfc:	ldr	w2, [x19, #8]
  40ad00:	mov	x4, x19
  40ad04:	ldr	w1, [x4, #12]!
  40ad08:	mov	x21, x0
  40ad0c:	ldr	x0, [x19]
  40ad10:	add	w22, w2, w21
  40ad14:	cmp	w22, w1
  40ad18:	b.le	40ad2c <_ZdlPvm@@Base+0xea4>
  40ad1c:	mov	w3, w22
  40ad20:	bl	40ac38 <_ZdlPvm@@Base+0xdb0>
  40ad24:	ldr	w2, [x19, #8]
  40ad28:	str	x0, [x19]
  40ad2c:	add	x0, x0, w2, sxtw
  40ad30:	sxtw	x2, w21
  40ad34:	mov	x1, x20
  40ad38:	bl	401a80 <memcpy@plt>
  40ad3c:	str	w22, [x19, #8]
  40ad40:	mov	x0, x19
  40ad44:	ldp	x20, x19, [sp, #32]
  40ad48:	ldp	x22, x21, [sp, #16]
  40ad4c:	ldp	x29, x30, [sp], #48
  40ad50:	ret
  40ad54:	stp	x29, x30, [sp, #-48]!
  40ad58:	str	x21, [sp, #16]
  40ad5c:	stp	x20, x19, [sp, #32]
  40ad60:	mov	x29, sp
  40ad64:	ldr	w8, [x1, #8]
  40ad68:	mov	x19, x0
  40ad6c:	cbz	w8, 40adb8 <_ZdlPvm@@Base+0xf30>
  40ad70:	ldr	w2, [x19, #8]
  40ad74:	mov	x4, x19
  40ad78:	mov	x20, x1
  40ad7c:	ldr	w1, [x4, #12]!
  40ad80:	ldr	x0, [x19]
  40ad84:	add	w21, w2, w8
  40ad88:	cmp	w21, w1
  40ad8c:	b.le	40ada4 <_ZdlPvm@@Base+0xf1c>
  40ad90:	mov	w3, w21
  40ad94:	bl	40ac38 <_ZdlPvm@@Base+0xdb0>
  40ad98:	str	x0, [x19]
  40ad9c:	ldr	w2, [x19, #8]
  40ada0:	ldr	w8, [x20, #8]
  40ada4:	ldr	x1, [x20]
  40ada8:	add	x0, x0, w2, sxtw
  40adac:	sxtw	x2, w8
  40adb0:	bl	401a80 <memcpy@plt>
  40adb4:	str	w21, [x19, #8]
  40adb8:	mov	x0, x19
  40adbc:	ldp	x20, x19, [sp, #32]
  40adc0:	ldr	x21, [sp, #16]
  40adc4:	ldp	x29, x30, [sp], #48
  40adc8:	ret
  40adcc:	cmp	w2, #0x1
  40add0:	b.lt	40ae3c <_ZdlPvm@@Base+0xfb4>  // b.tstop
  40add4:	stp	x29, x30, [sp, #-48]!
  40add8:	stp	x22, x21, [sp, #16]
  40addc:	stp	x20, x19, [sp, #32]
  40ade0:	mov	x29, sp
  40ade4:	mov	w21, w2
  40ade8:	ldr	w2, [x0, #8]
  40adec:	mov	x4, x0
  40adf0:	mov	x20, x1
  40adf4:	ldr	w1, [x4, #12]!
  40adf8:	mov	x19, x0
  40adfc:	ldr	x0, [x0]
  40ae00:	add	w22, w2, w21
  40ae04:	cmp	w22, w1
  40ae08:	b.le	40ae1c <_ZdlPvm@@Base+0xf94>
  40ae0c:	mov	w3, w22
  40ae10:	bl	40ac38 <_ZdlPvm@@Base+0xdb0>
  40ae14:	ldr	w2, [x19, #8]
  40ae18:	str	x0, [x19]
  40ae1c:	add	x0, x0, w2, sxtw
  40ae20:	mov	w2, w21
  40ae24:	mov	x1, x20
  40ae28:	bl	401a80 <memcpy@plt>
  40ae2c:	str	w22, [x19, #8]
  40ae30:	ldp	x20, x19, [sp, #32]
  40ae34:	ldp	x22, x21, [sp, #16]
  40ae38:	ldp	x29, x30, [sp], #48
  40ae3c:	ret
  40ae40:	stp	x29, x30, [sp, #-64]!
  40ae44:	stp	x24, x23, [sp, #16]
  40ae48:	stp	x22, x21, [sp, #32]
  40ae4c:	stp	x20, x19, [sp, #48]
  40ae50:	mov	x29, sp
  40ae54:	mov	w20, w4
  40ae58:	mov	x19, x3
  40ae5c:	mov	w22, w2
  40ae60:	mov	x21, x1
  40ae64:	orr	w8, w4, w2
  40ae68:	mov	x23, x0
  40ae6c:	tbz	w8, #31, 40ae80 <_ZdlPvm@@Base+0xff8>
  40ae70:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40ae74:	add	x1, x1, #0xb38
  40ae78:	mov	w0, #0xd7                  	// #215
  40ae7c:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40ae80:	adds	w8, w20, w22
  40ae84:	str	w8, [x23, #8]
  40ae88:	b.eq	40aecc <_ZdlPvm@@Base+0x1044>  // b.none
  40ae8c:	lsl	w8, w8, #1
  40ae90:	sxtw	x0, w8
  40ae94:	str	w8, [x23, #12]
  40ae98:	bl	401a60 <_Znam@plt>
  40ae9c:	mov	x24, x0
  40aea0:	str	x0, [x23]
  40aea4:	cbz	w22, 40aee8 <_ZdlPvm@@Base+0x1060>
  40aea8:	sxtw	x22, w22
  40aeac:	mov	x0, x24
  40aeb0:	mov	x1, x21
  40aeb4:	mov	x2, x22
  40aeb8:	bl	401a80 <memcpy@plt>
  40aebc:	cbz	w20, 40aed4 <_ZdlPvm@@Base+0x104c>
  40aec0:	add	x0, x24, x22
  40aec4:	sxtw	x2, w20
  40aec8:	b	40aef0 <_ZdlPvm@@Base+0x1068>
  40aecc:	str	wzr, [x23, #12]
  40aed0:	str	xzr, [x23]
  40aed4:	ldp	x20, x19, [sp, #48]
  40aed8:	ldp	x22, x21, [sp, #32]
  40aedc:	ldp	x24, x23, [sp, #16]
  40aee0:	ldp	x29, x30, [sp], #64
  40aee4:	ret
  40aee8:	sxtw	x2, w20
  40aeec:	mov	x0, x24
  40aef0:	mov	x1, x19
  40aef4:	ldp	x20, x19, [sp, #48]
  40aef8:	ldp	x22, x21, [sp, #32]
  40aefc:	ldp	x24, x23, [sp, #16]
  40af00:	ldp	x29, x30, [sp], #64
  40af04:	b	401a80 <memcpy@plt>
  40af08:	stp	x29, x30, [sp, #-16]!
  40af0c:	ldrsw	x2, [x0, #8]
  40af10:	ldrsw	x8, [x1, #8]
  40af14:	mov	x29, sp
  40af18:	cmp	w2, w8
  40af1c:	b.le	40af3c <_ZdlPvm@@Base+0x10b4>
  40af20:	cbz	w8, 40af58 <_ZdlPvm@@Base+0x10d0>
  40af24:	ldr	x0, [x0]
  40af28:	ldr	x1, [x1]
  40af2c:	mov	x2, x8
  40af30:	bl	401b80 <memcmp@plt>
  40af34:	lsr	w0, w0, #31
  40af38:	b	40af64 <_ZdlPvm@@Base+0x10dc>
  40af3c:	cbz	w2, 40af60 <_ZdlPvm@@Base+0x10d8>
  40af40:	ldr	x0, [x0]
  40af44:	ldr	x1, [x1]
  40af48:	bl	401b80 <memcmp@plt>
  40af4c:	cmp	w0, #0x1
  40af50:	cset	w0, lt  // lt = tstop
  40af54:	b	40af64 <_ZdlPvm@@Base+0x10dc>
  40af58:	mov	w0, wzr
  40af5c:	b	40af64 <_ZdlPvm@@Base+0x10dc>
  40af60:	mov	w0, #0x1                   	// #1
  40af64:	ldp	x29, x30, [sp], #16
  40af68:	ret
  40af6c:	stp	x29, x30, [sp, #-16]!
  40af70:	ldrsw	x2, [x0, #8]
  40af74:	ldrsw	x8, [x1, #8]
  40af78:	mov	x29, sp
  40af7c:	cmp	w2, w8
  40af80:	b.ge	40afa0 <_ZdlPvm@@Base+0x1118>  // b.tcont
  40af84:	cbz	w2, 40afbc <_ZdlPvm@@Base+0x1134>
  40af88:	ldr	x0, [x0]
  40af8c:	ldr	x1, [x1]
  40af90:	bl	401b80 <memcmp@plt>
  40af94:	cmp	w0, #0x1
  40af98:	cset	w0, lt  // lt = tstop
  40af9c:	b	40afc8 <_ZdlPvm@@Base+0x1140>
  40afa0:	cbz	w8, 40afc4 <_ZdlPvm@@Base+0x113c>
  40afa4:	ldr	x0, [x0]
  40afa8:	ldr	x1, [x1]
  40afac:	mov	x2, x8
  40afb0:	bl	401b80 <memcmp@plt>
  40afb4:	lsr	w0, w0, #31
  40afb8:	b	40afc8 <_ZdlPvm@@Base+0x1140>
  40afbc:	mov	w0, #0x1                   	// #1
  40afc0:	b	40afc8 <_ZdlPvm@@Base+0x1140>
  40afc4:	mov	w0, wzr
  40afc8:	ldp	x29, x30, [sp], #16
  40afcc:	ret
  40afd0:	stp	x29, x30, [sp, #-16]!
  40afd4:	ldrsw	x2, [x0, #8]
  40afd8:	ldrsw	x8, [x1, #8]
  40afdc:	mov	x29, sp
  40afe0:	cmp	w2, w8
  40afe4:	b.ge	40b004 <_ZdlPvm@@Base+0x117c>  // b.tcont
  40afe8:	cbz	w2, 40b024 <_ZdlPvm@@Base+0x119c>
  40afec:	ldr	x0, [x0]
  40aff0:	ldr	x1, [x1]
  40aff4:	bl	401b80 <memcmp@plt>
  40aff8:	cmp	w0, #0x0
  40affc:	cset	w0, gt
  40b000:	b	40b030 <_ZdlPvm@@Base+0x11a8>
  40b004:	cbz	w8, 40b02c <_ZdlPvm@@Base+0x11a4>
  40b008:	ldr	x0, [x0]
  40b00c:	ldr	x1, [x1]
  40b010:	mov	x2, x8
  40b014:	bl	401b80 <memcmp@plt>
  40b018:	mvn	w8, w0
  40b01c:	lsr	w0, w8, #31
  40b020:	b	40b030 <_ZdlPvm@@Base+0x11a8>
  40b024:	mov	w0, wzr
  40b028:	b	40b030 <_ZdlPvm@@Base+0x11a8>
  40b02c:	mov	w0, #0x1                   	// #1
  40b030:	ldp	x29, x30, [sp], #16
  40b034:	ret
  40b038:	stp	x29, x30, [sp, #-16]!
  40b03c:	ldrsw	x2, [x0, #8]
  40b040:	ldrsw	x8, [x1, #8]
  40b044:	mov	x29, sp
  40b048:	cmp	w2, w8
  40b04c:	b.le	40b070 <_ZdlPvm@@Base+0x11e8>
  40b050:	cbz	w8, 40b08c <_ZdlPvm@@Base+0x1204>
  40b054:	ldr	x0, [x0]
  40b058:	ldr	x1, [x1]
  40b05c:	mov	x2, x8
  40b060:	bl	401b80 <memcmp@plt>
  40b064:	mvn	w8, w0
  40b068:	lsr	w0, w8, #31
  40b06c:	b	40b098 <_ZdlPvm@@Base+0x1210>
  40b070:	cbz	w2, 40b094 <_ZdlPvm@@Base+0x120c>
  40b074:	ldr	x0, [x0]
  40b078:	ldr	x1, [x1]
  40b07c:	bl	401b80 <memcmp@plt>
  40b080:	cmp	w0, #0x0
  40b084:	cset	w0, gt
  40b088:	b	40b098 <_ZdlPvm@@Base+0x1210>
  40b08c:	mov	w0, #0x1                   	// #1
  40b090:	b	40b098 <_ZdlPvm@@Base+0x1210>
  40b094:	mov	w0, wzr
  40b098:	ldp	x29, x30, [sp], #16
  40b09c:	ret
  40b0a0:	stp	x29, x30, [sp, #-32]!
  40b0a4:	stp	x20, x19, [sp, #16]
  40b0a8:	mov	x29, sp
  40b0ac:	mov	w19, w1
  40b0b0:	mov	x20, x0
  40b0b4:	tbz	w1, #31, 40b0c8 <_ZdlPvm@@Base+0x1240>
  40b0b8:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40b0bc:	add	x1, x1, #0xb38
  40b0c0:	mov	w0, #0x107                 	// #263
  40b0c4:	bl	40b7fc <_ZdlPvm@@Base+0x1974>
  40b0c8:	mov	x4, x20
  40b0cc:	ldr	w1, [x4, #12]!
  40b0d0:	cmp	w1, w19
  40b0d4:	b.ge	40b0ec <_ZdlPvm@@Base+0x1264>  // b.tcont
  40b0d8:	ldr	x0, [x20]
  40b0dc:	ldr	w2, [x20, #8]
  40b0e0:	mov	w3, w19
  40b0e4:	bl	40ac38 <_ZdlPvm@@Base+0xdb0>
  40b0e8:	str	x0, [x20]
  40b0ec:	str	w19, [x20, #8]
  40b0f0:	ldp	x20, x19, [sp, #16]
  40b0f4:	ldp	x29, x30, [sp], #32
  40b0f8:	ret
  40b0fc:	str	wzr, [x0, #8]
  40b100:	ret
  40b104:	stp	x29, x30, [sp, #-32]!
  40b108:	str	x19, [sp, #16]
  40b10c:	ldr	x19, [x0]
  40b110:	mov	x29, sp
  40b114:	cbz	x19, 40b134 <_ZdlPvm@@Base+0x12ac>
  40b118:	ldrsw	x2, [x0, #8]
  40b11c:	and	w1, w1, #0xff
  40b120:	mov	x0, x19
  40b124:	bl	401cb0 <memchr@plt>
  40b128:	cbz	x0, 40b134 <_ZdlPvm@@Base+0x12ac>
  40b12c:	sub	w0, w0, w19
  40b130:	b	40b138 <_ZdlPvm@@Base+0x12b0>
  40b134:	mov	w0, #0xffffffff            	// #-1
  40b138:	ldr	x19, [sp, #16]
  40b13c:	ldp	x29, x30, [sp], #32
  40b140:	ret
  40b144:	stp	x29, x30, [sp, #-32]!
  40b148:	stp	x20, x19, [sp, #16]
  40b14c:	ldr	w19, [x0, #8]
  40b150:	ldr	x20, [x0]
  40b154:	mov	x29, sp
  40b158:	cmp	w19, #0x1
  40b15c:	b.lt	40b184 <_ZdlPvm@@Base+0x12fc>  // b.tstop
  40b160:	mov	w8, wzr
  40b164:	mov	x9, x19
  40b168:	mov	x10, x20
  40b16c:	ldrb	w11, [x10], #1
  40b170:	cmp	w11, #0x0
  40b174:	cinc	w8, w8, eq  // eq = none
  40b178:	subs	x9, x9, #0x1
  40b17c:	b.ne	40b16c <_ZdlPvm@@Base+0x12e4>  // b.any
  40b180:	b	40b188 <_ZdlPvm@@Base+0x1300>
  40b184:	mov	w8, wzr
  40b188:	sub	w8, w19, w8
  40b18c:	add	w8, w8, #0x1
  40b190:	sxtw	x0, w8
  40b194:	bl	401e60 <malloc@plt>
  40b198:	cmp	w19, #0x1
  40b19c:	mov	x8, x0
  40b1a0:	b.lt	40b1c0 <_ZdlPvm@@Base+0x1338>  // b.tstop
  40b1a4:	mov	x8, x0
  40b1a8:	ldrb	w9, [x20]
  40b1ac:	cbz	w9, 40b1b4 <_ZdlPvm@@Base+0x132c>
  40b1b0:	strb	w9, [x8], #1
  40b1b4:	subs	x19, x19, #0x1
  40b1b8:	add	x20, x20, #0x1
  40b1bc:	b.ne	40b1a8 <_ZdlPvm@@Base+0x1320>  // b.any
  40b1c0:	ldp	x20, x19, [sp, #16]
  40b1c4:	strb	wzr, [x8]
  40b1c8:	ldp	x29, x30, [sp], #32
  40b1cc:	ret
  40b1d0:	stp	x29, x30, [sp, #-64]!
  40b1d4:	str	x23, [sp, #16]
  40b1d8:	stp	x22, x21, [sp, #32]
  40b1dc:	stp	x20, x19, [sp, #48]
  40b1e0:	mov	x29, sp
  40b1e4:	ldrsw	x9, [x0, #8]
  40b1e8:	ldr	x20, [x0]
  40b1ec:	mov	x19, x0
  40b1f0:	mov	x10, x9
  40b1f4:	subs	x8, x10, #0x1
  40b1f8:	b.lt	40b240 <_ZdlPvm@@Base+0x13b8>  // b.tstop
  40b1fc:	add	x10, x20, x10
  40b200:	ldurb	w10, [x10, #-1]
  40b204:	cmp	w10, #0x20
  40b208:	mov	x10, x8
  40b20c:	b.eq	40b1f4 <_ZdlPvm@@Base+0x136c>  // b.none
  40b210:	add	w10, w8, #0x1
  40b214:	cmp	w10, #0x2
  40b218:	b.lt	40b244 <_ZdlPvm@@Base+0x13bc>  // b.tstop
  40b21c:	ldrb	w10, [x20]
  40b220:	cmp	w10, #0x20
  40b224:	b.ne	40b244 <_ZdlPvm@@Base+0x13bc>  // b.any
  40b228:	mov	x21, x20
  40b22c:	ldrb	w10, [x21, #1]!
  40b230:	sub	w8, w8, #0x1
  40b234:	cmp	w10, #0x20
  40b238:	b.eq	40b22c <_ZdlPvm@@Base+0x13a4>  // b.none
  40b23c:	b	40b248 <_ZdlPvm@@Base+0x13c0>
  40b240:	sub	w8, w10, #0x1
  40b244:	mov	x21, x20
  40b248:	sub	w9, w9, #0x1
  40b24c:	cmp	w9, w8
  40b250:	b.eq	40b2a4 <_ZdlPvm@@Base+0x141c>  // b.none
  40b254:	tbnz	w8, #31, 40b28c <_ZdlPvm@@Base+0x1404>
  40b258:	ldrsw	x0, [x19, #12]
  40b25c:	add	w23, w8, #0x1
  40b260:	str	w23, [x19, #8]
  40b264:	bl	401a60 <_Znam@plt>
  40b268:	sxtw	x2, w23
  40b26c:	mov	x1, x21
  40b270:	mov	x22, x0
  40b274:	bl	401a80 <memcpy@plt>
  40b278:	cbz	x20, 40b284 <_ZdlPvm@@Base+0x13fc>
  40b27c:	mov	x0, x20
  40b280:	bl	401da0 <_ZdaPv@plt>
  40b284:	str	x22, [x19]
  40b288:	b	40b2a4 <_ZdlPvm@@Base+0x141c>
  40b28c:	str	wzr, [x19, #8]
  40b290:	cbz	x20, 40b2a4 <_ZdlPvm@@Base+0x141c>
  40b294:	mov	x0, x20
  40b298:	bl	401da0 <_ZdaPv@plt>
  40b29c:	str	xzr, [x19]
  40b2a0:	str	wzr, [x19, #12]
  40b2a4:	ldp	x20, x19, [sp, #48]
  40b2a8:	ldp	x22, x21, [sp, #32]
  40b2ac:	ldr	x23, [sp, #16]
  40b2b0:	ldp	x29, x30, [sp], #64
  40b2b4:	ret
  40b2b8:	stp	x29, x30, [sp, #-48]!
  40b2bc:	stp	x20, x19, [sp, #32]
  40b2c0:	ldr	w20, [x0, #8]
  40b2c4:	str	x21, [sp, #16]
  40b2c8:	mov	x29, sp
  40b2cc:	cmp	w20, #0x1
  40b2d0:	b.lt	40b2f0 <_ZdlPvm@@Base+0x1468>  // b.tstop
  40b2d4:	ldr	x21, [x0]
  40b2d8:	mov	x19, x1
  40b2dc:	ldrb	w0, [x21], #1
  40b2e0:	mov	x1, x19
  40b2e4:	bl	401b30 <putc@plt>
  40b2e8:	subs	x20, x20, #0x1
  40b2ec:	b.ne	40b2dc <_ZdlPvm@@Base+0x1454>  // b.any
  40b2f0:	ldp	x20, x19, [sp, #32]
  40b2f4:	ldr	x21, [sp, #16]
  40b2f8:	ldp	x29, x30, [sp], #48
  40b2fc:	ret
  40b300:	stp	x29, x30, [sp, #-32]!
  40b304:	stp	x20, x19, [sp, #16]
  40b308:	mov	x29, sp
  40b30c:	adrp	x20, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b310:	add	x20, x20, #0x4e8
  40b314:	adrp	x1, 40c000 <_ZdlPvm@@Base+0x2178>
  40b318:	mov	w2, w0
  40b31c:	add	x1, x1, #0x6d4
  40b320:	mov	x0, x20
  40b324:	mov	x19, x8
  40b328:	bl	401c40 <sprintf@plt>
  40b32c:	mov	x0, x19
  40b330:	mov	x1, x20
  40b334:	ldp	x20, x19, [sp, #16]
  40b338:	ldp	x29, x30, [sp], #32
  40b33c:	b	40a914 <_ZdlPvm@@Base+0xa8c>
  40b340:	cbz	x0, 40b370 <_ZdlPvm@@Base+0x14e8>
  40b344:	stp	x29, x30, [sp, #-32]!
  40b348:	str	x19, [sp, #16]
  40b34c:	mov	x29, sp
  40b350:	mov	x19, x0
  40b354:	bl	401b00 <strlen@plt>
  40b358:	add	x0, x0, #0x1
  40b35c:	bl	401e60 <malloc@plt>
  40b360:	mov	x1, x19
  40b364:	bl	401c20 <strcpy@plt>
  40b368:	ldr	x19, [sp, #16]
  40b36c:	ldp	x29, x30, [sp], #32
  40b370:	ret
  40b374:	stp	x29, x30, [sp, #-48]!
  40b378:	stp	x22, x21, [sp, #16]
  40b37c:	stp	x20, x19, [sp, #32]
  40b380:	mov	x29, sp
  40b384:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  40b388:	add	x0, x0, #0xb55
  40b38c:	bl	401ea0 <getenv@plt>
  40b390:	mov	x20, x0
  40b394:	cbnz	x0, 40b3b4 <_ZdlPvm@@Base+0x152c>
  40b398:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  40b39c:	add	x0, x0, #0xb5b
  40b3a0:	bl	401ea0 <getenv@plt>
  40b3a4:	adrp	x8, 40d000 <_ZdlPvm@@Base+0x3178>
  40b3a8:	add	x8, x8, #0xb62
  40b3ac:	cmp	x0, #0x0
  40b3b0:	csel	x20, x8, x0, eq  // eq = none
  40b3b4:	mov	x0, x20
  40b3b8:	bl	401b00 <strlen@plt>
  40b3bc:	add	x8, x20, x0
  40b3c0:	ldurb	w8, [x8, #-1]
  40b3c4:	mov	w9, #0x1                   	// #1
  40b3c8:	mov	x10, #0x1                   	// #1
  40b3cc:	movk	x10, #0x8000, lsl #32
  40b3d0:	cmp	x8, #0x3f
  40b3d4:	lsl	x8, x9, x8
  40b3d8:	cset	w9, hi  // hi = pmore
  40b3dc:	tst	x8, x10
  40b3e0:	cset	w8, eq  // eq = none
  40b3e4:	orr	w22, w9, w8
  40b3e8:	add	x21, x0, x22
  40b3ec:	add	x0, x21, #0x1
  40b3f0:	bl	401a60 <_Znam@plt>
  40b3f4:	mov	x1, x20
  40b3f8:	mov	x19, x0
  40b3fc:	bl	401c20 <strcpy@plt>
  40b400:	cmp	w22, #0x1
  40b404:	b.ne	40b418 <_ZdlPvm@@Base+0x1590>  // b.any
  40b408:	mov	x0, x19
  40b40c:	bl	401b00 <strlen@plt>
  40b410:	mov	w8, #0x2f                  	// #47
  40b414:	strh	w8, [x19, x0]
  40b418:	mov	x0, x19
  40b41c:	bl	40bb14 <_ZdlPvm@@Base+0x1c8c>
  40b420:	cmp	x0, #0xe
  40b424:	b.hi	40b440 <_ZdlPvm@@Base+0x15b8>  // b.pmore
  40b428:	adrp	x20, 40c000 <_ZdlPvm@@Base+0x2178>
  40b42c:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b430:	mov	w9, #0x1                   	// #1
  40b434:	add	x20, x20, #0x241
  40b438:	str	w9, [x8, #1288]
  40b43c:	b	40b448 <_ZdlPvm@@Base+0x15c0>
  40b440:	adrp	x20, 40b000 <_ZdlPvm@@Base+0x1178>
  40b444:	add	x20, x20, #0xffe
  40b448:	mov	x0, x20
  40b44c:	bl	401b00 <strlen@plt>
  40b450:	add	x8, x0, x21
  40b454:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b458:	add	x0, x8, #0x1
  40b45c:	str	x8, [x9, #1280]
  40b460:	bl	401a60 <_Znam@plt>
  40b464:	adrp	x21, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b468:	mov	x1, x19
  40b46c:	str	x0, [x21, #1272]
  40b470:	bl	401c20 <strcpy@plt>
  40b474:	ldr	x0, [x21, #1272]
  40b478:	mov	x1, x20
  40b47c:	bl	401f30 <strcat@plt>
  40b480:	mov	x0, x19
  40b484:	ldp	x20, x19, [sp, #32]
  40b488:	ldp	x22, x21, [sp, #16]
  40b48c:	ldp	x29, x30, [sp], #48
  40b490:	b	401da0 <_ZdaPv@plt>
  40b494:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b498:	ldr	x0, [x8, #1272]
  40b49c:	cbz	x0, 40b4a4 <_ZdlPvm@@Base+0x161c>
  40b4a0:	b	401da0 <_ZdaPv@plt>
  40b4a4:	ret
  40b4a8:	stp	x29, x30, [sp, #-48]!
  40b4ac:	str	x21, [sp, #16]
  40b4b0:	stp	x20, x19, [sp, #32]
  40b4b4:	mov	x29, sp
  40b4b8:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b4bc:	ldr	w8, [x8, #1288]
  40b4c0:	cmp	w8, #0x0
  40b4c4:	csel	x19, x0, x1, eq  // eq = none
  40b4c8:	cbz	x19, 40b4dc <_ZdlPvm@@Base+0x1654>
  40b4cc:	mov	x0, x19
  40b4d0:	bl	401b00 <strlen@plt>
  40b4d4:	mov	x21, x0
  40b4d8:	b	40b4e0 <_ZdlPvm@@Base+0x1658>
  40b4dc:	mov	w21, wzr
  40b4e0:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b4e4:	ldr	x8, [x8, #1280]
  40b4e8:	add	x8, x8, w21, sxtw
  40b4ec:	add	x0, x8, #0x7
  40b4f0:	bl	401a60 <_Znam@plt>
  40b4f4:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b4f8:	ldr	x1, [x8, #1272]
  40b4fc:	mov	x20, x0
  40b500:	bl	401c20 <strcpy@plt>
  40b504:	cmp	w21, #0x1
  40b508:	b.lt	40b518 <_ZdlPvm@@Base+0x1690>  // b.tstop
  40b50c:	mov	x0, x20
  40b510:	mov	x1, x19
  40b514:	bl	401f30 <strcat@plt>
  40b518:	mov	x0, x20
  40b51c:	bl	401b00 <strlen@plt>
  40b520:	add	x8, x20, x0
  40b524:	mov	x0, x20
  40b528:	ldp	x20, x19, [sp, #32]
  40b52c:	ldr	x21, [sp, #16]
  40b530:	mov	w9, #0x5858                	// #22616
  40b534:	mov	w10, #0x5858                	// #22616
  40b538:	movk	w9, #0x5858, lsl #16
  40b53c:	movk	w10, #0x58, lsl #16
  40b540:	str	w9, [x8]
  40b544:	stur	w10, [x8, #3]
  40b548:	ldp	x29, x30, [sp], #48
  40b54c:	ret
  40b550:	sub	sp, sp, #0x50
  40b554:	stp	x29, x30, [sp, #32]
  40b558:	stp	x22, x21, [sp, #48]
  40b55c:	stp	x20, x19, [sp, #64]
  40b560:	add	x29, sp, #0x20
  40b564:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b568:	ldr	x19, [x8, #1296]
  40b56c:	cbz	x19, 40b5e0 <_ZdlPvm@@Base+0x1758>
  40b570:	adrp	x20, 40d000 <_ZdlPvm@@Base+0x3178>
  40b574:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b578:	add	x20, x20, #0xb6e
  40b57c:	add	x21, x21, #0xfc0
  40b580:	ldr	x0, [x19]
  40b584:	bl	401c70 <unlink@plt>
  40b588:	tbz	w0, #31, 40b5c4 <_ZdlPvm@@Base+0x173c>
  40b58c:	ldr	x1, [x19]
  40b590:	add	x0, sp, #0x10
  40b594:	bl	404aa4 <feof@plt+0x2b54>
  40b598:	bl	401db0 <__errno_location@plt>
  40b59c:	ldr	w0, [x0]
  40b5a0:	bl	401c10 <strerror@plt>
  40b5a4:	mov	x1, x0
  40b5a8:	mov	x0, sp
  40b5ac:	bl	404aa4 <feof@plt+0x2b54>
  40b5b0:	add	x1, sp, #0x10
  40b5b4:	mov	x2, sp
  40b5b8:	mov	x0, x20
  40b5bc:	mov	x3, x21
  40b5c0:	bl	404cf4 <feof@plt+0x2da4>
  40b5c4:	ldp	x0, x22, [x19]
  40b5c8:	cbz	x0, 40b5d0 <_ZdlPvm@@Base+0x1748>
  40b5cc:	bl	401da0 <_ZdaPv@plt>
  40b5d0:	mov	x0, x19
  40b5d4:	bl	409e7c <_ZdlPv@@Base>
  40b5d8:	mov	x19, x22
  40b5dc:	cbnz	x22, 40b580 <_ZdlPvm@@Base+0x16f8>
  40b5e0:	ldp	x20, x19, [sp, #64]
  40b5e4:	ldp	x22, x21, [sp, #48]
  40b5e8:	ldp	x29, x30, [sp, #32]
  40b5ec:	add	sp, sp, #0x50
  40b5f0:	ret
  40b5f4:	bl	404a70 <feof@plt+0x2b20>
  40b5f8:	bl	404a70 <feof@plt+0x2b20>
  40b5fc:	sub	sp, sp, #0x50
  40b600:	stp	x29, x30, [sp, #16]
  40b604:	str	x23, [sp, #32]
  40b608:	stp	x22, x21, [sp, #48]
  40b60c:	stp	x20, x19, [sp, #64]
  40b610:	add	x29, sp, #0x10
  40b614:	mov	x19, x0
  40b618:	mov	x0, x1
  40b61c:	mov	x1, x2
  40b620:	mov	w21, w3
  40b624:	bl	40b4a8 <_ZdlPvm@@Base+0x1620>
  40b628:	mov	x20, x0
  40b62c:	bl	401db0 <__errno_location@plt>
  40b630:	mov	x23, x0
  40b634:	str	wzr, [x0]
  40b638:	mov	x0, x20
  40b63c:	bl	401cc0 <mkstemp@plt>
  40b640:	mov	w22, w0
  40b644:	tbz	w0, #31, 40b678 <_ZdlPvm@@Base+0x17f0>
  40b648:	ldr	w0, [x23]
  40b64c:	bl	401c10 <strerror@plt>
  40b650:	mov	x1, x0
  40b654:	mov	x0, sp
  40b658:	bl	404aa4 <feof@plt+0x2b54>
  40b65c:	adrp	x2, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b660:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  40b664:	add	x2, x2, #0xfc0
  40b668:	add	x0, x0, #0xb85
  40b66c:	mov	x1, sp
  40b670:	mov	x3, x2
  40b674:	bl	404d5c <feof@plt+0x2e0c>
  40b678:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40b67c:	add	x1, x1, #0xba6
  40b680:	mov	w0, w22
  40b684:	str	wzr, [x23]
  40b688:	bl	401f10 <fdopen@plt>
  40b68c:	mov	x22, x0
  40b690:	cbz	x0, 40b6d8 <_ZdlPvm@@Base+0x1850>
  40b694:	cbz	w21, 40b6cc <_ZdlPvm@@Base+0x1844>
  40b698:	mov	x0, x20
  40b69c:	bl	401b00 <strlen@plt>
  40b6a0:	add	x0, x0, #0x1
  40b6a4:	bl	401a60 <_Znam@plt>
  40b6a8:	mov	x1, x20
  40b6ac:	mov	x21, x0
  40b6b0:	bl	401c20 <strcpy@plt>
  40b6b4:	mov	w0, #0x10                  	// #16
  40b6b8:	bl	409dd8 <_Znwm@@Base>
  40b6bc:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b6c0:	ldr	x9, [x8, #1296]
  40b6c4:	str	x0, [x8, #1296]
  40b6c8:	stp	x21, x9, [x0]
  40b6cc:	cbz	x19, 40b710 <_ZdlPvm@@Base+0x1888>
  40b6d0:	str	x20, [x19]
  40b6d4:	b	40b718 <_ZdlPvm@@Base+0x1890>
  40b6d8:	ldr	w0, [x23]
  40b6dc:	bl	401c10 <strerror@plt>
  40b6e0:	mov	x1, x0
  40b6e4:	mov	x0, sp
  40b6e8:	bl	404aa4 <feof@plt+0x2b54>
  40b6ec:	adrp	x2, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b6f0:	adrp	x0, 40d000 <_ZdlPvm@@Base+0x3178>
  40b6f4:	add	x2, x2, #0xfc0
  40b6f8:	add	x0, x0, #0xba9
  40b6fc:	mov	x1, sp
  40b700:	mov	x3, x2
  40b704:	bl	404d5c <feof@plt+0x2e0c>
  40b708:	cbnz	w21, 40b698 <_ZdlPvm@@Base+0x1810>
  40b70c:	b	40b6cc <_ZdlPvm@@Base+0x1844>
  40b710:	mov	x0, x20
  40b714:	bl	401da0 <_ZdaPv@plt>
  40b718:	mov	x0, x22
  40b71c:	ldp	x20, x19, [sp, #64]
  40b720:	ldp	x22, x21, [sp, #48]
  40b724:	ldr	x23, [sp, #32]
  40b728:	ldp	x29, x30, [sp, #16]
  40b72c:	add	sp, sp, #0x50
  40b730:	ret
  40b734:	ldrb	w8, [x0]
  40b738:	cmp	w8, #0x75
  40b73c:	b.ne	40b7f4 <_ZdlPvm@@Base+0x196c>  // b.any
  40b740:	add	x0, x0, #0x1
  40b744:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b748:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b74c:	adrp	x10, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b750:	add	x8, x8, #0x91c
  40b754:	add	x9, x9, #0x81c
  40b758:	add	x10, x10, #0x61c
  40b75c:	mov	x11, x0
  40b760:	mov	x12, x11
  40b764:	ldrb	w13, [x11], #1
  40b768:	mov	w14, wzr
  40b76c:	mov	w15, w13
  40b770:	and	x15, x15, #0xff
  40b774:	ldrb	w16, [x8, x15]
  40b778:	cbz	w16, 40b7f4 <_ZdlPvm@@Base+0x196c>
  40b77c:	ldrb	w16, [x9, x15]
  40b780:	cbz	w16, 40b78c <_ZdlPvm@@Base+0x1904>
  40b784:	mov	w16, #0xffffffd0            	// #-48
  40b788:	b	40b798 <_ZdlPvm@@Base+0x1910>
  40b78c:	ldrb	w16, [x10, x15]
  40b790:	cbz	w16, 40b7f4 <_ZdlPvm@@Base+0x196c>
  40b794:	mov	w16, #0xffffffc9            	// #-55
  40b798:	add	w14, w16, w14, lsl #4
  40b79c:	add	w14, w14, w15
  40b7a0:	cmp	w14, #0x110, lsl #12
  40b7a4:	b.ge	40b7f4 <_ZdlPvm@@Base+0x196c>  // b.tcont
  40b7a8:	ldrb	w15, [x11], #1
  40b7ac:	cmp	w15, #0x5f
  40b7b0:	b.eq	40b7b8 <_ZdlPvm@@Base+0x1930>  // b.none
  40b7b4:	cbnz	w15, 40b770 <_ZdlPvm@@Base+0x18e8>
  40b7b8:	orr	w16, w14, #0x400
  40b7bc:	lsr	w16, w16, #10
  40b7c0:	cmp	w16, #0x37
  40b7c4:	b.eq	40b7f4 <_ZdlPvm@@Base+0x196c>  // b.none
  40b7c8:	cmp	w14, #0x10, lsl #12
  40b7cc:	b.lt	40b7dc <_ZdlPvm@@Base+0x1954>  // b.tstop
  40b7d0:	cmp	w13, #0x30
  40b7d4:	b.ne	40b7ec <_ZdlPvm@@Base+0x1964>  // b.any
  40b7d8:	b	40b7f4 <_ZdlPvm@@Base+0x196c>
  40b7dc:	sub	x13, x11, #0x1
  40b7e0:	sub	x12, x13, x12
  40b7e4:	cmp	x12, #0x4
  40b7e8:	b.ne	40b7f4 <_ZdlPvm@@Base+0x196c>  // b.any
  40b7ec:	cbnz	w15, 40b760 <_ZdlPvm@@Base+0x18d8>
  40b7f0:	ret
  40b7f4:	mov	x0, xzr
  40b7f8:	ret
  40b7fc:	stp	x29, x30, [sp, #-48]!
  40b800:	adrp	x8, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b804:	ldr	x2, [x8, #1248]
  40b808:	str	x21, [sp, #16]
  40b80c:	stp	x20, x19, [sp, #32]
  40b810:	mov	x19, x1
  40b814:	mov	w20, w0
  40b818:	adrp	x21, 421000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b81c:	mov	x29, sp
  40b820:	cbz	x2, 40b834 <_ZdlPvm@@Base+0x19ac>
  40b824:	ldr	x0, [x21, #3824]
  40b828:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40b82c:	add	x1, x1, #0xbc0
  40b830:	bl	401b10 <fprintf@plt>
  40b834:	ldr	x0, [x21, #3824]
  40b838:	adrp	x1, 40d000 <_ZdlPvm@@Base+0x3178>
  40b83c:	add	x1, x1, #0xbc5
  40b840:	mov	w2, w20
  40b844:	mov	x3, x19
  40b848:	bl	401b10 <fprintf@plt>
  40b84c:	ldr	x0, [x21, #3824]
  40b850:	bl	401d70 <fflush@plt>
  40b854:	bl	401e90 <abort@plt>
  40b858:	stp	x29, x30, [sp, #-16]!
  40b85c:	mov	w2, #0x100                 	// #256
  40b860:	mov	w1, wzr
  40b864:	mov	x29, sp
  40b868:	bl	401bb0 <memset@plt>
  40b86c:	ldp	x29, x30, [sp], #16
  40b870:	ret
  40b874:	mov	w2, #0x100                 	// #256
  40b878:	mov	w1, wzr
  40b87c:	b	401bb0 <memset@plt>
  40b880:	stp	x29, x30, [sp, #-32]!
  40b884:	stp	x20, x19, [sp, #16]
  40b888:	mov	x20, x1
  40b88c:	mov	w2, #0x100                 	// #256
  40b890:	mov	w1, wzr
  40b894:	mov	x29, sp
  40b898:	mov	x19, x0
  40b89c:	bl	401bb0 <memset@plt>
  40b8a0:	ldrb	w8, [x20]
  40b8a4:	cbz	w8, 40b8c0 <_ZdlPvm@@Base+0x1a38>
  40b8a8:	add	x9, x20, #0x1
  40b8ac:	mov	w10, #0x1                   	// #1
  40b8b0:	and	x8, x8, #0xff
  40b8b4:	strb	w10, [x19, x8]
  40b8b8:	ldrb	w8, [x9], #1
  40b8bc:	cbnz	w8, 40b8b0 <_ZdlPvm@@Base+0x1a28>
  40b8c0:	ldp	x20, x19, [sp, #16]
  40b8c4:	ldp	x29, x30, [sp], #32
  40b8c8:	ret
  40b8cc:	stp	x29, x30, [sp, #-32]!
  40b8d0:	stp	x20, x19, [sp, #16]
  40b8d4:	mov	x20, x1
  40b8d8:	mov	w2, #0x100                 	// #256
  40b8dc:	mov	w1, wzr
  40b8e0:	mov	x29, sp
  40b8e4:	mov	x19, x0
  40b8e8:	bl	401bb0 <memset@plt>
  40b8ec:	ldrb	w8, [x20]
  40b8f0:	cbz	w8, 40b90c <_ZdlPvm@@Base+0x1a84>
  40b8f4:	add	x9, x20, #0x1
  40b8f8:	mov	w10, #0x1                   	// #1
  40b8fc:	and	x8, x8, #0xff
  40b900:	strb	w10, [x19, x8]
  40b904:	ldrb	w8, [x9], #1
  40b908:	cbnz	w8, 40b8fc <_ZdlPvm@@Base+0x1a74>
  40b90c:	ldp	x20, x19, [sp, #16]
  40b910:	ldp	x29, x30, [sp], #32
  40b914:	ret
  40b918:	ret
  40b91c:	mov	x8, xzr
  40b920:	mov	w9, #0x1                   	// #1
  40b924:	ldrb	w10, [x1, x8]
  40b928:	cbz	w10, 40b930 <_ZdlPvm@@Base+0x1aa8>
  40b92c:	strb	w9, [x0, x8]
  40b930:	add	x8, x8, #0x1
  40b934:	cmp	x8, #0x100
  40b938:	b.ne	40b924 <_ZdlPvm@@Base+0x1a9c>  // b.any
  40b93c:	ret
  40b940:	stp	x29, x30, [sp, #-96]!
  40b944:	adrp	x8, 424000 <stderr@@GLIBC_2.17+0x2110>
  40b948:	ldr	w9, [x8, #28]
  40b94c:	stp	x28, x27, [sp, #16]
  40b950:	stp	x26, x25, [sp, #32]
  40b954:	stp	x24, x23, [sp, #48]
  40b958:	stp	x22, x21, [sp, #64]
  40b95c:	stp	x20, x19, [sp, #80]
  40b960:	mov	x29, sp
  40b964:	cbnz	w9, 40baf8 <_ZdlPvm@@Base+0x1c70>
  40b968:	adrp	x22, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b96c:	adrp	x23, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b970:	adrp	x24, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b974:	adrp	x25, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b978:	adrp	x26, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b97c:	adrp	x27, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b980:	adrp	x28, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b984:	adrp	x20, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b988:	adrp	x21, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b98c:	mov	x19, xzr
  40b990:	mov	w9, #0x1                   	// #1
  40b994:	add	x22, x22, #0x71c
  40b998:	add	x23, x23, #0x81c
  40b99c:	add	x24, x24, #0x91c
  40b9a0:	add	x25, x25, #0xa1c
  40b9a4:	add	x26, x26, #0xb1c
  40b9a8:	add	x27, x27, #0xc1c
  40b9ac:	add	x28, x28, #0xd1c
  40b9b0:	add	x20, x20, #0xe1c
  40b9b4:	add	x21, x21, #0xf1c
  40b9b8:	str	w9, [x8, #28]
  40b9bc:	tst	w19, #0x7fffff80
  40b9c0:	b.eq	40ba04 <_ZdlPvm@@Base+0x1b7c>  // b.none
  40b9c4:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b9c8:	add	x9, x9, #0x51c
  40b9cc:	strb	wzr, [x9, x19]
  40b9d0:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  40b9d4:	mov	w8, wzr
  40b9d8:	add	x9, x9, #0x61c
  40b9dc:	strb	wzr, [x9, x19]
  40b9e0:	strb	wzr, [x22, x19]
  40b9e4:	strb	wzr, [x23, x19]
  40b9e8:	strb	wzr, [x24, x19]
  40b9ec:	strb	wzr, [x25, x19]
  40b9f0:	strb	wzr, [x26, x19]
  40b9f4:	strb	wzr, [x27, x19]
  40b9f8:	strb	wzr, [x28, x19]
  40b9fc:	strb	wzr, [x20, x19]
  40ba00:	b	40bae8 <_ZdlPvm@@Base+0x1c60>
  40ba04:	mov	w0, w19
  40ba08:	bl	401d90 <isalpha@plt>
  40ba0c:	cmp	w0, #0x0
  40ba10:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  40ba14:	cset	w8, ne  // ne = any
  40ba18:	add	x9, x9, #0x51c
  40ba1c:	mov	w0, w19
  40ba20:	strb	w8, [x9, x19]
  40ba24:	bl	401d20 <isupper@plt>
  40ba28:	cmp	w0, #0x0
  40ba2c:	adrp	x9, 423000 <stderr@@GLIBC_2.17+0x1110>
  40ba30:	cset	w8, ne  // ne = any
  40ba34:	add	x9, x9, #0x61c
  40ba38:	mov	w0, w19
  40ba3c:	strb	w8, [x9, x19]
  40ba40:	bl	401b50 <islower@plt>
  40ba44:	cmp	w0, #0x0
  40ba48:	sub	w8, w19, #0x30
  40ba4c:	cset	w9, ne  // ne = any
  40ba50:	cmp	w8, #0xa
  40ba54:	cset	w8, cc  // cc = lo, ul, last
  40ba58:	mov	w0, w19
  40ba5c:	strb	w9, [x22, x19]
  40ba60:	strb	w8, [x23, x19]
  40ba64:	bl	401c50 <isxdigit@plt>
  40ba68:	cmp	w0, #0x0
  40ba6c:	cset	w8, ne  // ne = any
  40ba70:	mov	w0, w19
  40ba74:	strb	w8, [x24, x19]
  40ba78:	bl	401b70 <isspace@plt>
  40ba7c:	cmp	w0, #0x0
  40ba80:	cset	w8, ne  // ne = any
  40ba84:	mov	w0, w19
  40ba88:	strb	w8, [x25, x19]
  40ba8c:	bl	401e70 <ispunct@plt>
  40ba90:	cmp	w0, #0x0
  40ba94:	cset	w8, ne  // ne = any
  40ba98:	mov	w0, w19
  40ba9c:	strb	w8, [x26, x19]
  40baa0:	bl	401af0 <isalnum@plt>
  40baa4:	cmp	w0, #0x0
  40baa8:	cset	w8, ne  // ne = any
  40baac:	mov	w0, w19
  40bab0:	strb	w8, [x27, x19]
  40bab4:	bl	401d10 <isprint@plt>
  40bab8:	cmp	w0, #0x0
  40babc:	cset	w8, ne  // ne = any
  40bac0:	mov	w0, w19
  40bac4:	strb	w8, [x28, x19]
  40bac8:	bl	401ce0 <isgraph@plt>
  40bacc:	cmp	w0, #0x0
  40bad0:	cset	w8, ne  // ne = any
  40bad4:	mov	w0, w19
  40bad8:	strb	w8, [x20, x19]
  40badc:	bl	401e80 <iscntrl@plt>
  40bae0:	cmp	w0, #0x0
  40bae4:	cset	w8, ne  // ne = any
  40bae8:	strb	w8, [x21, x19]
  40baec:	add	x19, x19, #0x1
  40baf0:	cmp	x19, #0x100
  40baf4:	b.ne	40b9bc <_ZdlPvm@@Base+0x1b34>  // b.any
  40baf8:	ldp	x20, x19, [sp, #80]
  40bafc:	ldp	x22, x21, [sp, #64]
  40bb00:	ldp	x24, x23, [sp, #48]
  40bb04:	ldp	x26, x25, [sp, #32]
  40bb08:	ldp	x28, x27, [sp, #16]
  40bb0c:	ldp	x29, x30, [sp], #96
  40bb10:	ret
  40bb14:	mov	w1, #0x3                   	// #3
  40bb18:	b	401d80 <pathconf@plt>
  40bb1c:	nop
  40bb20:	stp	x29, x30, [sp, #-64]!
  40bb24:	mov	x29, sp
  40bb28:	stp	x19, x20, [sp, #16]
  40bb2c:	adrp	x20, 41f000 <_ZdlPvm@@Base+0x15178>
  40bb30:	add	x20, x20, #0xd68
  40bb34:	stp	x21, x22, [sp, #32]
  40bb38:	adrp	x21, 41f000 <_ZdlPvm@@Base+0x15178>
  40bb3c:	add	x21, x21, #0xd10
  40bb40:	sub	x20, x20, x21
  40bb44:	mov	w22, w0
  40bb48:	stp	x23, x24, [sp, #48]
  40bb4c:	mov	x23, x1
  40bb50:	mov	x24, x2
  40bb54:	bl	401a28 <_Znam@plt-0x38>
  40bb58:	cmp	xzr, x20, asr #3
  40bb5c:	b.eq	40bb88 <_ZdlPvm@@Base+0x1d00>  // b.none
  40bb60:	asr	x20, x20, #3
  40bb64:	mov	x19, #0x0                   	// #0
  40bb68:	ldr	x3, [x21, x19, lsl #3]
  40bb6c:	mov	x2, x24
  40bb70:	add	x19, x19, #0x1
  40bb74:	mov	x1, x23
  40bb78:	mov	w0, w22
  40bb7c:	blr	x3
  40bb80:	cmp	x20, x19
  40bb84:	b.ne	40bb68 <_ZdlPvm@@Base+0x1ce0>  // b.any
  40bb88:	ldp	x19, x20, [sp, #16]
  40bb8c:	ldp	x21, x22, [sp, #32]
  40bb90:	ldp	x23, x24, [sp, #48]
  40bb94:	ldp	x29, x30, [sp], #64
  40bb98:	ret
  40bb9c:	nop
  40bba0:	ret

Disassembly of section .fini:

000000000040bba4 <.fini>:
  40bba4:	stp	x29, x30, [sp, #-16]!
  40bba8:	mov	x29, sp
  40bbac:	ldp	x29, x30, [sp], #16
  40bbb0:	ret
