<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>stm32_blink_led: SCB_Type Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">stm32_blink_led
   &#160;<span id="projectnumber">1.2.1-120107</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SCB_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___c_m3___s_c_b.html">CMSIS CM3 SCB</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="SCB_Type" --><table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a30abfea43143a424074f682bd61eace0">CPUID</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">VTOR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">AIRCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a17dc9f83c53cbf7fa249e79a2d2a43f8">SHP</a> [12]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">CFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">DFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">MMFAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">BFAR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">AFSR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a00a6649cfac6bbadee51d6ba4c73001d">PFR</a> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a1b9a71780ae327f1f337a2176b777618">DFR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a5c0e2e1c7195d4dc09a5ca077c596318">ADR</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#ab0dc71239f7d5ffe2e78e683b9530064">MMFR</a> [4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_c_b___type.html#a130a0c6b3da7f29507a1888afbdce7ee">ISAR</a> [5]</td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a5c0e2e1c7195d4dc09a5ca077c596318"></a><!-- doxytag: member="SCB_Type::ADR" ref="a5c0e2e1c7195d4dc09a5ca077c596318" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a5c0e2e1c7195d4dc09a5ca077c596318">ADR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x4C Auxiliary Feature Register </p>

</div>
</div>
<a class="anchor" id="ab9176079ea223dd8902589da91af63a2"></a><!-- doxytag: member="SCB_Type::AFSR" ref="ab9176079ea223dd8902589da91af63a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">AFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x3C Auxiliary Fault Status Register </p>

</div>
</div>
<a class="anchor" id="aaec159b48828355cb770049b8b2e8d91"></a><!-- doxytag: member="SCB_Type::AIRCR" ref="aaec159b48828355cb770049b8b2e8d91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">AIRCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x0C Application Interrupt / Reset Control Register </p>

</div>
</div>
<a class="anchor" id="ad49f99b1c83dcab356579af171bfa475"></a><!-- doxytag: member="SCB_Type::BFAR" ref="ad49f99b1c83dcab356579af171bfa475" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">BFAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x38 Bus Fault Address Register </p>

</div>
</div>
<a class="anchor" id="a5e1322e27c40bf91d172f9673f205c97"></a><!-- doxytag: member="SCB_Type::CCR" ref="a5e1322e27c40bf91d172f9673f205c97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x14 Configuration Control Register </p>

</div>
</div>
<a class="anchor" id="ae6b1e9cde3f94195206c016214cf3936"></a><!-- doxytag: member="SCB_Type::CFSR" ref="ae6b1e9cde3f94195206c016214cf3936" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">CFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x28 Configurable Fault Status Register </p>

</div>
</div>
<a class="anchor" id="a30abfea43143a424074f682bd61eace0"></a><!-- doxytag: member="SCB_Type::CPUID" ref="a30abfea43143a424074f682bd61eace0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a30abfea43143a424074f682bd61eace0">CPUID</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x00 CPU ID Base Register </p>

</div>
</div>
<a class="anchor" id="a1b9a71780ae327f1f337a2176b777618"></a><!-- doxytag: member="SCB_Type::DFR" ref="a1b9a71780ae327f1f337a2176b777618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a1b9a71780ae327f1f337a2176b777618">DFR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x48 Debug Feature Register </p>

</div>
</div>
<a class="anchor" id="a415598d9009bb3ffe9f35e03e5a386fe"></a><!-- doxytag: member="SCB_Type::DFSR" ref="a415598d9009bb3ffe9f35e03e5a386fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">DFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x30 Debug Fault Status Register </p>

</div>
</div>
<a class="anchor" id="a87aadbc5e1ffb76d755cf13f4721ae71"></a><!-- doxytag: member="SCB_Type::HFSR" ref="a87aadbc5e1ffb76d755cf13f4721ae71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x2C Hard Fault Status Register </p>

</div>
</div>
<a class="anchor" id="a8fec9e122b923822e7f951cd48cf1d47"></a><!-- doxytag: member="SCB_Type::ICSR" ref="a8fec9e122b923822e7f951cd48cf1d47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x04 Interrupt Control State Register </p>

</div>
</div>
<a class="anchor" id="a130a0c6b3da7f29507a1888afbdce7ee"></a><!-- doxytag: member="SCB_Type::ISAR" ref="a130a0c6b3da7f29507a1888afbdce7ee" args="[5]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a130a0c6b3da7f29507a1888afbdce7ee">ISAR</a>[5]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x60 ISA Feature Register </p>

</div>
</div>
<a class="anchor" id="a88820a178974aa7b7927155cee5c47ed"></a><!-- doxytag: member="SCB_Type::MMFAR" ref="a88820a178974aa7b7927155cee5c47ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">MMFAR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x34 Mem Manage Address Register </p>

</div>
</div>
<a class="anchor" id="ab0dc71239f7d5ffe2e78e683b9530064"></a><!-- doxytag: member="SCB_Type::MMFR" ref="ab0dc71239f7d5ffe2e78e683b9530064" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#ab0dc71239f7d5ffe2e78e683b9530064">MMFR</a>[4]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x50 Memory Model Feature Register </p>

</div>
</div>
<a class="anchor" id="a00a6649cfac6bbadee51d6ba4c73001d"></a><!-- doxytag: member="SCB_Type::PFR" ref="a00a6649cfac6bbadee51d6ba4c73001d" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a00a6649cfac6bbadee51d6ba4c73001d">PFR</a>[2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x40 Processor Feature Register </p>

</div>
</div>
<a class="anchor" id="a64a95891ad3e904dd5548112539c1c98"></a><!-- doxytag: member="SCB_Type::SCR" ref="a64a95891ad3e904dd5548112539c1c98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x10 System Control Register </p>

</div>
</div>
<a class="anchor" id="a04d136e5436e5fa2fb2aaa78a5f86b19"></a><!-- doxytag: member="SCB_Type::SHCSR" ref="a04d136e5436e5fa2fb2aaa78a5f86b19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x24 System Handler Control and State Register </p>

</div>
</div>
<a class="anchor" id="a17dc9f83c53cbf7fa249e79a2d2a43f8"></a><!-- doxytag: member="SCB_Type::SHP" ref="a17dc9f83c53cbf7fa249e79a2d2a43f8" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t <a class="el" href="struct_s_c_b___type.html#a17dc9f83c53cbf7fa249e79a2d2a43f8">SHP</a>[12]</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x18 System Handlers Priority Registers (4-7, 8-11, 12-15) </p>

</div>
</div>
<a class="anchor" id="aaf388a921a016cae590cfcf1e43b1cdf"></a><!-- doxytag: member="SCB_Type::VTOR" ref="aaf388a921a016cae590cfcf1e43b1cdf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___c_m_s_i_s___c_m3__core__definitions.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="el" href="struct_s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">VTOR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Offset: 0x08 Vector Table Offset Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>D:/1/stm32_blink_led-1.2.1-120107/inc/<a class="el" href="core__cm3_8h_source.html">core_cm3.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Sat Jan 7 2012 17:03:02 for stm32_blink_led by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
