[#insns-c_sext_h,reftext="Sign extend half, 16-bit encoding"]
=== c.sext.h

Synopsis::
Sign extend half, 16-bit encoding

Mnemonic::
c.sext.h _rsd'_

Encoding (RV32, RV64, RV128)::
[wavedrom, , svg]
....
{reg:[
    { bits:  3, name: 0x4, attr: ['FUNCT3'] },
    { bits:  3, name: 0x0, attr: ['TBD'] },
    { bits:  3, name: 'rsd' },
    { bits:  2, name: 0x0, attr: ['TBD'] },
    { bits:  3, name: 0x3, attr: ['C.SEXT.H'] },
    { bits:  2, name: 0x0, attr: ['C1'] },
]}
....


.Encoding (RV32, RV64, RV128) as wavedrom doesn't render on github
[width="100%",options=header]
|=============================================================================================
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6  | 5  | 4 | 3 | 2 | 1 | 0 |instruction         
3+|  100     3+| 000        3+| rsd'    2+| 00    3+| 011     2+| 00    | C.SEXT.H
|=============================================================================================

Description::
This instruction takes a single source/destination operand, from the 8-register set x8-x15. It returns the lowest half-word of _rsd'_ sign extended to XLEN bits. 

Prerequisites::
The C-extension must also be configured.

Operation::
[source,sail]
--
X(rsd) = EXTS(truncate(X(rsd),16))
--

Included in::
[%header,cols="4,2,2"]
|===
|Extension
|Minimum version
|Lifecycle state

|Zcee (<<#zcee>>)
|0.41.8
|Plan
|===
