Analysis & Synthesis report for VGAmain
Tue Jun 11 20:31:53 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Source assignments for irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated
 13. Source assignments for dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated
 14. Source assignments for videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component|altsyncram_otn1:auto_generated
 15. Source assignments for videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated
 16. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1
 17. Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0
 18. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcmux
 19. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:pcreg
 20. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd1
 21. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd2
 22. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux
 23. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux
 24. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux
 25. Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux
 26. Parameter Settings for User Entity Instance: irom:irom|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: dram:dram|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: pll:vgaPll|pll_0002:pll_inst|altera_pll:altera_pll_i
 29. Parameter Settings for User Entity Instance: vgaController:controller
 30. Parameter Settings for User Entity Instance: videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component
 32. altsyncram Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2"
 34. Port Connectivity Checks: "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1"
 35. Port Connectivity Checks: "pll:vgaPll"
 36. Port Connectivity Checks: "dram:dram"
 37. Port Connectivity Checks: "irom:irom"
 38. Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux"
 39. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd2"
 40. Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd1"
 41. Port Connectivity Checks: "arm:arm"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Jun 11 20:31:53 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; VGAmain                                        ;
; Top-level Entity Name           ; mainVGA                                        ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 20                                             ;
; Total pins                      ; 42                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 14,336                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 1                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mainVGA            ; VGAmain            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------+---------+
; segments.sv                      ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/segments.sv             ;         ;
; processor/regfile.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/regfile.sv    ;         ;
; processor/mux2.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/mux2.sv       ;         ;
; processor/flopr.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/flopr.sv      ;         ;
; processor/flopenr.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/flopenr.sv    ;         ;
; processor/extend.sv              ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/extend.sv     ;         ;
; processor/decoder.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/decoder.sv    ;         ;
; processor/datapath.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv   ;         ;
; processor/controller.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/controller.sv ;         ;
; processor/condlogic.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/condlogic.sv  ;         ;
; processor/condcheck.sv           ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/condcheck.sv  ;         ;
; processor/arm.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/arm.sv        ;         ;
; processor/alu.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/alu.sv        ;         ;
; processor/adder.sv               ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/adder.sv      ;         ;
; memory/imem.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/imem.mif         ;         ;
; memory/dmem.mif                  ; yes             ; User Memory Initialization File  ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/dmem.mif         ;         ;
; RamText.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamText.mif             ;         ;
; changeRom.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv            ;         ;
; mainVGA.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv              ;         ;
; videoGenerator.sv                ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/videoGenerator.sv       ;         ;
; charrom.txt                      ; yes             ; User File                        ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/charrom.txt             ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll.v                   ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File            ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll/pll_0002.v          ; pll     ;
; vgaController.sv                 ; yes             ; User SystemVerilog HDL File      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/vgaController.sv        ;         ;
; RamMemory.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamMemory.v             ;         ;
; RamChangedText.mif               ; yes             ; User Memory Initialization File  ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamChangedText.mif      ;         ;
; SecondRam.v                      ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/SecondRam.v             ;         ;
; memory/irom.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/irom.v           ;         ;
; memory/dram.v                    ; yes             ; User Wizard-Generated File       ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/dram.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_72g1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf  ;         ;
; db/altsyncram_ouo2.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf  ;         ;
; altera_pll.v                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_pll.v              ;         ;
; db/altsyncram_otn1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_otn1.tdf  ;         ;
; db/altsyncram_2ko1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_2ko1.tdf  ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                              ;
+---------------------------------------------+------------------------------------------------------------+
; Resource                                    ; Usage                                                      ;
+---------------------------------------------+------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 102                                                        ;
;                                             ;                                                            ;
; Combinational ALUT usage for logic          ; 137                                                        ;
;     -- 7 input functions                    ; 12                                                         ;
;     -- 6 input functions                    ; 54                                                         ;
;     -- 5 input functions                    ; 17                                                         ;
;     -- 4 input functions                    ; 11                                                         ;
;     -- <=3 input functions                  ; 43                                                         ;
;                                             ;                                                            ;
; Dedicated logic registers                   ; 20                                                         ;
;                                             ;                                                            ;
; I/O pins                                    ; 42                                                         ;
; Total MLAB memory bits                      ; 0                                                          ;
; Total block memory bits                     ; 14336                                                      ;
;                                             ;                                                            ;
; Total DSP Blocks                            ; 0                                                          ;
;                                             ;                                                            ;
; Total PLLs                                  ; 1                                                          ;
;     -- PLLs                                 ; 1                                                          ;
;                                             ;                                                            ;
; Maximum fan-out node                        ; videoGenerator:video|changeRom:changeRomInstance|WideOr5~0 ;
; Maximum fan-out                             ; 40                                                         ;
; Total fan-out                               ; 956                                                        ;
; Average fan-out                             ; 3.73                                                       ;
+---------------------------------------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |mainVGA                                        ; 137 (1)             ; 20 (0)                    ; 14336             ; 0          ; 42   ; 0            ; |mainVGA                                                                                                                                ; mainVGA         ; work         ;
;    |pll:vgaPll|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mainVGA|pll:vgaPll                                                                                                                     ; pll             ; pll          ;
;       |pll_0002:pll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mainVGA|pll:vgaPll|pll_0002:pll_inst                                                                                                   ; pll_0002        ; pll          ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mainVGA|pll:vgaPll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                           ; altera_pll      ; work         ;
;    |segments:seg|                               ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mainVGA|segments:seg                                                                                                                   ; segments        ; work         ;
;    |vgaController:controller|                   ; 30 (30)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |mainVGA|vgaController:controller                                                                                                       ; vgaController   ; work         ;
;    |videoGenerator:video|                       ; 99 (1)              ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video                                                                                                           ; videoGenerator  ; work         ;
;       |changeRom:changeRomInstance|             ; 98 (98)             ; 0 (0)                     ; 14336             ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance                                                                               ; changeRom       ; work         ;
;          |RamMemory:ram1|                       ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1                                                                ; RamMemory       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_otn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component|altsyncram_otn1:auto_generated ; altsyncram_otn1 ; work         ;
;          |SecondRam:ram2|                       ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2                                                                ; SecondRam       ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;                |altsyncram_2ko1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated ; altsyncram_2ko1 ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+
; videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component|altsyncram_otn1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; RamText.mif        ;
; videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 8            ; --           ; --           ; 8192 ; RamChangedText.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 22.1    ; N/A          ; N/A          ; |mainVGA|dram:dram                                                       ; memory/dram.v   ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |mainVGA|irom:irom                                                       ; memory/irom.v   ;
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |mainVGA|pll:vgaPll                                                      ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1 ; RamMemory.v     ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |mainVGA|videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2 ; SecondRam.v     ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------------------+---------------------------------------------+
; Register name                                           ; Reason for Removal                          ;
+---------------------------------------------------------+---------------------------------------------+
; arm:arm|controller:c|condlogic:cl|flopenr:flagreg0|q[1] ; Lost fanout                                 ;
; arm:arm|controller:c|condlogic:cl|flopenr:flagreg1|q[1] ; Lost fanout                                 ;
; arm:arm|controller:c|condlogic:cl|flopenr:flagreg0|q[0] ; Lost fanout                                 ;
; arm:arm|controller:c|condlogic:cl|flopenr:flagreg1|q[0] ; Stuck at GND due to stuck port clock_enable ;
; arm:arm|datapath:dp|flopr:pcreg|q[0..31]                ; Lost fanout                                 ;
; Total Number of Removed Registers = 36                  ;                                             ;
+---------------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 20    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component|altsyncram_otn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg1 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|controller:c|condlogic:cl|flopenr:flagreg0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:pcmux ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|flopr:pcreg ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|adder:pcadd2 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra1mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:ra2mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:resmux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arm:arm|datapath:dp|mux2:srcbmux ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: irom:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Signed Integer             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer             ;
; NUMWORDS_A                         ; 128                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./memory/imem.mif    ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_72g1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dram:dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 10                   ; Signed Integer             ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Signed Integer             ;
; WIDTHAD_B                          ; 10                   ; Signed Integer             ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; ./memory/dmem.mif    ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ouo2      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:vgaPll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------+
; Parameter Name                       ; Value                  ; Type                              ;
+--------------------------------------+------------------------+-----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                            ;
; fractional_vco_multiplier            ; false                  ; String                            ;
; pll_type                             ; General                ; String                            ;
; pll_subtype                          ; General                ; String                            ;
; number_of_clocks                     ; 1                      ; Signed Integer                    ;
; operation_mode                       ; direct                 ; String                            ;
; deserialization_factor               ; 4                      ; Signed Integer                    ;
; data_rate                            ; 0                      ; Signed Integer                    ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                    ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                            ;
; phase_shift0                         ; 0 ps                   ; String                            ;
; duty_cycle0                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency1              ; 0 MHz                  ; String                            ;
; phase_shift1                         ; 0 ps                   ; String                            ;
; duty_cycle1                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency2              ; 0 MHz                  ; String                            ;
; phase_shift2                         ; 0 ps                   ; String                            ;
; duty_cycle2                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency3              ; 0 MHz                  ; String                            ;
; phase_shift3                         ; 0 ps                   ; String                            ;
; duty_cycle3                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency4              ; 0 MHz                  ; String                            ;
; phase_shift4                         ; 0 ps                   ; String                            ;
; duty_cycle4                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency5              ; 0 MHz                  ; String                            ;
; phase_shift5                         ; 0 ps                   ; String                            ;
; duty_cycle5                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency6              ; 0 MHz                  ; String                            ;
; phase_shift6                         ; 0 ps                   ; String                            ;
; duty_cycle6                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency7              ; 0 MHz                  ; String                            ;
; phase_shift7                         ; 0 ps                   ; String                            ;
; duty_cycle7                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency8              ; 0 MHz                  ; String                            ;
; phase_shift8                         ; 0 ps                   ; String                            ;
; duty_cycle8                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency9              ; 0 MHz                  ; String                            ;
; phase_shift9                         ; 0 ps                   ; String                            ;
; duty_cycle9                          ; 50                     ; Signed Integer                    ;
; output_clock_frequency10             ; 0 MHz                  ; String                            ;
; phase_shift10                        ; 0 ps                   ; String                            ;
; duty_cycle10                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency11             ; 0 MHz                  ; String                            ;
; phase_shift11                        ; 0 ps                   ; String                            ;
; duty_cycle11                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency12             ; 0 MHz                  ; String                            ;
; phase_shift12                        ; 0 ps                   ; String                            ;
; duty_cycle12                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency13             ; 0 MHz                  ; String                            ;
; phase_shift13                        ; 0 ps                   ; String                            ;
; duty_cycle13                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency14             ; 0 MHz                  ; String                            ;
; phase_shift14                        ; 0 ps                   ; String                            ;
; duty_cycle14                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency15             ; 0 MHz                  ; String                            ;
; phase_shift15                        ; 0 ps                   ; String                            ;
; duty_cycle15                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency16             ; 0 MHz                  ; String                            ;
; phase_shift16                        ; 0 ps                   ; String                            ;
; duty_cycle16                         ; 50                     ; Signed Integer                    ;
; output_clock_frequency17             ; 0 MHz                  ; String                            ;
; phase_shift17                        ; 0 ps                   ; String                            ;
; duty_cycle17                         ; 50                     ; Signed Integer                    ;
; clock_name_0                         ;                        ; String                            ;
; clock_name_1                         ;                        ; String                            ;
; clock_name_2                         ;                        ; String                            ;
; clock_name_3                         ;                        ; String                            ;
; clock_name_4                         ;                        ; String                            ;
; clock_name_5                         ;                        ; String                            ;
; clock_name_6                         ;                        ; String                            ;
; clock_name_7                         ;                        ; String                            ;
; clock_name_8                         ;                        ; String                            ;
; clock_name_global_0                  ; false                  ; String                            ;
; clock_name_global_1                  ; false                  ; String                            ;
; clock_name_global_2                  ; false                  ; String                            ;
; clock_name_global_3                  ; false                  ; String                            ;
; clock_name_global_4                  ; false                  ; String                            ;
; clock_name_global_5                  ; false                  ; String                            ;
; clock_name_global_6                  ; false                  ; String                            ;
; clock_name_global_7                  ; false                  ; String                            ;
; clock_name_global_8                  ; false                  ; String                            ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; m_cnt_bypass_en                      ; false                  ; String                            ;
; m_cnt_odd_div_duty_en                ; false                  ; String                            ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                    ;
; n_cnt_bypass_en                      ; false                  ; String                            ;
; n_cnt_odd_div_duty_en                ; false                  ; String                            ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en0                     ; false                  ; String                            ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                            ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en1                     ; false                  ; String                            ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                            ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en2                     ; false                  ; String                            ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                            ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en3                     ; false                  ; String                            ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                            ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en4                     ; false                  ; String                            ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                            ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en5                     ; false                  ; String                            ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                            ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en6                     ; false                  ; String                            ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                            ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en7                     ; false                  ; String                            ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                            ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en8                     ; false                  ; String                            ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                            ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en9                     ; false                  ; String                            ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                            ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en10                    ; false                  ; String                            ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                            ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en11                    ; false                  ; String                            ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                            ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en12                    ; false                  ; String                            ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                            ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en13                    ; false                  ; String                            ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                            ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en14                    ; false                  ; String                            ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                            ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en15                    ; false                  ; String                            ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                            ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en16                    ; false                  ; String                            ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                            ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                    ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                    ;
; c_cnt_bypass_en17                    ; false                  ; String                            ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                            ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                            ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                    ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                    ;
; pll_vco_div                          ; 1                      ; Signed Integer                    ;
; pll_slf_rst                          ; false                  ; String                            ;
; pll_bw_sel                           ; low                    ; String                            ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                            ;
; pll_cp_current                       ; 0                      ; Signed Integer                    ;
; pll_bwctrl                           ; 0                      ; Signed Integer                    ;
; pll_fractional_division              ; 1                      ; Signed Integer                    ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                    ;
; pll_dsm_out_sel                      ; 1st_order              ; String                            ;
; mimic_fbclk_type                     ; gclk                   ; String                            ;
; pll_fbclk_mux_1                      ; glb                    ; String                            ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                            ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                            ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                    ;
; refclk1_frequency                    ; 0 MHz                  ; String                            ;
; pll_clkin_0_src                      ; clk_0                  ; String                            ;
; pll_clkin_1_src                      ; clk_0                  ; String                            ;
; pll_clk_loss_sw_en                   ; false                  ; String                            ;
; pll_auto_clk_sw_en                   ; false                  ; String                            ;
; pll_manu_clk_sw_en                   ; false                  ; String                            ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                    ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                            ;
+--------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaController:controller ;
+----------------+------------+-----------------------------------------+
; Parameter Name ; Value      ; Type                                    ;
+----------------+------------+-----------------------------------------+
; HACTIVE        ; 1010000000 ; Unsigned Binary                         ;
; HFP            ; 0000010000 ; Unsigned Binary                         ;
; HSYN           ; 0001100000 ; Unsigned Binary                         ;
; HBP            ; 0000110000 ; Unsigned Binary                         ;
; HMAX           ; 1100100000 ; Unsigned Binary                         ;
; VBP            ; 0000100000 ; Unsigned Binary                         ;
; VACTIVE        ; 0111100000 ; Unsigned Binary                         ;
; VFP            ; 0000001011 ; Unsigned Binary                         ;
; VSYN           ; 0000000010 ; Unsigned Binary                         ;
; VMAX           ; 1000001101 ; Unsigned Binary                         ;
+----------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; RamText.mif          ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_otn1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                          ;
; INIT_FILE                          ; RamChangedText.mif   ; Untyped                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_2ko1      ; Untyped                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                               ;
; Entity Instance                           ; irom:irom|altsyncram:altsyncram_component                                                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                              ;
;     -- NUMWORDS_A                         ; 128                                                                                             ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; dram:dram|altsyncram:altsyncram_component                                                       ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                               ;
;     -- NUMWORDS_B                         ; 1024                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                          ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
; Entity Instance                           ; videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                     ;
;     -- WIDTH_A                            ; 8                                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; data ; Input  ; Info     ; Explicitly unconnected                                                              ;
; wren ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1"                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; data ; Input  ; Info     ; Explicitly unconnected                                                              ;
; wren ; Input  ; Info     ; Stuck at GND                                                                        ;
; q[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:vgaPll"              ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dram:dram"                                                                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "address_a[9..1]" will be connected to GND. ;
; data_a    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "data_a[7..1]" will be connected to GND.     ;
; q_a       ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q_a[7..1]" have no fanouts                             ;
; address_b ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; data_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; wren_b    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.       ;
; q_b       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                           ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "irom:irom"                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (7 bits) it drives.  Extra input bit(s) "address[6..1]" will be connected to GND. ;
; q       ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[31..1]" have no fanouts                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|mux2:ra1mux" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; d1   ; Input ; Info     ; Stuck at VCC                      ;
+------+-------+----------+-----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd2" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; b[31..1] ; Input ; Info     ; Stuck at GND                   ;
; b[0]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm|datapath:dp|adder:pcadd1" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; b[31..1] ; Input ; Info     ; Stuck at GND                   ;
; b[0]     ; Input ; Info     ; Stuck at VCC                   ;
+----------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arm:arm"                                                                                                                                                ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; PC        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "PC[31..1]" have no fanouts                            ;
; Instr     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "Instr[31..1]" will be connected to GND.    ;
; ALUResult ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "ALUResult[31..1]" have no fanouts                     ;
; WriteData ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "WriteData[31..1]" have no fanouts                     ;
; ReadData  ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "ReadData[31..1]" will be connected to GND. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 20                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
; arriav_lcell_comb     ; 138                         ;
;     arith             ; 26                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 2                           ;
;         5 data inputs ; 1                           ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 100                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 7                           ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 16                          ;
;         6 data inputs ; 54                          ;
; boundary_port         ; 42                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 14                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 5.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Jun 11 20:31:44 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGAmain -c VGAmain
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file segments.sv
    Info (12023): Found entity 1: segments File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/segments.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/mux2.sv
    Info (12023): Found entity 1: mux2 File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/mux2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/flopr.sv
    Info (12023): Found entity 1: flopr File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/flopr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/flopenr.sv
    Info (12023): Found entity 1: flopenr File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/flopenr.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/datapath.sv
    Info (12023): Found entity 1: datapath File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/condlogic.sv
    Info (12023): Found entity 1: condlogic File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/condlogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/condcheck.sv
    Info (12023): Found entity 1: condcheck File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/condcheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/arm.sv
    Info (12023): Found entity 1: arm File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/arm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file changerom.sv
    Info (12023): Found entity 1: changeRom File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mainvga.sv
    Info (12023): Found entity 1: mainVGA File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file videogenerator.sv
    Info (12023): Found entity 1: videoGenerator File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/videoGenerator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbenchVGA File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/testbench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vgacontroller.sv
    Info (12023): Found entity 1: vgaController File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/vgaController.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rammemory.v
    Info (12023): Found entity 1: RamMemory File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file secondram.v
    Info (12023): Found entity 1: SecondRam File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/SecondRam.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/irom.v
    Info (12023): Found entity 1: irom File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/irom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file memory/dram.v
    Info (12023): Found entity 1: dram File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/dram.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "reset" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "PC" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "Instr" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "MemWrite" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "DataAdr" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "WriteData" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at mainVGA.sv(15): created implicit net for "ReadData" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Info (12127): Elaborating entity "mainVGA" for the top level hierarchy
Info (12128): Elaborating entity "arm" for hierarchy "arm:arm" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 15
Info (12128): Elaborating entity "controller" for hierarchy "arm:arm|controller:c" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/arm.sv Line: 15
Info (12128): Elaborating entity "decoder" for hierarchy "arm:arm|controller:c|decoder:dec" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/controller.sv Line: 17
Info (12128): Elaborating entity "condlogic" for hierarchy "arm:arm|controller:c|condlogic:cl" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/controller.sv Line: 21
Info (12128): Elaborating entity "flopenr" for hierarchy "arm:arm|controller:c|condlogic:cl|flopenr:flagreg1" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/condlogic.sv Line: 14
Info (12128): Elaborating entity "condcheck" for hierarchy "arm:arm|controller:c|condlogic:cl|condcheck:cc" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/condlogic.sv Line: 19
Info (12128): Elaborating entity "datapath" for hierarchy "arm:arm|datapath:dp" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/arm.sv Line: 22
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:pcmux" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 20
Info (12128): Elaborating entity "flopr" for hierarchy "arm:arm|datapath:dp|flopr:pcreg" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 21
Info (12128): Elaborating entity "adder" for hierarchy "arm:arm|datapath:dp|adder:pcadd1" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 22
Info (12128): Elaborating entity "mux2" for hierarchy "arm:arm|datapath:dp|mux2:ra1mux" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 26
Info (12128): Elaborating entity "regfile" for hierarchy "arm:arm|datapath:dp|regfile:rf" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 30
Info (12128): Elaborating entity "extend" for hierarchy "arm:arm|datapath:dp|extend:ext" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 33
Info (12128): Elaborating entity "alu" for hierarchy "arm:arm|datapath:dp|alu:alu" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/datapath.sv Line: 37
Warning (10230): Verilog HDL assignment warning at alu.sv(14): truncated value with size 33 to match size of target (32) File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/processor/alu.sv Line: 14
Info (12128): Elaborating entity "irom" for hierarchy "irom:irom" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "irom:irom|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/irom.v Line: 82
Info (12130): Elaborated megafunction instantiation "irom:irom|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/irom.v Line: 82
Info (12133): Instantiated megafunction "irom:irom|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/irom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./memory/imem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_72g1.tdf
    Info (12023): Found entity 1: altsyncram_72g1 File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_72g1" for hierarchy "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "dram" for hierarchy "dram:dram" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 21
Info (12128): Elaborating entity "altsyncram" for hierarchy "dram:dram|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/dram.v Line: 98
Info (12130): Elaborated megafunction instantiation "dram:dram|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/dram.v Line: 98
Info (12133): Instantiated megafunction "dram:dram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/memory/dram.v Line: 98
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./memory/dmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ouo2.tdf
    Info (12023): Found entity 1: altsyncram_ouo2 File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ouo2" for hierarchy "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pll" for hierarchy "pll:vgaPll" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 24
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:vgaPll|pll_0002:pll_inst" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:vgaPll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll/pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:vgaPll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll/pll_0002.v Line: 85
Info (12133): Instantiated megafunction "pll:vgaPll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/pll/pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vgaController" for hierarchy "vgaController:controller" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 27
Info (12128): Elaborating entity "videoGenerator" for hierarchy "videoGenerator:video" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 30
Info (12128): Elaborating entity "changeRom" for hierarchy "videoGenerator:video|changeRom:changeRomInstance" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/videoGenerator.sv Line: 13
Warning (10850): Verilog HDL warning at changeRom.sv(22): number of words (448) in memory file does not match the number of elements in the address range [0:2399] File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 22
Warning (10230): Verilog HDL assignment warning at changeRom.sv(27): truncated value with size 32 to match size of target (10) File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 27
Warning (10030): Net "charrom.data_a" at changeRom.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 10
Warning (10030): Net "charrom.waddr_a" at changeRom.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 10
Warning (10030): Net "charrom.we_a" at changeRom.sv(10) has no driver or initial value, using a default initial value '0' File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 10
Info (12128): Elaborating entity "RamMemory" for hierarchy "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 31
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamMemory.v Line: 86
Info (12130): Elaborated megafunction instantiation "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamMemory.v Line: 86
Info (12133): Instantiated megafunction "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/RamMemory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RamText.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otn1.tdf
    Info (12023): Found entity 1: altsyncram_otn1 File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_otn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_otn1" for hierarchy "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component|altsyncram_otn1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "SecondRam" for hierarchy "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 32
Info (12128): Elaborating entity "altsyncram" for hierarchy "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/SecondRam.v Line: 86
Info (12130): Elaborated megafunction instantiation "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/SecondRam.v Line: 86
Info (12133): Instantiated megafunction "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/SecondRam.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "RamChangedText.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ko1.tdf
    Info (12023): Found entity 1: altsyncram_2ko1 File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_2ko1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2ko1" for hierarchy "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "segments" for hierarchy "segments:seg" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/mainVGA.sv Line: 33
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "videoGenerator:video|changeRom:changeRomInstance|SecondRam:ram2|altsyncram:altsyncram_component|altsyncram_2ko1:auto_generated|q_a[7]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_2ko1.tdf Line: 212
        Warning (14320): Synthesized away node "videoGenerator:video|changeRom:changeRomInstance|RamMemory:ram1|altsyncram:altsyncram_component|altsyncram_otn1:auto_generated|q_a[7]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_otn1.tdf Line: 212
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[0]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 41
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[1]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 79
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[2]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 117
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[3]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 155
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[4]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 193
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[5]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 231
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[6]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 269
        Warning (14320): Synthesized away node "dram:dram|altsyncram:altsyncram_component|altsyncram_ouo2:auto_generated|q_a[7]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_ouo2.tdf Line: 307
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[1]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 57
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[2]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 79
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[3]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 101
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[4]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 123
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[5]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 145
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[6]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 167
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[7]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 189
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[8]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 211
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[9]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 233
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[10]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 255
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[11]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 277
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[12]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 299
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[13]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 321
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[14]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 343
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[15]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 365
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[16]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 387
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[17]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 409
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[18]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 431
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[19]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 453
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[20]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 475
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[21]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 497
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[22]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 519
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[23]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 541
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[24]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 563
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[25]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 585
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[26]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 607
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[27]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 629
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[28]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 651
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[29]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 673
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[30]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 695
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[31]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 717
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "irom:irom|altsyncram:altsyncram_component|altsyncram_72g1:auto_generated|q_a[0]" File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/altsyncram_72g1.tdf Line: 35
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "videoGenerator:video|changeRom:changeRomInstance|charrom" is uninferred due to asynchronous read logic File: C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/changeRom.sv Line: 10
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2400) in the Memory Initialization File "C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/VGAmain.ram0_changeRom_c2105f4c.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/db/VGAmain.ram0_changeRom_c2105f4c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/output_files/VGAmain.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 214 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 36 output pins
    Info (21061): Implemented 157 logic cells
    Info (21064): Implemented 14 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4866 megabytes
    Info: Processing ended: Tue Jun 11 20:31:53 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ricar/OneDrive/Escritorio/TallerDigitales/Proyecto/output_files/VGAmain.map.smsg.


