###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        67165   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        49656   # Number of read row buffer hits
num_read_cmds                  =        67165   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        17533   # Number of ACT commands
num_pre_cmds                   =        17516   # Number of PRE commands
num_ondemand_pres              =         6827   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6428880   # Cyles of rank active rank.0
rank_active_cycles.1           =      5860233   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3571120   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4139767   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59509   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          209   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           40   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           19   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           10   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            2   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7327   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35186   # Read request latency (cycles)
read_latency[40-59]            =        13777   # Read request latency (cycles)
read_latency[60-79]            =         7408   # Read request latency (cycles)
read_latency[80-99]            =         1394   # Read request latency (cycles)
read_latency[100-119]          =         1541   # Read request latency (cycles)
read_latency[120-139]          =         1046   # Read request latency (cycles)
read_latency[140-159]          =          529   # Read request latency (cycles)
read_latency[160-179]          =          489   # Read request latency (cycles)
read_latency[180-199]          =          466   # Read request latency (cycles)
read_latency[200-]             =         5329   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.70809e+08   # Read energy
act_energy                     =  4.79703e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.71414e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.98709e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.01162e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.65679e+09   # Active standby energy rank.1
average_read_latency           =      78.8197   # Average read request latency (cycles)
average_interarrival           =      148.869   # Average request interarrival latency (cycles)
total_energy                   =  1.23931e+10   # Total energy (pJ)
average_power                  =      1239.31   # Average power (mW)
average_bandwidth              =     0.573141   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        68305   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        53090   # Number of read row buffer hits
num_read_cmds                  =        68305   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15233   # Number of ACT commands
num_pre_cmds                   =        15217   # Number of PRE commands
num_ondemand_pres              =         3925   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6145769   # Cyles of rank active rank.0
rank_active_cycles.1           =      6079690   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3854231   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3920310   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        60608   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          204   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           38   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           22   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           11   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            1   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7369   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37181   # Read request latency (cycles)
read_latency[40-59]            =        14734   # Read request latency (cycles)
read_latency[60-79]            =         6047   # Read request latency (cycles)
read_latency[80-99]            =         1380   # Read request latency (cycles)
read_latency[100-119]          =         1190   # Read request latency (cycles)
read_latency[120-139]          =          754   # Read request latency (cycles)
read_latency[140-159]          =          499   # Read request latency (cycles)
read_latency[160-179]          =          467   # Read request latency (cycles)
read_latency[180-199]          =          436   # Read request latency (cycles)
read_latency[200-]             =         5617   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.75406e+08   # Read energy
act_energy                     =  4.16775e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.85003e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.88175e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.83496e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.79373e+09   # Active standby energy rank.1
average_read_latency           =      75.2753   # Average read request latency (cycles)
average_interarrival           =      146.385   # Average request interarrival latency (cycles)
total_energy                   =  1.23822e+10   # Total energy (pJ)
average_power                  =      1238.22   # Average power (mW)
average_bandwidth              =     0.582869   # Average bandwidth
