

================================================================
== Vitis HLS Report for 'RunDataFlow'
================================================================
* Date:           Wed Nov  2 23:06:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.257 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_CreateBitMask_fu_171                          |CreateBitMask                          |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_RunDataFlow_Pipeline_VITIS_LOOP_341_1_fu_243  |RunDataFlow_Pipeline_VITIS_LOOP_341_1  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_DPEComputation_fu_250                         |DPEComputation                         |     1331|     1331|  13.310 us|  13.310 us|  1331|  1331|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_352_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_357_2  |        ?|        ?|      1333|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 3 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%IACT_TEMP_BUFFER_V = alloca i64 1" [FC_Layer.cpp:442]   --->   Operation 9 'alloca' 'IACT_TEMP_BUFFER_V' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%first_processing_buffer_V = alloca i64 1" [FC_Layer.cpp:415]   --->   Operation 10 'alloca' 'first_processing_buffer_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_1 : Operation 11 [1/1] (1.29ns)   --->   "%second_processing_buffer_V = alloca i64 1" [FC_Layer.cpp:416]   --->   Operation 11 'alloca' 'second_processing_buffer_V' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 640> <Depth = 32> <RAM>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%first_bit_buffer_weights_V = alloca i64 1" [FC_Layer.cpp:420]   --->   Operation 12 'alloca' 'first_bit_buffer_weights_V' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "%second_bit_buffer_weights_V = alloca i64 1" [FC_Layer.cpp:421]   --->   Operation 13 'alloca' 'second_bit_buffer_weights_V' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 14 [2/2] (0.50ns)   --->   "%call_ln351 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:351->FC_Layer.cpp:451]   --->   Operation 14 'call' 'call_ln351' <Predicate = true> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln352 = store i27 0, i27 %i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 15 'store' 'store_ln352' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln352 = store i32 0, i32 %phi_mul" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 16 'store' 'store_ln352' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_31, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_30, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_29, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_28, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_26, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_24, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_23, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_21, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_20, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_18, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_17, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_16, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_15, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_14, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_13, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_11, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_10, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_9, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_8, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_7, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_6, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_5, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_4, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_1 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read1"   --->   Operation 49 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_read_2 = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %p_read"   --->   Operation 50 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln416 = specmemcore void @_ssdm_op_SpecMemCore, i640 %first_processing_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:416]   --->   Operation 51 'specmemcore' 'specmemcore_ln416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln417 = specmemcore void @_ssdm_op_SpecMemCore, i640 %second_processing_buffer_V, i64 666, i64 30, i64 1" [FC_Layer.cpp:417]   --->   Operation 52 'specmemcore' 'specmemcore_ln417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%block_num_y_cast_i = sext i28 %p_read_1"   --->   Operation 53 'sext' 'block_num_y_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%block_num_x_cast_i = sext i28 %p_read_2"   --->   Operation 54 'sext' 'block_num_x_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %second_processing_buffer_V, i64 666, i64 30, i64 1"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i640 %first_processing_buffer_V, i64 666, i64 30, i64 1"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %iacts_stream, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln351 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:351->FC_Layer.cpp:451]   --->   Operation 58 'call' 'call_ln351' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/1] (3.40ns)   --->   "%mul2_i = mul i32 %block_num_y_cast_i, i32 %block_num_x_cast_i"   --->   Operation 59 'mul' 'mul2_i' <Predicate = true> <Delay = 3.40> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.40> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.14ns)   --->   "%sub_i = add i32 %mul2_i, i32 4294967295"   --->   Operation 60 'add' 'sub_i' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln352 = br void" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 61 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.14>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%phi_mul_load = load i32 %phi_mul" [FC_Layer.cpp:358->FC_Layer.cpp:451]   --->   Operation 62 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%i_2 = load i27 %i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 63 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.14ns)   --->   "%add_ln352 = add i32 %phi_mul_load, i32 %block_num_y_cast_i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 64 'add' 'add_ln352' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln352 = zext i27 %i_2" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 65 'zext' 'zext_ln352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.83ns)   --->   "%icmp_ln352 = icmp_slt  i28 %zext_ln352, i28 %p_read_2" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 66 'icmp' 'icmp_ln352' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.13ns)   --->   "%i_3 = add i27 %i_2, i27 1" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 67 'add' 'i_3' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln352 = br i1 %icmp_ln352, void %RunDataFlow.exit, void %.split4.i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 68 'br' 'br_ln352' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 69 'wait' 'empty' <Predicate = (icmp_ln352)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RunDataFlow_Pipeline_VITIS_LOOP_341_1, i32 %iacts_stream, i32 %IACT_TEMP_BUFFER_V"   --->   Operation 70 'call' 'call_ln0' <Predicate = (icmp_ln352)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln451 = ret" [FC_Layer.cpp:451]   --->   Operation 71 'ret' 'ret_ln451' <Predicate = (!icmp_ln352)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln352 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 72 'specloopname' 'specloopname_ln352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RunDataFlow_Pipeline_VITIS_LOOP_341_1, i32 %iacts_stream, i32 %IACT_TEMP_BUFFER_V"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 74 [1/1] (0.46ns)   --->   "%br_ln357 = br void" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 74 'br' 'br_ln357' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 5.97>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%j = phi i27 0, void %.split4.i, i27 %j_1, void"   --->   Operation 75 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i27 %j" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 76 'zext' 'zext_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln357_1 = zext i27 %j" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 77 'zext' 'zext_ln357_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln357 = trunc i27 %j" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 78 'trunc' 'trunc_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.83ns)   --->   "%icmp_ln357 = icmp_slt  i28 %zext_ln357_1, i28 %p_read_1" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 79 'icmp' 'icmp_ln357' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.13ns)   --->   "%j_1 = add i27 %j, i27 1" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 80 'add' 'j_1' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln357 = br i1 %icmp_ln357, void %._crit_edge.loopexit.i, void %.split2.i" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 81 'br' 'br_ln357' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln357 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [FC_Layer.cpp:357->FC_Layer.cpp:451]   --->   Operation 82 'specloopname' 'specloopname_ln357' <Predicate = (icmp_ln357)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.14ns)   --->   "%batch = add i32 %phi_mul_load, i32 %zext_ln357" [FC_Layer.cpp:358->FC_Layer.cpp:451]   --->   Operation 83 'add' 'batch' <Predicate = (icmp_ln357)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i32 %batch" [FC_Layer.cpp:358->FC_Layer.cpp:451]   --->   Operation 84 'trunc' 'trunc_ln358' <Predicate = (icmp_ln357)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.80ns)   --->   "%icmp_ln359 = icmp_eq  i32 %batch, i32 %sub_i" [FC_Layer.cpp:359->FC_Layer.cpp:451]   --->   Operation 85 'icmp' 'icmp_ln359' <Predicate = (icmp_ln357)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void, void" [FC_Layer.cpp:359->FC_Layer.cpp:451]   --->   Operation 86 'br' 'br_ln359' <Predicate = (icmp_ln357)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %trunc_ln358, void, void" [FC_Layer.cpp:360->FC_Layer.cpp:451]   --->   Operation 87 'br' 'br_ln360' <Predicate = (icmp_ln357 & !icmp_ln359)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (0.50ns)   --->   "%call_ln361 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V" [FC_Layer.cpp:361->FC_Layer.cpp:451]   --->   Operation 88 'call' 'call_ln361' <Predicate = (icmp_ln357 & !icmp_ln359 & !trunc_ln358)> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 89 [2/2] (3.66ns)   --->   "%call_ln362 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:362->FC_Layer.cpp:451]   --->   Operation 89 'call' 'call_ln362' <Predicate = (icmp_ln357 & !icmp_ln359 & !trunc_ln358)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 90 [2/2] (0.50ns)   --->   "%call_ln364 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:364->FC_Layer.cpp:451]   --->   Operation 90 'call' 'call_ln364' <Predicate = (icmp_ln357 & !icmp_ln359 & trunc_ln358)> <Delay = 0.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 91 [2/2] (3.66ns)   --->   "%call_ln365 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:365->FC_Layer.cpp:451]   --->   Operation 91 'call' 'call_ln365' <Predicate = (icmp_ln357 & !icmp_ln359 & trunc_ln358)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 92 [2/2] (3.66ns)   --->   "%call_ln369 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:369->FC_Layer.cpp:451]   --->   Operation 92 'call' 'call_ln369' <Predicate = (icmp_ln357 & icmp_ln359)> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 93 [1/1] (0.46ns)   --->   "%store_ln352 = store i27 %i_3, i27 %i" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 93 'store' 'store_ln352' <Predicate = (!icmp_ln357)> <Delay = 0.46>
ST_5 : Operation 94 [1/1] (0.46ns)   --->   "%store_ln352 = store i32 %add_ln352, i32 %phi_mul" [FC_Layer.cpp:352->FC_Layer.cpp:451]   --->   Operation 94 'store' 'store_ln352' <Predicate = (!icmp_ln357)> <Delay = 0.46>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!icmp_ln357)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln361 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V" [FC_Layer.cpp:361->FC_Layer.cpp:451]   --->   Operation 96 'call' 'call_ln361' <Predicate = (!icmp_ln359 & !trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 97 [1/2] (0.00ns)   --->   "%call_ln362 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:362->FC_Layer.cpp:451]   --->   Operation 97 'call' 'call_ln362' <Predicate = (!icmp_ln359 & !trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln363 = br void" [FC_Layer.cpp:363->FC_Layer.cpp:451]   --->   Operation 98 'br' 'br_ln363' <Predicate = (!icmp_ln359 & !trunc_ln358)> <Delay = 0.00>
ST_6 : Operation 99 [1/2] (0.00ns)   --->   "%call_ln364 = call void @CreateBitMask, i32 %weights_stream_V_V_0, i32 %weights_stream_V_V_1, i32 %weights_stream_V_V_2, i32 %weights_stream_V_V_3, i32 %weights_stream_V_V_4, i32 %weights_stream_V_V_5, i32 %weights_stream_V_V_6, i32 %weights_stream_V_V_7, i32 %weights_stream_V_V_8, i32 %weights_stream_V_V_9, i32 %weights_stream_V_V_10, i32 %weights_stream_V_V_11, i32 %weights_stream_V_V_12, i32 %weights_stream_V_V_13, i32 %weights_stream_V_V_14, i32 %weights_stream_V_V_15, i32 %weights_stream_V_V_16, i32 %weights_stream_V_V_17, i32 %weights_stream_V_V_18, i32 %weights_stream_V_V_19, i32 %weights_stream_V_V_20, i32 %weights_stream_V_V_21, i32 %weights_stream_V_V_22, i32 %weights_stream_V_V_23, i32 %weights_stream_V_V_24, i32 %weights_stream_V_V_25, i32 %weights_stream_V_V_26, i32 %weights_stream_V_V_27, i32 %weights_stream_V_V_28, i32 %weights_stream_V_V_29, i32 %weights_stream_V_V_30, i32 %weights_stream_V_V_31, i640 %first_processing_buffer_V, i20 %first_bit_buffer_weights_V" [FC_Layer.cpp:364->FC_Layer.cpp:451]   --->   Operation 99 'call' 'call_ln364' <Predicate = (!icmp_ln359 & trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln365 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:365->FC_Layer.cpp:451]   --->   Operation 100 'call' 'call_ln365' <Predicate = (!icmp_ln359 & trunc_ln358)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 101 'br' 'br_ln0' <Predicate = (!icmp_ln359 & trunc_ln358)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln367 = br void" [FC_Layer.cpp:367->FC_Layer.cpp:451]   --->   Operation 102 'br' 'br_ln367' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln369 = call void @DPEComputation, i32 %IACT_TEMP_BUFFER_V, i27 %i_2, i6 %trunc_ln357, i640 %second_processing_buffer_V, i20 %second_bit_buffer_weights_V, i32 %output_buf_V" [FC_Layer.cpp:369->FC_Layer.cpp:451]   --->   Operation 103 'call' 'call_ln369' <Predicate = (icmp_ln359)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 104 'br' 'br_ln0' <Predicate = (icmp_ln359)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 105 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iacts_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_V_V_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ output_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                     (alloca       ) [ 0111111]
i                           (alloca       ) [ 0111111]
IACT_TEMP_BUFFER_V          (alloca       ) [ 0011111]
first_processing_buffer_V   (alloca       ) [ 0011111]
second_processing_buffer_V  (alloca       ) [ 0011111]
first_bit_buffer_weights_V  (alloca       ) [ 0011111]
second_bit_buffer_weights_V (alloca       ) [ 0011111]
store_ln352                 (store        ) [ 0000000]
store_ln352                 (store        ) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
p_read_1                    (read         ) [ 0001111]
p_read_2                    (read         ) [ 0001111]
specmemcore_ln416           (specmemcore  ) [ 0000000]
specmemcore_ln417           (specmemcore  ) [ 0000000]
block_num_y_cast_i          (sext         ) [ 0001111]
block_num_x_cast_i          (sext         ) [ 0000000]
specmemcore_ln0             (specmemcore  ) [ 0000000]
specmemcore_ln0             (specmemcore  ) [ 0000000]
specinterface_ln0           (specinterface) [ 0000000]
call_ln351                  (call         ) [ 0000000]
mul2_i                      (mul          ) [ 0000000]
sub_i                       (add          ) [ 0001111]
br_ln352                    (br           ) [ 0000000]
phi_mul_load                (load         ) [ 0000111]
i_2                         (load         ) [ 0000111]
add_ln352                   (add          ) [ 0000111]
zext_ln352                  (zext         ) [ 0000000]
icmp_ln352                  (icmp         ) [ 0001111]
i_3                         (add          ) [ 0000111]
br_ln352                    (br           ) [ 0000000]
empty                       (wait         ) [ 0000000]
ret_ln451                   (ret          ) [ 0000000]
specloopname_ln352          (specloopname ) [ 0000000]
call_ln0                    (call         ) [ 0000000]
br_ln357                    (br           ) [ 0001111]
j                           (phi          ) [ 0000010]
zext_ln357                  (zext         ) [ 0000000]
zext_ln357_1                (zext         ) [ 0000000]
trunc_ln357                 (trunc        ) [ 0000001]
icmp_ln357                  (icmp         ) [ 0001111]
j_1                         (add          ) [ 0001111]
br_ln357                    (br           ) [ 0000000]
specloopname_ln357          (specloopname ) [ 0000000]
batch                       (add          ) [ 0000000]
trunc_ln358                 (trunc        ) [ 0001111]
icmp_ln359                  (icmp         ) [ 0001111]
br_ln359                    (br           ) [ 0000000]
br_ln360                    (br           ) [ 0000000]
store_ln352                 (store        ) [ 0000000]
store_ln352                 (store        ) [ 0000000]
br_ln0                      (br           ) [ 0000000]
call_ln361                  (call         ) [ 0000000]
call_ln362                  (call         ) [ 0000000]
br_ln363                    (br           ) [ 0000000]
call_ln364                  (call         ) [ 0000000]
call_ln365                  (call         ) [ 0000000]
br_ln0                      (br           ) [ 0000000]
br_ln367                    (br           ) [ 0000000]
call_ln369                  (call         ) [ 0000000]
br_ln0                      (br           ) [ 0000000]
br_ln0                      (br           ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="iacts_stream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iacts_stream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_stream_V_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_stream_V_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_stream_V_V_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_stream_V_V_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_stream_V_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_stream_V_V_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_stream_V_V_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_stream_V_V_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_stream_V_V_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_stream_V_V_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_stream_V_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_stream_V_V_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_stream_V_V_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_stream_V_V_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_stream_V_V_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_stream_V_V_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_stream_V_V_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_stream_V_V_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_stream_V_V_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_stream_V_V_19">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_19"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_stream_V_V_20">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_20"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_stream_V_V_21">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_21"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_stream_V_V_22">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_stream_V_V_23">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_23"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_stream_V_V_24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_stream_V_V_25">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_25"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_stream_V_V_26">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_26"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_stream_V_V_27">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_27"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_stream_V_V_28">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_28"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weights_stream_V_V_29">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="weights_stream_V_V_30">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="weights_stream_V_V_31">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_V_V_31"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="output_buf_V">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buf_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CreateBitMask"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RunDataFlow_Pipeline_VITIS_LOOP_341_1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DPEComputation"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="phi_mul_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="IACT_TEMP_BUFFER_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="IACT_TEMP_BUFFER_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="first_processing_buffer_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="640" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="first_processing_buffer_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="second_processing_buffer_V_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="640" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="second_processing_buffer_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="first_bit_buffer_weights_V_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="first_bit_buffer_weights_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="second_bit_buffer_weights_V_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="20" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="second_bit_buffer_weights_V/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_read_1_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="28" slack="0"/>
<pin id="150" dir="0" index="1" bw="28" slack="0"/>
<pin id="151" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_read_2_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="0" index="1" bw="28" slack="0"/>
<pin id="157" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="j_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="27" slack="1"/>
<pin id="162" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="27" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_CreateBitMask_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="0" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="0" index="3" bw="32" slack="0"/>
<pin id="176" dir="0" index="4" bw="32" slack="0"/>
<pin id="177" dir="0" index="5" bw="32" slack="0"/>
<pin id="178" dir="0" index="6" bw="32" slack="0"/>
<pin id="179" dir="0" index="7" bw="32" slack="0"/>
<pin id="180" dir="0" index="8" bw="32" slack="0"/>
<pin id="181" dir="0" index="9" bw="32" slack="0"/>
<pin id="182" dir="0" index="10" bw="32" slack="0"/>
<pin id="183" dir="0" index="11" bw="32" slack="0"/>
<pin id="184" dir="0" index="12" bw="32" slack="0"/>
<pin id="185" dir="0" index="13" bw="32" slack="0"/>
<pin id="186" dir="0" index="14" bw="32" slack="0"/>
<pin id="187" dir="0" index="15" bw="32" slack="0"/>
<pin id="188" dir="0" index="16" bw="32" slack="0"/>
<pin id="189" dir="0" index="17" bw="32" slack="0"/>
<pin id="190" dir="0" index="18" bw="32" slack="0"/>
<pin id="191" dir="0" index="19" bw="32" slack="0"/>
<pin id="192" dir="0" index="20" bw="32" slack="0"/>
<pin id="193" dir="0" index="21" bw="32" slack="0"/>
<pin id="194" dir="0" index="22" bw="32" slack="0"/>
<pin id="195" dir="0" index="23" bw="32" slack="0"/>
<pin id="196" dir="0" index="24" bw="32" slack="0"/>
<pin id="197" dir="0" index="25" bw="32" slack="0"/>
<pin id="198" dir="0" index="26" bw="32" slack="0"/>
<pin id="199" dir="0" index="27" bw="32" slack="0"/>
<pin id="200" dir="0" index="28" bw="32" slack="0"/>
<pin id="201" dir="0" index="29" bw="32" slack="0"/>
<pin id="202" dir="0" index="30" bw="32" slack="0"/>
<pin id="203" dir="0" index="31" bw="32" slack="0"/>
<pin id="204" dir="0" index="32" bw="32" slack="0"/>
<pin id="205" dir="0" index="33" bw="640" slack="0"/>
<pin id="206" dir="0" index="34" bw="20" slack="0"/>
<pin id="207" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln351/1 call_ln361/5 call_ln364/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="grp_RunDataFlow_Pipeline_VITIS_LOOP_341_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="0" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="0"/>
<pin id="246" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_DPEComputation_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="27" slack="3"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="0" index="4" bw="640" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="20" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="32" slack="0"/>
<pin id="258" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln362/5 call_ln365/5 call_ln369/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln352_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="27" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln352_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="block_num_y_cast_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="28" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="block_num_y_cast_i/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="block_num_x_cast_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="28" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="block_num_x_cast_i/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="mul2_i_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="28" slack="0"/>
<pin id="281" dir="0" index="1" bw="28" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul2_i/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="phi_mul_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_2_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="27" slack="2"/>
<pin id="296" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln352_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="28" slack="1"/>
<pin id="300" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln352/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln352_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="27" slack="0"/>
<pin id="304" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln352/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln352_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="27" slack="0"/>
<pin id="308" dir="0" index="1" bw="28" slack="1"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln352/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="27" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="27" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln357_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="27" slack="0"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln357/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln357_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="27" slack="0"/>
<pin id="323" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln357_1/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln357_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="27" slack="0"/>
<pin id="327" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln357/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln357_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="27" slack="0"/>
<pin id="332" dir="0" index="1" bw="28" slack="3"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln357/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="j_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="27" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="batch_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="1" bw="27" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="batch/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln358_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln358/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln359_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="3"/>
<pin id="353" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln359/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln352_store_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="27" slack="2"/>
<pin id="357" dir="0" index="1" bw="27" slack="4"/>
<pin id="358" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln352_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2"/>
<pin id="361" dir="0" index="1" bw="32" slack="4"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln352/5 "/>
</bind>
</comp>

<comp id="363" class="1005" name="phi_mul_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="370" class="1005" name="i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="27" slack="0"/>
<pin id="372" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="377" class="1005" name="p_read_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="28" slack="3"/>
<pin id="379" dir="1" index="1" bw="28" slack="3"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="382" class="1005" name="p_read_2_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="28" slack="1"/>
<pin id="384" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="387" class="1005" name="block_num_y_cast_i_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="block_num_y_cast_i "/>
</bind>
</comp>

<comp id="392" class="1005" name="sub_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="3"/>
<pin id="394" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="400" class="1005" name="i_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="27" slack="3"/>
<pin id="402" dir="1" index="1" bw="27" slack="3"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="405" class="1005" name="add_ln352_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="2"/>
<pin id="407" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln352 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_3_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="27" slack="2"/>
<pin id="415" dir="1" index="1" bw="27" slack="2"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="trunc_ln357_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="6" slack="1"/>
<pin id="420" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln357 "/>
</bind>
</comp>

<comp id="426" class="1005" name="j_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="27" slack="0"/>
<pin id="428" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="trunc_ln358_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln358 "/>
</bind>
</comp>

<comp id="435" class="1005" name="icmp_ln359_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln359 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="72" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="74" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="74" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="92" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="92" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="78" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="208"><net_src comp="76" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="171" pin=3"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="171" pin=5"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="171" pin=6"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="171" pin=7"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="171" pin=8"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="171" pin=9"/></net>

<net id="218"><net_src comp="24" pin="0"/><net_sink comp="171" pin=10"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="171" pin=11"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="171" pin=12"/></net>

<net id="221"><net_src comp="30" pin="0"/><net_sink comp="171" pin=13"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="171" pin=14"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="171" pin=15"/></net>

<net id="224"><net_src comp="36" pin="0"/><net_sink comp="171" pin=16"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="171" pin=17"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="171" pin=18"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="171" pin=19"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="171" pin=20"/></net>

<net id="229"><net_src comp="46" pin="0"/><net_sink comp="171" pin=21"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="171" pin=22"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="171" pin=23"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="171" pin=24"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="171" pin=25"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="171" pin=26"/></net>

<net id="235"><net_src comp="58" pin="0"/><net_sink comp="171" pin=27"/></net>

<net id="236"><net_src comp="60" pin="0"/><net_sink comp="171" pin=28"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="171" pin=29"/></net>

<net id="238"><net_src comp="64" pin="0"/><net_sink comp="171" pin=30"/></net>

<net id="239"><net_src comp="66" pin="0"/><net_sink comp="171" pin=31"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="171" pin=32"/></net>

<net id="241"><net_src comp="132" pin="1"/><net_sink comp="171" pin=33"/></net>

<net id="242"><net_src comp="140" pin="1"/><net_sink comp="171" pin=34"/></net>

<net id="248"><net_src comp="110" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="259"><net_src comp="118" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="70" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="265"><net_src comp="78" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="80" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="148" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="154" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="271" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="104" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="294" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="294" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="106" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="164" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="164" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="164" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="334"><net_src comp="321" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="164" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="106" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="317" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="341" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="366"><net_src comp="120" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="373"><net_src comp="124" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="380"><net_src comp="148" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="385"><net_src comp="154" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="390"><net_src comp="271" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="395"><net_src comp="285" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="403"><net_src comp="294" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="408"><net_src comp="297" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="416"><net_src comp="311" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="421"><net_src comp="325" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="250" pin=3"/></net>

<net id="429"><net_src comp="335" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="434"><net_src comp="346" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="350" pin="2"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_buf_V | {5 6 }
 - Input state : 
	Port: RunDataFlow : p_read | {2 }
	Port: RunDataFlow : p_read1 | {2 }
	Port: RunDataFlow : iacts_stream | {3 4 }
	Port: RunDataFlow : weights_stream_V_V_0 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_1 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_2 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_3 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_4 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_5 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_6 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_7 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_8 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_9 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_10 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_11 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_12 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_13 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_14 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_15 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_16 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_17 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_18 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_19 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_20 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_21 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_22 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_23 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_24 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_25 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_26 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_27 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_28 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_29 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_30 | {1 2 5 6 }
	Port: RunDataFlow : weights_stream_V_V_31 | {1 2 5 6 }
	Port: RunDataFlow : output_buf_V | {5 6 }
  - Chain level:
	State 1
		call_ln351 : 1
		store_ln352 : 1
		store_ln352 : 1
	State 2
		mul2_i : 1
		sub_i : 2
	State 3
		add_ln352 : 1
		zext_ln352 : 1
		icmp_ln352 : 2
		i_3 : 1
		br_ln352 : 3
	State 4
	State 5
		zext_ln357 : 1
		zext_ln357_1 : 1
		trunc_ln357 : 1
		icmp_ln357 : 2
		j_1 : 1
		br_ln357 : 3
		batch : 2
		trunc_ln358 : 3
		icmp_ln359 : 3
		br_ln359 : 4
		br_ln360 : 4
		call_ln362 : 2
		call_ln365 : 2
		call_ln369 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |             grp_CreateBitMask_fu_171             |    0    |    0    |   0.46  |   744   |   4849  |    0    |
|   call   | grp_RunDataFlow_Pipeline_VITIS_LOOP_341_1_fu_243 |    0    |    0    |    0    |    12   |    23   |    0    |
|          |             grp_DPEComputation_fu_250            |    2    |    60   |  6.462  |   3589  |   3380  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   sub_i_fu_285                   |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                 add_ln352_fu_297                 |    0    |    0    |    0    |    0    |    39   |    0    |
|    add   |                    i_3_fu_311                    |    0    |    0    |    0    |    0    |    34   |    0    |
|          |                    j_1_fu_335                    |    0    |    0    |    0    |    0    |    34   |    0    |
|          |                   batch_fu_341                   |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 icmp_ln352_fu_306                |    0    |    0    |    0    |    0    |    18   |    0    |
|   icmp   |                 icmp_ln357_fu_330                |    0    |    0    |    0    |    0    |    18   |    0    |
|          |                 icmp_ln359_fu_350                |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |                   mul2_i_fu_279                  |    0    |    3    |    0    |    0    |    37   |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |               p_read_1_read_fu_148               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               p_read_2_read_fu_154               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |             block_num_y_cast_i_fu_271            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             block_num_x_cast_i_fu_275            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 zext_ln352_fu_302                |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                 zext_ln357_fu_317                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                zext_ln357_1_fu_321               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                trunc_ln357_fu_325                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                trunc_ln358_fu_346                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                  |    2    |    63   |  6.922  |   4345  |   8530  |    0    |
|----------|--------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------------+--------+--------+--------+--------+
|                           |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------------+--------+--------+--------+--------+
|     IACT_TEMP_BUFFER_V    |    1   |    0   |    0   |    0   |
| first_bit_buffer_weights_V|    0   |   40   |   10   |    0   |
| first_processing_buffer_V |   18   |    0   |    0   |    -   |
|second_bit_buffer_weights_V|    0   |   40   |   10   |    0   |
| second_processing_buffer_V|   18   |    0   |    0   |    -   |
+---------------------------+--------+--------+--------+--------+
|           Total           |   37   |   80   |   20   |    0   |
+---------------------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln352_reg_405    |   32   |
|block_num_y_cast_i_reg_387|   32   |
|        i_2_reg_400       |   27   |
|        i_3_reg_413       |   27   |
|         i_reg_370        |   27   |
|    icmp_ln359_reg_435    |    1   |
|        j_1_reg_426       |   27   |
|         j_reg_160        |   27   |
|     p_read_1_reg_377     |   28   |
|     p_read_2_reg_382     |   28   |
|      phi_mul_reg_363     |   32   |
|       sub_i_reg_392      |   32   |
|    trunc_ln357_reg_418   |    6   |
|    trunc_ln358_reg_431   |    1   |
+--------------------------+--------+
|           Total          |   327  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
| grp_DPEComputation_fu_250 |  p3  |   2  |   6  |   12   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   12   ||   0.46  ||    9    |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   63   |    6   |  4345  |  8530  |    0   |
|   Memory  |   37   |    -   |    -   |   80   |   20   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   327  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   39   |   63   |    7   |  4752  |  8559  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
