# Low Power 8-bit ALU in Verilog

This project implements an 8-bit Arithmetic Logic Unit (ALU) optimized for
low power consumption using:

âœ” Clock Gating  
âœ” Operand Isolation  
âœ” Switching Activity Reduction  

The ALU supports:
ADD, SUB, AND, OR, XOR, NOT, SHIFT LEFT, SHIFT RIGHT

The design is synthesizable and verified using a Verilog testbench.

---

## ğŸ“ Project Structure
src/alu.v                  â†’ ALU RTL design  
src/clk_gate.v             â†’ Clock gating logic  
src/operand_isolation.v    â†’ Operand isolation module  
tb/alu_tb.v                â†’ Testbench  
sim/run.sh                 â†’ Script to compile & run tests  

---

## ğŸ§  Low Power Techniques Used

### ğŸ”¹ Clock Gating
The ALU clock is turned OFF when enable = 0 to prevent unnecessary toggling.

### ğŸ”¹ Operand Isolation
Inputs are forced to zero when ALU is disabled to avoid transitions.

These significantly reduce **dynamic power consumption**.

---

## â–¶ï¸ Requirements
Install:
`iverilog`
`gtkwave` (optional for waveform view)

---

## â–¶ï¸ Run Simulation

