{
  "module_name": "rt5682s.c",
  "hash_id": "9e77758aa46b80fa0b8a22668c834febc5340c539544cdd5a89916bd4f446ac2",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5682s.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n#include <linux/module.h>\n#include <linux/moduleparam.h>\n#include <linux/init.h>\n#include <linux/delay.h>\n#include <linux/pm.h>\n#include <linux/i2c.h>\n#include <linux/platform_device.h>\n#include <linux/spi/spi.h>\n#include <linux/acpi.h>\n#include <linux/gpio/consumer.h>\n#include <linux/mutex.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/jack.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n#include <sound/tlv.h>\n#include <sound/rt5682s.h>\n\n#include \"rt5682s.h\"\n\n#define DEVICE_ID 0x6749\n\nstatic const struct rt5682s_platform_data i2s_default_platform_data = {\n\t.dmic1_data_pin = RT5682S_DMIC1_DATA_GPIO2,\n\t.dmic1_clk_pin = RT5682S_DMIC1_CLK_GPIO3,\n\t.jd_src = RT5682S_JD1,\n\t.dai_clk_names[RT5682S_DAI_WCLK_IDX] = \"rt5682-dai-wclk\",\n\t.dai_clk_names[RT5682S_DAI_BCLK_IDX] = \"rt5682-dai-bclk\",\n};\n\nstatic const char *rt5682s_supply_names[RT5682S_NUM_SUPPLIES] = {\n\t[RT5682S_SUPPLY_AVDD] = \"AVDD\",\n\t[RT5682S_SUPPLY_MICVDD] = \"MICVDD\",\n\t[RT5682S_SUPPLY_DBVDD] = \"DBVDD\",\n\t[RT5682S_SUPPLY_LDO1_IN] = \"LDO1-IN\",\n};\n\nstatic const struct reg_sequence patch_list[] = {\n\t{RT5682S_I2C_CTRL,\t\t\t0x0007},\n\t{RT5682S_DIG_IN_CTRL_1,\t\t\t0x0000},\n\t{RT5682S_CHOP_DAC_2,\t\t\t0x2020},\n\t{RT5682S_VREF_REC_OP_FB_CAP_CTRL_2,\t0x0101},\n\t{RT5682S_VREF_REC_OP_FB_CAP_CTRL_1,\t0x80c0},\n\t{RT5682S_HP_CALIB_CTRL_9,\t\t0x0002},\n\t{RT5682S_DEPOP_1,\t\t\t0x0000},\n\t{RT5682S_HP_CHARGE_PUMP_2,\t\t0x3c15},\n\t{RT5682S_DAC1_DIG_VOL,\t\t\t0xfefe},\n\t{RT5682S_SAR_IL_CMD_2,\t\t\t0xac00},\n\t{RT5682S_SAR_IL_CMD_3,\t\t\t0x024c},\n\t{RT5682S_CBJ_CTRL_6,\t\t\t0x0804},\n};\n\nstatic void rt5682s_apply_patch_list(struct rt5682s_priv *rt5682s,\n\t\tstruct device *dev)\n{\n\tint ret;\n\n\tret = regmap_multi_reg_write(rt5682s->regmap, patch_list, ARRAY_SIZE(patch_list));\n\tif (ret)\n\t\tdev_warn(dev, \"Failed to apply regmap patch: %d\\n\", ret);\n}\n\nstatic const struct reg_default rt5682s_reg[] = {\n\t{0x0002, 0x8080},\n\t{0x0003, 0x0001},\n\t{0x0005, 0x0000},\n\t{0x0006, 0x0000},\n\t{0x0008, 0x8007},\n\t{0x000b, 0x0000},\n\t{0x000f, 0x4000},\n\t{0x0010, 0x4040},\n\t{0x0011, 0x0000},\n\t{0x0012, 0x0000},\n\t{0x0013, 0x1200},\n\t{0x0014, 0x200a},\n\t{0x0015, 0x0404},\n\t{0x0016, 0x0404},\n\t{0x0017, 0x05a4},\n\t{0x0019, 0xffff},\n\t{0x001c, 0x2f2f},\n\t{0x001f, 0x0000},\n\t{0x0022, 0x5757},\n\t{0x0023, 0x0039},\n\t{0x0024, 0x000b},\n\t{0x0026, 0xc0c4},\n\t{0x0029, 0x8080},\n\t{0x002a, 0xa0a0},\n\t{0x002b, 0x0300},\n\t{0x0030, 0x0000},\n\t{0x003c, 0x08c0},\n\t{0x0044, 0x1818},\n\t{0x004b, 0x00c0},\n\t{0x004c, 0x0000},\n\t{0x004d, 0x0000},\n\t{0x0061, 0x00c0},\n\t{0x0062, 0x008a},\n\t{0x0063, 0x0800},\n\t{0x0064, 0x0000},\n\t{0x0065, 0x0000},\n\t{0x0066, 0x0030},\n\t{0x0067, 0x000c},\n\t{0x0068, 0x0000},\n\t{0x0069, 0x0000},\n\t{0x006a, 0x0000},\n\t{0x006b, 0x0000},\n\t{0x006c, 0x0000},\n\t{0x006d, 0x2200},\n\t{0x006e, 0x0810},\n\t{0x006f, 0xe4de},\n\t{0x0070, 0x3320},\n\t{0x0071, 0x0000},\n\t{0x0073, 0x0000},\n\t{0x0074, 0x0000},\n\t{0x0075, 0x0002},\n\t{0x0076, 0x0001},\n\t{0x0079, 0x0000},\n\t{0x007a, 0x0000},\n\t{0x007b, 0x0000},\n\t{0x007c, 0x0100},\n\t{0x007e, 0x0000},\n\t{0x007f, 0x0000},\n\t{0x0080, 0x0000},\n\t{0x0083, 0x0000},\n\t{0x0084, 0x0000},\n\t{0x0085, 0x0000},\n\t{0x0086, 0x0005},\n\t{0x0087, 0x0000},\n\t{0x0088, 0x0000},\n\t{0x008c, 0x0003},\n\t{0x008e, 0x0060},\n\t{0x008f, 0x4da1},\n\t{0x0091, 0x1c15},\n\t{0x0092, 0x0425},\n\t{0x0093, 0x0000},\n\t{0x0094, 0x0080},\n\t{0x0095, 0x008f},\n\t{0x0096, 0x0000},\n\t{0x0097, 0x0000},\n\t{0x0098, 0x0000},\n\t{0x0099, 0x0000},\n\t{0x009a, 0x0000},\n\t{0x009b, 0x0000},\n\t{0x009c, 0x0000},\n\t{0x009d, 0x0000},\n\t{0x009e, 0x0000},\n\t{0x009f, 0x0009},\n\t{0x00a0, 0x0000},\n\t{0x00a3, 0x0002},\n\t{0x00a4, 0x0001},\n\t{0x00b6, 0x0000},\n\t{0x00b7, 0x0000},\n\t{0x00b8, 0x0000},\n\t{0x00b9, 0x0002},\n\t{0x00be, 0x0000},\n\t{0x00c0, 0x0160},\n\t{0x00c1, 0x82a0},\n\t{0x00c2, 0x0000},\n\t{0x00d0, 0x0000},\n\t{0x00d2, 0x3300},\n\t{0x00d3, 0x2200},\n\t{0x00d4, 0x0000},\n\t{0x00d9, 0x0000},\n\t{0x00da, 0x0000},\n\t{0x00db, 0x0000},\n\t{0x00dc, 0x00c0},\n\t{0x00dd, 0x2220},\n\t{0x00de, 0x3131},\n\t{0x00df, 0x3131},\n\t{0x00e0, 0x3131},\n\t{0x00e2, 0x0000},\n\t{0x00e3, 0x4000},\n\t{0x00e4, 0x0aa0},\n\t{0x00e5, 0x3131},\n\t{0x00e6, 0x3131},\n\t{0x00e7, 0x3131},\n\t{0x00e8, 0x3131},\n\t{0x00ea, 0xb320},\n\t{0x00eb, 0x0000},\n\t{0x00f0, 0x0000},\n\t{0x00f6, 0x0000},\n\t{0x00fa, 0x0000},\n\t{0x00fb, 0x0000},\n\t{0x00fc, 0x0000},\n\t{0x00fd, 0x0000},\n\t{0x00fe, 0x10ec},\n\t{0x00ff, 0x6749},\n\t{0x0100, 0xa000},\n\t{0x010b, 0x0066},\n\t{0x010c, 0x6666},\n\t{0x010d, 0x2202},\n\t{0x010e, 0x6666},\n\t{0x010f, 0xa800},\n\t{0x0110, 0x0006},\n\t{0x0111, 0x0460},\n\t{0x0112, 0x2000},\n\t{0x0113, 0x0200},\n\t{0x0117, 0x8000},\n\t{0x0118, 0x0303},\n\t{0x0125, 0x0020},\n\t{0x0132, 0x5026},\n\t{0x0136, 0x8000},\n\t{0x0139, 0x0005},\n\t{0x013a, 0x3030},\n\t{0x013b, 0xa000},\n\t{0x013c, 0x4110},\n\t{0x013f, 0x0000},\n\t{0x0145, 0x0022},\n\t{0x0146, 0x0000},\n\t{0x0147, 0x0000},\n\t{0x0148, 0x0000},\n\t{0x0156, 0x0022},\n\t{0x0157, 0x0303},\n\t{0x0158, 0x2222},\n\t{0x0159, 0x0000},\n\t{0x0160, 0x4ec0},\n\t{0x0161, 0x0080},\n\t{0x0162, 0x0200},\n\t{0x0163, 0x0800},\n\t{0x0164, 0x0000},\n\t{0x0165, 0x0000},\n\t{0x0166, 0x0000},\n\t{0x0167, 0x000f},\n\t{0x0168, 0x000f},\n\t{0x0169, 0x0001},\n\t{0x0190, 0x4131},\n\t{0x0194, 0x0000},\n\t{0x0195, 0x0000},\n\t{0x0197, 0x0022},\n\t{0x0198, 0x0000},\n\t{0x0199, 0x0000},\n\t{0x01ac, 0x0000},\n\t{0x01ad, 0x0000},\n\t{0x01ae, 0x0000},\n\t{0x01af, 0x2000},\n\t{0x01b0, 0x0000},\n\t{0x01b1, 0x0000},\n\t{0x01b2, 0x0000},\n\t{0x01b3, 0x0017},\n\t{0x01b4, 0x004b},\n\t{0x01b5, 0x0000},\n\t{0x01b6, 0x03e8},\n\t{0x01b7, 0x0000},\n\t{0x01b8, 0x0000},\n\t{0x01b9, 0x0400},\n\t{0x01ba, 0xb5b6},\n\t{0x01bb, 0x9124},\n\t{0x01bc, 0x4924},\n\t{0x01bd, 0x0009},\n\t{0x01be, 0x0018},\n\t{0x01bf, 0x002a},\n\t{0x01c0, 0x004c},\n\t{0x01c1, 0x0097},\n\t{0x01c2, 0x01c3},\n\t{0x01c3, 0x03e9},\n\t{0x01c4, 0x1389},\n\t{0x01c5, 0xc351},\n\t{0x01c6, 0x02a0},\n\t{0x01c7, 0x0b0f},\n\t{0x01c8, 0x402f},\n\t{0x01c9, 0x0702},\n\t{0x01ca, 0x0000},\n\t{0x01cb, 0x0000},\n\t{0x01cc, 0x5757},\n\t{0x01cd, 0x5757},\n\t{0x01ce, 0x5757},\n\t{0x01cf, 0x5757},\n\t{0x01d0, 0x5757},\n\t{0x01d1, 0x5757},\n\t{0x01d2, 0x5757},\n\t{0x01d3, 0x5757},\n\t{0x01d4, 0x5757},\n\t{0x01d5, 0x5757},\n\t{0x01d6, 0x0000},\n\t{0x01d7, 0x0000},\n\t{0x01d8, 0x0162},\n\t{0x01d9, 0x0007},\n\t{0x01da, 0x0000},\n\t{0x01db, 0x0004},\n\t{0x01dc, 0x0000},\n\t{0x01de, 0x7c00},\n\t{0x01df, 0x0020},\n\t{0x01e0, 0x04c1},\n\t{0x01e1, 0x0000},\n\t{0x01e2, 0x0000},\n\t{0x01e3, 0x0000},\n\t{0x01e4, 0x0000},\n\t{0x01e5, 0x0000},\n\t{0x01e6, 0x0001},\n\t{0x01e7, 0x0000},\n\t{0x01e8, 0x0000},\n\t{0x01eb, 0x0000},\n\t{0x01ec, 0x0000},\n\t{0x01ed, 0x0000},\n\t{0x01ee, 0x0000},\n\t{0x01ef, 0x0000},\n\t{0x01f0, 0x0000},\n\t{0x01f1, 0x0000},\n\t{0x01f2, 0x0000},\n\t{0x01f3, 0x0000},\n\t{0x01f4, 0x0000},\n\t{0x0210, 0x6297},\n\t{0x0211, 0xa004},\n\t{0x0212, 0x0365},\n\t{0x0213, 0xf7ff},\n\t{0x0214, 0xf24c},\n\t{0x0215, 0x0102},\n\t{0x0216, 0x00a3},\n\t{0x0217, 0x0048},\n\t{0x0218, 0xa2c0},\n\t{0x0219, 0x0400},\n\t{0x021a, 0x00c8},\n\t{0x021b, 0x00c0},\n\t{0x021c, 0x0000},\n\t{0x021d, 0x024c},\n\t{0x02fa, 0x0000},\n\t{0x02fb, 0x0000},\n\t{0x02fc, 0x0000},\n\t{0x03fe, 0x0000},\n\t{0x03ff, 0x0000},\n\t{0x0500, 0x0000},\n\t{0x0600, 0x0000},\n\t{0x0610, 0x6666},\n\t{0x0611, 0xa9aa},\n\t{0x0620, 0x6666},\n\t{0x0621, 0xa9aa},\n\t{0x0630, 0x6666},\n\t{0x0631, 0xa9aa},\n\t{0x0640, 0x6666},\n\t{0x0641, 0xa9aa},\n\t{0x07fa, 0x0000},\n\t{0x08fa, 0x0000},\n\t{0x08fb, 0x0000},\n\t{0x0d00, 0x0000},\n\t{0x1100, 0x0000},\n\t{0x1101, 0x0000},\n\t{0x1102, 0x0000},\n\t{0x1103, 0x0000},\n\t{0x1104, 0x0000},\n\t{0x1105, 0x0000},\n\t{0x1106, 0x0000},\n\t{0x1107, 0x0000},\n\t{0x1108, 0x0000},\n\t{0x1109, 0x0000},\n\t{0x110a, 0x0000},\n\t{0x110b, 0x0000},\n\t{0x110c, 0x0000},\n\t{0x1111, 0x0000},\n\t{0x1112, 0x0000},\n\t{0x1113, 0x0000},\n\t{0x1114, 0x0000},\n\t{0x1115, 0x0000},\n\t{0x1116, 0x0000},\n\t{0x1117, 0x0000},\n\t{0x1118, 0x0000},\n\t{0x1119, 0x0000},\n\t{0x111a, 0x0000},\n\t{0x111b, 0x0000},\n\t{0x111c, 0x0000},\n\t{0x1401, 0x0404},\n\t{0x1402, 0x0007},\n\t{0x1403, 0x0365},\n\t{0x1404, 0x0210},\n\t{0x1405, 0x0365},\n\t{0x1406, 0x0210},\n\t{0x1407, 0x0000},\n\t{0x1408, 0x0000},\n\t{0x1409, 0x0000},\n\t{0x140a, 0x0000},\n\t{0x140b, 0x0000},\n\t{0x140c, 0x0000},\n\t{0x140d, 0x0000},\n\t{0x140e, 0x0000},\n\t{0x140f, 0x0000},\n\t{0x1410, 0x0000},\n\t{0x1411, 0x0000},\n\t{0x1801, 0x0004},\n\t{0x1802, 0x0000},\n\t{0x1803, 0x0000},\n\t{0x1804, 0x0000},\n\t{0x1805, 0x00ff},\n\t{0x2c00, 0x0000},\n\t{0x3400, 0x0200},\n\t{0x3404, 0x0000},\n\t{0x3405, 0x0000},\n\t{0x3406, 0x0000},\n\t{0x3407, 0x0000},\n\t{0x3408, 0x0000},\n\t{0x3409, 0x0000},\n\t{0x340a, 0x0000},\n\t{0x340b, 0x0000},\n\t{0x340c, 0x0000},\n\t{0x340d, 0x0000},\n\t{0x340e, 0x0000},\n\t{0x340f, 0x0000},\n\t{0x3410, 0x0000},\n\t{0x3411, 0x0000},\n\t{0x3412, 0x0000},\n\t{0x3413, 0x0000},\n\t{0x3414, 0x0000},\n\t{0x3415, 0x0000},\n\t{0x3424, 0x0000},\n\t{0x3425, 0x0000},\n\t{0x3426, 0x0000},\n\t{0x3427, 0x0000},\n\t{0x3428, 0x0000},\n\t{0x3429, 0x0000},\n\t{0x342a, 0x0000},\n\t{0x342b, 0x0000},\n\t{0x342c, 0x0000},\n\t{0x342d, 0x0000},\n\t{0x342e, 0x0000},\n\t{0x342f, 0x0000},\n\t{0x3430, 0x0000},\n\t{0x3431, 0x0000},\n\t{0x3432, 0x0000},\n\t{0x3433, 0x0000},\n\t{0x3434, 0x0000},\n\t{0x3435, 0x0000},\n\t{0x3440, 0x6319},\n\t{0x3441, 0x3771},\n\t{0x3500, 0x0002},\n\t{0x3501, 0x5728},\n\t{0x3b00, 0x3010},\n\t{0x3b01, 0x3300},\n\t{0x3b02, 0x2200},\n\t{0x3b03, 0x0100},\n};\n\nstatic bool rt5682s_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5682S_RESET:\n\tcase RT5682S_CBJ_CTRL_2:\n\tcase RT5682S_I2S1_F_DIV_CTRL_2:\n\tcase RT5682S_I2S2_F_DIV_CTRL_2:\n\tcase RT5682S_INT_ST_1:\n\tcase RT5682S_GPIO_ST:\n\tcase RT5682S_IL_CMD_1:\n\tcase RT5682S_4BTN_IL_CMD_1:\n\tcase RT5682S_AJD1_CTRL:\n\tcase RT5682S_VERSION_ID...RT5682S_DEVICE_ID:\n\tcase RT5682S_STO_NG2_CTRL_1:\n\tcase RT5682S_STO_NG2_CTRL_5...RT5682S_STO_NG2_CTRL_7:\n\tcase RT5682S_STO1_DAC_SIL_DET:\n\tcase RT5682S_HP_IMP_SENS_CTRL_1...RT5682S_HP_IMP_SENS_CTRL_4:\n\tcase RT5682S_HP_IMP_SENS_CTRL_13:\n\tcase RT5682S_HP_IMP_SENS_CTRL_14:\n\tcase RT5682S_HP_IMP_SENS_CTRL_43...RT5682S_HP_IMP_SENS_CTRL_46:\n\tcase RT5682S_HP_CALIB_CTRL_1:\n\tcase RT5682S_HP_CALIB_CTRL_10:\n\tcase RT5682S_HP_CALIB_ST_1...RT5682S_HP_CALIB_ST_11:\n\tcase RT5682S_SAR_IL_CMD_2...RT5682S_SAR_IL_CMD_5:\n\tcase RT5682S_SAR_IL_CMD_10:\n\tcase RT5682S_SAR_IL_CMD_11:\n\tcase RT5682S_VERSION_ID_HIDE:\n\tcase RT5682S_VERSION_ID_CUS:\n\tcase RT5682S_I2C_TRANS_CTRL:\n\tcase RT5682S_DMIC_FLOAT_DET:\n\tcase RT5682S_HA_CMP_OP_1:\n\tcase RT5682S_NEW_CBJ_DET_CTL_10...RT5682S_NEW_CBJ_DET_CTL_16:\n\tcase RT5682S_CLK_SW_TEST_1:\n\tcase RT5682S_CLK_SW_TEST_2:\n\tcase RT5682S_EFUSE_READ_1...RT5682S_EFUSE_READ_18:\n\tcase RT5682S_PILOT_DIG_CTL_1:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt5682s_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase RT5682S_RESET:\n\tcase RT5682S_VERSION_ID:\n\tcase RT5682S_VENDOR_ID:\n\tcase RT5682S_DEVICE_ID:\n\tcase RT5682S_HP_CTRL_1:\n\tcase RT5682S_HP_CTRL_2:\n\tcase RT5682S_HPL_GAIN:\n\tcase RT5682S_HPR_GAIN:\n\tcase RT5682S_I2C_CTRL:\n\tcase RT5682S_CBJ_BST_CTRL:\n\tcase RT5682S_CBJ_DET_CTRL:\n\tcase RT5682S_CBJ_CTRL_1...RT5682S_CBJ_CTRL_8:\n\tcase RT5682S_DAC1_DIG_VOL:\n\tcase RT5682S_STO1_ADC_DIG_VOL:\n\tcase RT5682S_STO1_ADC_BOOST:\n\tcase RT5682S_HP_IMP_GAIN_1:\n\tcase RT5682S_HP_IMP_GAIN_2:\n\tcase RT5682S_SIDETONE_CTRL:\n\tcase RT5682S_STO1_ADC_MIXER:\n\tcase RT5682S_AD_DA_MIXER:\n\tcase RT5682S_STO1_DAC_MIXER:\n\tcase RT5682S_A_DAC1_MUX:\n\tcase RT5682S_DIG_INF2_DATA:\n\tcase RT5682S_REC_MIXER:\n\tcase RT5682S_CAL_REC:\n\tcase RT5682S_HP_ANA_OST_CTRL_1...RT5682S_HP_ANA_OST_CTRL_3:\n\tcase RT5682S_PWR_DIG_1...RT5682S_PWR_MIXER:\n\tcase RT5682S_MB_CTRL:\n\tcase RT5682S_CLK_GATE_TCON_1...RT5682S_CLK_GATE_TCON_3:\n\tcase RT5682S_CLK_DET...RT5682S_LPF_AD_DMIC:\n\tcase RT5682S_I2S1_SDP:\n\tcase RT5682S_I2S2_SDP:\n\tcase RT5682S_ADDA_CLK_1:\n\tcase RT5682S_ADDA_CLK_2:\n\tcase RT5682S_I2S1_F_DIV_CTRL_1:\n\tcase RT5682S_I2S1_F_DIV_CTRL_2:\n\tcase RT5682S_TDM_CTRL:\n\tcase RT5682S_TDM_ADDA_CTRL_1:\n\tcase RT5682S_TDM_ADDA_CTRL_2:\n\tcase RT5682S_DATA_SEL_CTRL_1:\n\tcase RT5682S_TDM_TCON_CTRL_1:\n\tcase RT5682S_TDM_TCON_CTRL_2:\n\tcase RT5682S_GLB_CLK:\n\tcase RT5682S_PLL_TRACK_1...RT5682S_PLL_TRACK_6:\n\tcase RT5682S_PLL_TRACK_11:\n\tcase RT5682S_DEPOP_1:\n\tcase RT5682S_HP_CHARGE_PUMP_1:\n\tcase RT5682S_HP_CHARGE_PUMP_2:\n\tcase RT5682S_HP_CHARGE_PUMP_3:\n\tcase RT5682S_MICBIAS_1...RT5682S_MICBIAS_3:\n\tcase RT5682S_PLL_TRACK_12...RT5682S_PLL_CTRL_7:\n\tcase RT5682S_RC_CLK_CTRL:\n\tcase RT5682S_I2S2_M_CLK_CTRL_1:\n\tcase RT5682S_I2S2_F_DIV_CTRL_1:\n\tcase RT5682S_I2S2_F_DIV_CTRL_2:\n\tcase RT5682S_IRQ_CTRL_1...RT5682S_IRQ_CTRL_4:\n\tcase RT5682S_INT_ST_1:\n\tcase RT5682S_GPIO_CTRL_1:\n\tcase RT5682S_GPIO_CTRL_2:\n\tcase RT5682S_GPIO_ST:\n\tcase RT5682S_HP_AMP_DET_CTRL_1:\n\tcase RT5682S_MID_HP_AMP_DET:\n\tcase RT5682S_LOW_HP_AMP_DET:\n\tcase RT5682S_DELAY_BUF_CTRL:\n\tcase RT5682S_SV_ZCD_1:\n\tcase RT5682S_SV_ZCD_2:\n\tcase RT5682S_IL_CMD_1...RT5682S_IL_CMD_6:\n\tcase RT5682S_4BTN_IL_CMD_1...RT5682S_4BTN_IL_CMD_7:\n\tcase RT5682S_ADC_STO1_HP_CTRL_1:\n\tcase RT5682S_ADC_STO1_HP_CTRL_2:\n\tcase RT5682S_AJD1_CTRL:\n\tcase RT5682S_JD_CTRL_1:\n\tcase RT5682S_DUMMY_1...RT5682S_DUMMY_3:\n\tcase RT5682S_DAC_ADC_DIG_VOL1:\n\tcase RT5682S_BIAS_CUR_CTRL_2...RT5682S_BIAS_CUR_CTRL_10:\n\tcase RT5682S_VREF_REC_OP_FB_CAP_CTRL_1:\n\tcase RT5682S_VREF_REC_OP_FB_CAP_CTRL_2:\n\tcase RT5682S_CHARGE_PUMP_1:\n\tcase RT5682S_DIG_IN_CTRL_1:\n\tcase RT5682S_PAD_DRIVING_CTRL:\n\tcase RT5682S_CHOP_DAC_1:\n\tcase RT5682S_CHOP_DAC_2:\n\tcase RT5682S_CHOP_ADC:\n\tcase RT5682S_CALIB_ADC_CTRL:\n\tcase RT5682S_VOL_TEST:\n\tcase RT5682S_SPKVDD_DET_ST:\n\tcase RT5682S_TEST_MODE_CTRL_1...RT5682S_TEST_MODE_CTRL_4:\n\tcase RT5682S_PLL_INTERNAL_1...RT5682S_PLL_INTERNAL_4:\n\tcase RT5682S_STO_NG2_CTRL_1...RT5682S_STO_NG2_CTRL_10:\n\tcase RT5682S_STO1_DAC_SIL_DET:\n\tcase RT5682S_SIL_PSV_CTRL1:\n\tcase RT5682S_SIL_PSV_CTRL2:\n\tcase RT5682S_SIL_PSV_CTRL3:\n\tcase RT5682S_SIL_PSV_CTRL4:\n\tcase RT5682S_SIL_PSV_CTRL5:\n\tcase RT5682S_HP_IMP_SENS_CTRL_1...RT5682S_HP_IMP_SENS_CTRL_46:\n\tcase RT5682S_HP_LOGIC_CTRL_1...RT5682S_HP_LOGIC_CTRL_3:\n\tcase RT5682S_HP_CALIB_CTRL_1...RT5682S_HP_CALIB_CTRL_11:\n\tcase RT5682S_HP_CALIB_ST_1...RT5682S_HP_CALIB_ST_11:\n\tcase RT5682S_SAR_IL_CMD_1...RT5682S_SAR_IL_CMD_14:\n\tcase RT5682S_DUMMY_4...RT5682S_DUMMY_6:\n\tcase RT5682S_VERSION_ID_HIDE:\n\tcase RT5682S_VERSION_ID_CUS:\n\tcase RT5682S_SCAN_CTL:\n\tcase RT5682S_HP_AMP_DET:\n\tcase RT5682S_BIAS_CUR_CTRL_11:\n\tcase RT5682S_BIAS_CUR_CTRL_12:\n\tcase RT5682S_BIAS_CUR_CTRL_13:\n\tcase RT5682S_BIAS_CUR_CTRL_14:\n\tcase RT5682S_BIAS_CUR_CTRL_15:\n\tcase RT5682S_BIAS_CUR_CTRL_16:\n\tcase RT5682S_BIAS_CUR_CTRL_17:\n\tcase RT5682S_BIAS_CUR_CTRL_18:\n\tcase RT5682S_I2C_TRANS_CTRL:\n\tcase RT5682S_DUMMY_7:\n\tcase RT5682S_DUMMY_8:\n\tcase RT5682S_DMIC_FLOAT_DET:\n\tcase RT5682S_HA_CMP_OP_1...RT5682S_HA_CMP_OP_13:\n\tcase RT5682S_HA_CMP_OP_14...RT5682S_HA_CMP_OP_25:\n\tcase RT5682S_NEW_CBJ_DET_CTL_1...RT5682S_NEW_CBJ_DET_CTL_16:\n\tcase RT5682S_DA_FILTER_1...RT5682S_DA_FILTER_5:\n\tcase RT5682S_CLK_SW_TEST_1:\n\tcase RT5682S_CLK_SW_TEST_2:\n\tcase RT5682S_CLK_SW_TEST_3...RT5682S_CLK_SW_TEST_14:\n\tcase RT5682S_EFUSE_MANU_WRITE_1...RT5682S_EFUSE_MANU_WRITE_6:\n\tcase RT5682S_EFUSE_READ_1...RT5682S_EFUSE_READ_18:\n\tcase RT5682S_EFUSE_TIMING_CTL_1:\n\tcase RT5682S_EFUSE_TIMING_CTL_2:\n\tcase RT5682S_PILOT_DIG_CTL_1:\n\tcase RT5682S_PILOT_DIG_CTL_2:\n\tcase RT5682S_HP_AMP_DET_CTL_1...RT5682S_HP_AMP_DET_CTL_4:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic void rt5682s_reset(struct rt5682s_priv *rt5682s)\n{\n\tregmap_write(rt5682s->regmap, RT5682S_RESET, 0);\n}\n\nstatic int rt5682s_button_detect(struct snd_soc_component *component)\n{\n\tint btn_type, val;\n\n\tval = snd_soc_component_read(component, RT5682S_4BTN_IL_CMD_1);\n\tbtn_type = val & 0xfff0;\n\tsnd_soc_component_write(component, RT5682S_4BTN_IL_CMD_1, val);\n\tdev_dbg(component->dev, \"%s btn_type=%x\\n\", __func__, btn_type);\n\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_2,\n\t\tRT5682S_SAR_ADC_PSV_MASK, RT5682S_SAR_ADC_PSV_ENTRY);\n\n\treturn btn_type;\n}\n\nenum {\n\tSAR_PWR_OFF,\n\tSAR_PWR_NORMAL,\n\tSAR_PWR_SAVING,\n};\n\nstatic void rt5682s_sar_power_mode(struct snd_soc_component *component, int mode)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tmutex_lock(&rt5682s->sar_mutex);\n\n\tswitch (mode) {\n\tcase SAR_PWR_SAVING:\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_3,\n\t\t\tRT5682S_CBJ_IN_BUF_MASK, RT5682S_CBJ_IN_BUF_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_MB1_PATH_MASK | RT5682S_MB2_PATH_MASK,\n\t\t\tRT5682S_CTRL_MB1_REG | RT5682S_CTRL_MB2_REG);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\t\tRT5682S_SAR_BUTDET_MASK | RT5682S_SAR_BUTDET_POW_MASK |\n\t\t\tRT5682S_SAR_SEL_MB1_2_CTL_MASK, RT5682S_SAR_BUTDET_DIS |\n\t\t\tRT5682S_SAR_BUTDET_POW_SAV | RT5682S_SAR_SEL_MB1_2_MANU);\n\t\tusleep_range(5000, 5500);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\t\tRT5682S_SAR_BUTDET_MASK, RT5682S_SAR_BUTDET_EN);\n\t\tusleep_range(5000, 5500);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_2,\n\t\t\tRT5682S_SAR_ADC_PSV_MASK, RT5682S_SAR_ADC_PSV_ENTRY);\n\t\tbreak;\n\tcase SAR_PWR_NORMAL:\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_3,\n\t\t\tRT5682S_CBJ_IN_BUF_MASK, RT5682S_CBJ_IN_BUF_EN);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_MB1_PATH_MASK | RT5682S_MB2_PATH_MASK,\n\t\t\tRT5682S_CTRL_MB1_FSM | RT5682S_CTRL_MB2_FSM);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\t\tRT5682S_SAR_SEL_MB1_2_CTL_MASK, RT5682S_SAR_SEL_MB1_2_AUTO);\n\t\tusleep_range(5000, 5500);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\t\tRT5682S_SAR_BUTDET_MASK | RT5682S_SAR_BUTDET_POW_MASK,\n\t\t\tRT5682S_SAR_BUTDET_EN | RT5682S_SAR_BUTDET_POW_NORM);\n\t\tbreak;\n\tcase SAR_PWR_OFF:\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_MB1_PATH_MASK | RT5682S_MB2_PATH_MASK,\n\t\t\tRT5682S_CTRL_MB1_FSM | RT5682S_CTRL_MB2_FSM);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\t\tRT5682S_SAR_BUTDET_MASK | RT5682S_SAR_BUTDET_POW_MASK |\n\t\t\tRT5682S_SAR_SEL_MB1_2_CTL_MASK, RT5682S_SAR_BUTDET_DIS |\n\t\t\tRT5682S_SAR_BUTDET_POW_SAV | RT5682S_SAR_SEL_MB1_2_MANU);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid SAR Power mode: %d\\n\", mode);\n\t\tbreak;\n\t}\n\n\tmutex_unlock(&rt5682s->sar_mutex);\n}\n\nstatic void rt5682s_enable_push_button_irq(struct snd_soc_component *component)\n{\n\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_13,\n\t\tRT5682S_SAR_SOUR_MASK, RT5682S_SAR_SOUR_BTN);\n\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\tRT5682S_SAR_BUTDET_MASK | RT5682S_SAR_BUTDET_POW_MASK |\n\t\tRT5682S_SAR_SEL_MB1_2_CTL_MASK, RT5682S_SAR_BUTDET_EN |\n\t\tRT5682S_SAR_BUTDET_POW_NORM | RT5682S_SAR_SEL_MB1_2_AUTO);\n\tsnd_soc_component_write(component, RT5682S_IL_CMD_1, 0x0040);\n\tsnd_soc_component_update_bits(component, RT5682S_4BTN_IL_CMD_2,\n\t\tRT5682S_4BTN_IL_MASK | RT5682S_4BTN_IL_RST_MASK,\n\t\tRT5682S_4BTN_IL_EN | RT5682S_4BTN_IL_NOR);\n\tsnd_soc_component_update_bits(component, RT5682S_IRQ_CTRL_3,\n\t\tRT5682S_IL_IRQ_MASK, RT5682S_IL_IRQ_EN);\n}\n\nstatic void rt5682s_disable_push_button_irq(struct snd_soc_component *component)\n{\n\tsnd_soc_component_update_bits(component, RT5682S_IRQ_CTRL_3,\n\t\tRT5682S_IL_IRQ_MASK, RT5682S_IL_IRQ_DIS);\n\tsnd_soc_component_update_bits(component, RT5682S_4BTN_IL_CMD_2,\n\t\tRT5682S_4BTN_IL_MASK, RT5682S_4BTN_IL_DIS);\n\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_13,\n\t\tRT5682S_SAR_SOUR_MASK, RT5682S_SAR_SOUR_TYPE);\n\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\tRT5682S_SAR_BUTDET_MASK | RT5682S_SAR_BUTDET_POW_MASK |\n\t\tRT5682S_SAR_SEL_MB1_2_CTL_MASK, RT5682S_SAR_BUTDET_DIS |\n\t\tRT5682S_SAR_BUTDET_POW_SAV | RT5682S_SAR_SEL_MB1_2_MANU);\n}\n\n \nstatic int rt5682s_headset_detect(struct snd_soc_component *component, int jack_insert)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tunsigned int val, count;\n\tint jack_type = 0;\n\n\tif (jack_insert) {\n\t\trt5682s_disable_push_button_irq(component);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\t\tRT5682S_PWR_VREF1 | RT5682S_PWR_VREF2 | RT5682S_PWR_MB,\n\t\t\tRT5682S_PWR_VREF1 | RT5682S_PWR_VREF2 | RT5682S_PWR_MB);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\t\tRT5682S_PWR_FV1 | RT5682S_PWR_FV2, 0);\n\t\tusleep_range(15000, 20000);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\t\tRT5682S_PWR_FV1 | RT5682S_PWR_FV2,\n\t\t\tRT5682S_PWR_FV1 | RT5682S_PWR_FV2);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_3,\n\t\t\tRT5682S_PWR_CBJ, RT5682S_PWR_CBJ);\n\t\tsnd_soc_component_write(component, RT5682S_SAR_IL_CMD_3, 0x0365);\n\t\tsnd_soc_component_update_bits(component, RT5682S_HP_CHARGE_PUMP_2,\n\t\t\tRT5682S_OSW_L_MASK | RT5682S_OSW_R_MASK,\n\t\t\tRT5682S_OSW_L_DIS | RT5682S_OSW_R_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_13,\n\t\t\tRT5682S_SAR_SOUR_MASK, RT5682S_SAR_SOUR_TYPE);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_3,\n\t\t\tRT5682S_CBJ_IN_BUF_MASK, RT5682S_CBJ_IN_BUF_EN);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_TRIG_JD_MASK, RT5682S_TRIG_JD_LOW);\n\t\tusleep_range(45000, 50000);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_TRIG_JD_MASK, RT5682S_TRIG_JD_HIGH);\n\n\t\tcount = 0;\n\t\tdo {\n\t\t\tusleep_range(10000, 15000);\n\t\t\tval = snd_soc_component_read(component, RT5682S_CBJ_CTRL_2)\n\t\t\t\t& RT5682S_JACK_TYPE_MASK;\n\t\t\tcount++;\n\t\t} while (val == 0 && count < 50);\n\n\t\tdev_dbg(component->dev, \"%s, val=%d, count=%d\\n\", __func__, val, count);\n\n\t\tswitch (val) {\n\t\tcase 0x1:\n\t\tcase 0x2:\n\t\t\tjack_type = SND_JACK_HEADSET;\n\t\t\tsnd_soc_component_write(component, RT5682S_SAR_IL_CMD_3, 0x024c);\n\t\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\t\tRT5682S_FAST_OFF_MASK, RT5682S_FAST_OFF_EN);\n\t\t\tsnd_soc_component_update_bits(component, RT5682S_SAR_IL_CMD_1,\n\t\t\t\tRT5682S_SAR_SEL_MB1_2_MASK, val << RT5682S_SAR_SEL_MB1_2_SFT);\n\t\t\trt5682s_enable_push_button_irq(component);\n\t\t\trt5682s_sar_power_mode(component, SAR_PWR_SAVING);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tjack_type = SND_JACK_HEADPHONE;\n\t\t\tbreak;\n\t\t}\n\t\tsnd_soc_component_update_bits(component, RT5682S_HP_CHARGE_PUMP_2,\n\t\t\tRT5682S_OSW_L_MASK | RT5682S_OSW_R_MASK,\n\t\t\tRT5682S_OSW_L_EN | RT5682S_OSW_R_EN);\n\t\tusleep_range(35000, 40000);\n\t} else {\n\t\trt5682s_sar_power_mode(component, SAR_PWR_OFF);\n\t\trt5682s_disable_push_button_irq(component);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_TRIG_JD_MASK, RT5682S_TRIG_JD_LOW);\n\n\t\tif (!rt5682s->wclk_enabled) {\n\t\t\tsnd_soc_component_update_bits(component,\n\t\t\t\tRT5682S_PWR_ANLG_1, RT5682S_PWR_VREF2 | RT5682S_PWR_MB, 0);\n\t\t}\n\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_3,\n\t\t\tRT5682S_PWR_CBJ, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_FAST_OFF_MASK, RT5682S_FAST_OFF_DIS);\n\t\tsnd_soc_component_update_bits(component, RT5682S_CBJ_CTRL_3,\n\t\t\tRT5682S_CBJ_IN_BUF_MASK, RT5682S_CBJ_IN_BUF_DIS);\n\t\tjack_type = 0;\n\t}\n\n\tdev_dbg(component->dev, \"jack_type = %d\\n\", jack_type);\n\n\treturn jack_type;\n}\n\nstatic void rt5682s_jack_detect_handler(struct work_struct *work)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(work, struct rt5682s_priv, jack_detect_work.work);\n\tstruct snd_soc_dapm_context *dapm;\n\tint val, btn_type;\n\n\tif (!rt5682s->component ||\n\t    !snd_soc_card_is_instantiated(rt5682s->component->card)) {\n\t\t \n\t\tmod_delayed_work(system_power_efficient_wq,\n\t\t\t\t &rt5682s->jack_detect_work, msecs_to_jiffies(15));\n\t\treturn;\n\t}\n\n\tdapm = snd_soc_component_get_dapm(rt5682s->component);\n\n\tsnd_soc_dapm_mutex_lock(dapm);\n\tmutex_lock(&rt5682s->calibrate_mutex);\n\tmutex_lock(&rt5682s->wclk_mutex);\n\n\tval = snd_soc_component_read(rt5682s->component, RT5682S_AJD1_CTRL)\n\t\t& RT5682S_JDH_RS_MASK;\n\tif (!val) {\n\t\t \n\t\tif (rt5682s->jack_type == 0) {\n\t\t\t \n\t\t\trt5682s->jack_type = rt5682s_headset_detect(rt5682s->component, 1);\n\t\t\trt5682s->irq_work_delay_time = 0;\n\t\t} else if ((rt5682s->jack_type & SND_JACK_HEADSET) == SND_JACK_HEADSET) {\n\t\t\t \n\t\t\trt5682s->jack_type = SND_JACK_HEADSET;\n\t\t\tbtn_type = rt5682s_button_detect(rt5682s->component);\n\t\t\t \n\t\t\tswitch (btn_type) {\n\t\t\tcase 0x8000:\n\t\t\tcase 0x4000:\n\t\t\tcase 0x2000:\n\t\t\t\trt5682s->jack_type |= SND_JACK_BTN_0;\n\t\t\t\tbreak;\n\t\t\tcase 0x1000:\n\t\t\tcase 0x0800:\n\t\t\tcase 0x0400:\n\t\t\t\trt5682s->jack_type |= SND_JACK_BTN_1;\n\t\t\t\tbreak;\n\t\t\tcase 0x0200:\n\t\t\tcase 0x0100:\n\t\t\tcase 0x0080:\n\t\t\t\trt5682s->jack_type |= SND_JACK_BTN_2;\n\t\t\t\tbreak;\n\t\t\tcase 0x0040:\n\t\t\tcase 0x0020:\n\t\t\tcase 0x0010:\n\t\t\t\trt5682s->jack_type |= SND_JACK_BTN_3;\n\t\t\t\tbreak;\n\t\t\tcase 0x0000:  \n\t\t\t\tbreak;\n\t\t\tdefault:\n\t\t\t\tdev_err(rt5682s->component->dev,\n\t\t\t\t\t\"Unexpected button code 0x%04x\\n\", btn_type);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\t} else {\n\t\t \n\t\trt5682s->jack_type = rt5682s_headset_detect(rt5682s->component, 0);\n\t\trt5682s->irq_work_delay_time = 50;\n\t}\n\n\tmutex_unlock(&rt5682s->wclk_mutex);\n\tmutex_unlock(&rt5682s->calibrate_mutex);\n\tsnd_soc_dapm_mutex_unlock(dapm);\n\n\tsnd_soc_jack_report(rt5682s->hs_jack, rt5682s->jack_type,\n\t\tSND_JACK_HEADSET | SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3);\n\n\tif (rt5682s->jack_type & (SND_JACK_BTN_0 | SND_JACK_BTN_1 |\n\t\tSND_JACK_BTN_2 | SND_JACK_BTN_3))\n\t\tschedule_delayed_work(&rt5682s->jd_check_work, 0);\n\telse\n\t\tcancel_delayed_work_sync(&rt5682s->jd_check_work);\n}\n\nstatic void rt5682s_jd_check_handler(struct work_struct *work)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(work, struct rt5682s_priv, jd_check_work.work);\n\n\tif (snd_soc_component_read(rt5682s->component, RT5682S_AJD1_CTRL) & RT5682S_JDH_RS_MASK) {\n\t\t \n\t\tschedule_delayed_work(&rt5682s->jack_detect_work, 0);\n\t} else {\n\t\tschedule_delayed_work(&rt5682s->jd_check_work, 500);\n\t}\n}\n\nstatic irqreturn_t rt5682s_irq(int irq, void *data)\n{\n\tstruct rt5682s_priv *rt5682s = data;\n\n\tmod_delayed_work(system_power_efficient_wq, &rt5682s->jack_detect_work,\n\t\tmsecs_to_jiffies(rt5682s->irq_work_delay_time));\n\n\treturn IRQ_HANDLED;\n}\n\nstatic int rt5682s_set_jack_detect(struct snd_soc_component *component,\n\t\tstruct snd_soc_jack *hs_jack, void *data)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tint btndet_delay = 16;\n\n\trt5682s->hs_jack = hs_jack;\n\n\tif (!hs_jack) {\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_IRQ_CTRL_2,\n\t\t\tRT5682S_JD1_EN_MASK, RT5682S_JD1_DIS);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_RC_CLK_CTRL,\n\t\t\tRT5682S_POW_JDH, 0);\n\t\tcancel_delayed_work_sync(&rt5682s->jack_detect_work);\n\n\t\treturn 0;\n\t}\n\n\tswitch (rt5682s->pdata.jd_src) {\n\tcase RT5682S_JD1:\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_CBJ_CTRL_5,\n\t\t\tRT5682S_JD_FAST_OFF_SRC_MASK, RT5682S_JD_FAST_OFF_SRC_JDH);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_CBJ_CTRL_2,\n\t\t\tRT5682S_EXT_JD_SRC, RT5682S_EXT_JD_SRC_MANUAL);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_CBJ_CTRL_1,\n\t\t\tRT5682S_EMB_JD_MASK | RT5682S_DET_TYPE |\n\t\t\tRT5682S_POL_FAST_OFF_MASK | RT5682S_MIC_CAP_MASK,\n\t\t\tRT5682S_EMB_JD_EN | RT5682S_DET_TYPE |\n\t\t\tRT5682S_POL_FAST_OFF_HIGH | RT5682S_MIC_CAP_HS);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_SAR_IL_CMD_1,\n\t\t\tRT5682S_SAR_POW_MASK, RT5682S_SAR_POW_EN);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_GPIO_CTRL_1,\n\t\t\tRT5682S_GP1_PIN_MASK, RT5682S_GP1_PIN_IRQ);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_ANLG_3,\n\t\t\tRT5682S_PWR_BGLDO, RT5682S_PWR_BGLDO);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_ANLG_2,\n\t\t\tRT5682S_PWR_JD_MASK, RT5682S_PWR_JD_ENABLE);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_RC_CLK_CTRL,\n\t\t\tRT5682S_POW_IRQ | RT5682S_POW_JDH, RT5682S_POW_IRQ | RT5682S_POW_JDH);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_IRQ_CTRL_2,\n\t\t\tRT5682S_JD1_EN_MASK | RT5682S_JD1_POL_MASK,\n\t\t\tRT5682S_JD1_EN | RT5682S_JD1_POL_NOR);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_4BTN_IL_CMD_4,\n\t\t\tRT5682S_4BTN_IL_HOLD_WIN_MASK | RT5682S_4BTN_IL_CLICK_WIN_MASK,\n\t\t\t(btndet_delay << RT5682S_4BTN_IL_HOLD_WIN_SFT | btndet_delay));\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_4BTN_IL_CMD_5,\n\t\t\tRT5682S_4BTN_IL_HOLD_WIN_MASK | RT5682S_4BTN_IL_CLICK_WIN_MASK,\n\t\t\t(btndet_delay << RT5682S_4BTN_IL_HOLD_WIN_SFT | btndet_delay));\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_4BTN_IL_CMD_6,\n\t\t\tRT5682S_4BTN_IL_HOLD_WIN_MASK | RT5682S_4BTN_IL_CLICK_WIN_MASK,\n\t\t\t(btndet_delay << RT5682S_4BTN_IL_HOLD_WIN_SFT | btndet_delay));\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_4BTN_IL_CMD_7,\n\t\t\tRT5682S_4BTN_IL_HOLD_WIN_MASK | RT5682S_4BTN_IL_CLICK_WIN_MASK,\n\t\t\t(btndet_delay << RT5682S_4BTN_IL_HOLD_WIN_SFT | btndet_delay));\n\n\t\tmod_delayed_work(system_power_efficient_wq,\n\t\t\t&rt5682s->jack_detect_work, msecs_to_jiffies(250));\n\t\tbreak;\n\n\tcase RT5682S_JD_NULL:\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_IRQ_CTRL_2,\n\t\t\tRT5682S_JD1_EN_MASK, RT5682S_JD1_DIS);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_RC_CLK_CTRL,\n\t\t\tRT5682S_POW_JDH, 0);\n\t\tbreak;\n\n\tdefault:\n\t\tdev_warn(component->dev, \"Wrong JD source\\n\");\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const DECLARE_TLV_DB_SCALE(dac_vol_tlv, -9562, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_vol_tlv, -1725, 75, 0);\nstatic const DECLARE_TLV_DB_SCALE(adc_bst_tlv, 0, 1200, 0);\nstatic const DECLARE_TLV_DB_SCALE(cbj_bst_tlv, -1200, 150, 0);\n\nstatic const struct snd_kcontrol_new rt5682s_snd_controls[] = {\n\t \n\tSOC_DOUBLE_TLV(\"DAC1 Playback Volume\", RT5682S_DAC1_DIG_VOL,\n\t\tRT5682S_L_VOL_SFT + 1, RT5682S_R_VOL_SFT + 1, 127, 0, dac_vol_tlv),\n\n\t \n\tSOC_SINGLE_TLV(\"CBJ Boost Volume\", RT5682S_REC_MIXER,\n\t\tRT5682S_BST_CBJ_SFT, 35, 0,  cbj_bst_tlv),\n\n\t \n\tSOC_DOUBLE(\"STO1 ADC Capture Switch\", RT5682S_STO1_ADC_DIG_VOL,\n\t\tRT5682S_L_MUTE_SFT, RT5682S_R_MUTE_SFT, 1, 1),\n\tSOC_DOUBLE_TLV(\"STO1 ADC Capture Volume\", RT5682S_STO1_ADC_DIG_VOL,\n\t\tRT5682S_L_VOL_SFT + 1, RT5682S_R_VOL_SFT + 1, 63, 0, adc_vol_tlv),\n\n\t \n\tSOC_DOUBLE_TLV(\"STO1 ADC Boost Gain Volume\", RT5682S_STO1_ADC_BOOST,\n\t\tRT5682S_STO1_ADC_L_BST_SFT, RT5682S_STO1_ADC_R_BST_SFT, 3, 0, adc_bst_tlv),\n};\n\n \nint rt5682s_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src)\n{\n\tswitch (clk_src) {\n\tcase RT5682S_CLK_SEL_SYS:\n\tcase RT5682S_CLK_SEL_I2S1_ASRC:\n\tcase RT5682S_CLK_SEL_I2S2_ASRC:\n\t\tbreak;\n\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif (filter_mask & RT5682S_DA_STEREO1_FILTER) {\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_TRACK_2,\n\t\t\tRT5682S_FILTER_CLK_SEL_MASK, clk_src << RT5682S_FILTER_CLK_SEL_SFT);\n\t}\n\n\tif (filter_mask & RT5682S_AD_STEREO1_FILTER) {\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_TRACK_3,\n\t\t\tRT5682S_FILTER_CLK_SEL_MASK, clk_src << RT5682S_FILTER_CLK_SEL_SFT);\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682S_PLL_TRACK_11,\n\t\tRT5682S_ASRCIN_AUTO_CLKOUT_MASK, RT5682S_ASRCIN_AUTO_CLKOUT_EN);\n\n\treturn 0;\n}\nEXPORT_SYMBOL_GPL(rt5682s_sel_asrc_clk_src);\n\nstatic int rt5682s_div_sel(struct rt5682s_priv *rt5682s,\n\t\tint target, const int div[], int size)\n{\n\tint i;\n\n\tif (rt5682s->sysclk < target) {\n\t\tdev_err(rt5682s->component->dev,\n\t\t\t\"sysclk rate %d is too low\\n\", rt5682s->sysclk);\n\t\treturn 0;\n\t}\n\n\tfor (i = 0; i < size - 1; i++) {\n\t\tdev_dbg(rt5682s->component->dev, \"div[%d]=%d\\n\", i, div[i]);\n\t\tif (target * div[i] == rt5682s->sysclk)\n\t\t\treturn i;\n\t\tif (target * div[i + 1] > rt5682s->sysclk) {\n\t\t\tdev_dbg(rt5682s->component->dev,\n\t\t\t\t\"can't find div for sysclk %d\\n\", rt5682s->sysclk);\n\t\t\treturn i;\n\t\t}\n\t}\n\n\tif (target * div[i] < rt5682s->sysclk)\n\t\tdev_err(rt5682s->component->dev,\n\t\t\t\"sysclk rate %d is too high\\n\", rt5682s->sysclk);\n\n\treturn size - 1;\n}\n\nstatic int get_clk_info(int sclk, int rate)\n{\n\tint i;\n\tstatic const int pd[] = {1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48};\n\n\tif (sclk <= 0 || rate <= 0)\n\t\treturn -EINVAL;\n\n\trate = rate << 8;\n\tfor (i = 0; i < ARRAY_SIZE(pd); i++)\n\t\tif (sclk == rate * pd[i])\n\t\t\treturn i;\n\n\treturn -EINVAL;\n}\n\n \nstatic int set_dmic_clk(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tint idx, dmic_clk_rate = 3072000;\n\tstatic const int div[] = {2, 4, 6, 8, 12, 16, 24, 32, 48, 64, 96, 128};\n\n\tif (rt5682s->pdata.dmic_clk_rate)\n\t\tdmic_clk_rate = rt5682s->pdata.dmic_clk_rate;\n\n\tidx = rt5682s_div_sel(rt5682s, dmic_clk_rate, div, ARRAY_SIZE(div));\n\n\tsnd_soc_component_update_bits(component, RT5682S_DMIC_CTRL_1,\n\t\tRT5682S_DMIC_CLK_MASK, idx << RT5682S_DMIC_CLK_SFT);\n\n\treturn 0;\n}\n\n\nstatic int rt5682s_set_pllb_power(struct rt5682s_priv *rt5682s, int on)\n{\n\tstruct snd_soc_component *component = rt5682s->component;\n\n\tif (on) {\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_3,\n\t\t\tRT5682S_PWR_LDO_PLLB | RT5682S_PWR_BIAS_PLLB | RT5682S_PWR_PLLB,\n\t\t\tRT5682S_PWR_LDO_PLLB | RT5682S_PWR_BIAS_PLLB | RT5682S_PWR_PLLB);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_3,\n\t\t\tRT5682S_RSTB_PLLB, RT5682S_RSTB_PLLB);\n\t} else {\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_3,\n\t\t\tRT5682S_PWR_LDO_PLLB | RT5682S_PWR_BIAS_PLLB |\n\t\t\tRT5682S_RSTB_PLLB | RT5682S_PWR_PLLB, 0);\n\t}\n\n\treturn 0;\n}\n\nstatic int set_pllb_event(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tint on = 0;\n\n\tif (rt5682s->wclk_enabled)\n\t\treturn 0;\n\n\tif (SND_SOC_DAPM_EVENT_ON(event))\n\t\ton = 1;\n\n\trt5682s_set_pllb_power(rt5682s, on);\n\n\treturn 0;\n}\n\nstatic void rt5682s_set_filter_clk(struct rt5682s_priv *rt5682s, int reg, int ref)\n{\n\tstruct snd_soc_component *component = rt5682s->component;\n\tint idx;\n\tstatic const int div_f[] = {1, 2, 3, 4, 6, 8, 12, 16, 24, 32, 48};\n\tstatic const int div_o[] = {1, 2, 4, 6, 8, 12, 16, 24, 32, 48};\n\n\tidx = rt5682s_div_sel(rt5682s, ref, div_f, ARRAY_SIZE(div_f));\n\n\tsnd_soc_component_update_bits(component, reg,\n\t\tRT5682S_FILTER_CLK_DIV_MASK, idx << RT5682S_FILTER_CLK_DIV_SFT);\n\n\t \n\tfor (idx = 0; idx < ARRAY_SIZE(div_o); idx++) {\n\t\tif (rt5682s->sysclk <= 12288000 * div_o[idx])\n\t\t\tbreak;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682S_ADDA_CLK_1,\n\t\tRT5682S_ADC_OSR_MASK | RT5682S_DAC_OSR_MASK,\n\t\t(idx << RT5682S_ADC_OSR_SFT) | (idx << RT5682S_DAC_OSR_SFT));\n}\n\nstatic int set_filter_clk(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tint ref, reg, val;\n\n\tval = snd_soc_component_read(component, RT5682S_GPIO_CTRL_1)\n\t\t\t& RT5682S_GP4_PIN_MASK;\n\n\tif (w->shift == RT5682S_PWR_ADC_S1F_BIT && val == RT5682S_GP4_PIN_ADCDAT2)\n\t\tref = 256 * rt5682s->lrck[RT5682S_AIF2];\n\telse\n\t\tref = 256 * rt5682s->lrck[RT5682S_AIF1];\n\n\tif (w->shift == RT5682S_PWR_ADC_S1F_BIT)\n\t\treg = RT5682S_PLL_TRACK_3;\n\telse\n\t\treg = RT5682S_PLL_TRACK_2;\n\n\trt5682s_set_filter_clk(rt5682s, reg, ref);\n\n\treturn 0;\n}\n\nstatic int set_dmic_power(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tunsigned int delay = 50, val;\n\n\tif (rt5682s->pdata.dmic_delay)\n\t\tdelay = rt5682s->pdata.dmic_delay;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tval = (snd_soc_component_read(component, RT5682S_GLB_CLK)\n\t\t\t& RT5682S_SCLK_SRC_MASK) >> RT5682S_SCLK_SRC_SFT;\n\t\tif (val == RT5682S_CLK_SRC_PLL1 || val == RT5682S_CLK_SRC_PLL2)\n\t\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\t\t\tRT5682S_PWR_VREF2 | RT5682S_PWR_MB,\n\t\t\t\tRT5682S_PWR_VREF2 | RT5682S_PWR_MB);\n\n\t\t \n\t\tmsleep(delay);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tif (!rt5682s->jack_type && !rt5682s->wclk_enabled) {\n\t\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\t\t\tRT5682S_PWR_VREF2 | RT5682S_PWR_MB, 0);\n\t\t}\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic void rt5682s_set_i2s(struct rt5682s_priv *rt5682s, int id, int on)\n{\n\tstruct snd_soc_component *component = rt5682s->component;\n\tint pre_div;\n\tunsigned int p_reg, p_mask, p_sft;\n\tunsigned int c_reg, c_mask, c_sft;\n\n\tif (id == RT5682S_AIF1) {\n\t\tc_reg = RT5682S_ADDA_CLK_1;\n\t\tc_mask = RT5682S_I2S_M_D_MASK;\n\t\tc_sft = RT5682S_I2S_M_D_SFT;\n\t\tp_reg = RT5682S_PWR_DIG_1;\n\t\tp_mask = RT5682S_PWR_I2S1;\n\t\tp_sft = RT5682S_PWR_I2S1_BIT;\n\t} else {\n\t\tc_reg = RT5682S_I2S2_M_CLK_CTRL_1;\n\t\tc_mask = RT5682S_I2S2_M_D_MASK;\n\t\tc_sft = RT5682S_I2S2_M_D_SFT;\n\t\tp_reg = RT5682S_PWR_DIG_1;\n\t\tp_mask = RT5682S_PWR_I2S2;\n\t\tp_sft = RT5682S_PWR_I2S2_BIT;\n\t}\n\n\tif (on && rt5682s->master[id]) {\n\t\tpre_div = get_clk_info(rt5682s->sysclk, rt5682s->lrck[id]);\n\t\tif (pre_div < 0) {\n\t\t\tdev_err(component->dev, \"get pre_div failed\\n\");\n\t\t\treturn;\n\t\t}\n\n\t\tdev_dbg(component->dev, \"lrck is %dHz and pre_div is %d for iis %d master\\n\",\n\t\t\trt5682s->lrck[id], pre_div, id);\n\t\tsnd_soc_component_update_bits(component, c_reg, c_mask, pre_div << c_sft);\n\t}\n\n\tsnd_soc_component_update_bits(component, p_reg, p_mask, on << p_sft);\n}\n\nstatic int set_i2s_event(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tint on = 0;\n\n\tif (SND_SOC_DAPM_EVENT_ON(event))\n\t\ton = 1;\n\n\tif (!strcmp(w->name, \"I2S1\") && !rt5682s->wclk_enabled)\n\t\trt5682s_set_i2s(rt5682s, RT5682S_AIF1, on);\n\telse if (!strcmp(w->name, \"I2S2\"))\n\t\trt5682s_set_i2s(rt5682s, RT5682S_AIF2, on);\n\n\treturn 0;\n}\n\nstatic int is_sys_clk_from_plla(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tif ((rt5682s->sysclk_src == RT5682S_CLK_SRC_PLL1) ||\n\t    (rt5682s->sysclk_src == RT5682S_CLK_SRC_PLL2 && rt5682s->pll_comb == USE_PLLAB))\n\t\treturn 1;\n\n\treturn 0;\n}\n\nstatic int is_sys_clk_from_pllb(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tif (rt5682s->sysclk_src == RT5682S_CLK_SRC_PLL2)\n\t\treturn 1;\n\n\treturn 0;\n}\n\nstatic int is_using_asrc(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_soc_dapm_widget *sink)\n{\n\tunsigned int reg, sft, val;\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (w->shift) {\n\tcase RT5682S_ADC_STO1_ASRC_SFT:\n\t\treg = RT5682S_PLL_TRACK_3;\n\t\tsft = RT5682S_FILTER_CLK_SEL_SFT;\n\t\tbreak;\n\tcase RT5682S_DAC_STO1_ASRC_SFT:\n\t\treg = RT5682S_PLL_TRACK_2;\n\t\tsft = RT5682S_FILTER_CLK_SEL_SFT;\n\t\tbreak;\n\tdefault:\n\t\treturn 0;\n\t}\n\n\tval = (snd_soc_component_read(component, reg) >> sft) & 0xf;\n\tswitch (val) {\n\tcase RT5682S_CLK_SEL_I2S1_ASRC:\n\tcase RT5682S_CLK_SEL_I2S2_ASRC:\n\t\treturn 1;\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\nstatic int rt5682s_hp_amp_event(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tsnd_soc_component_update_bits(component, RT5682S_DEPOP_1,\n\t\t\tRT5682S_OUT_HP_L_EN | RT5682S_OUT_HP_R_EN,\n\t\t\tRT5682S_OUT_HP_L_EN | RT5682S_OUT_HP_R_EN);\n\t\tusleep_range(15000, 20000);\n\t\tsnd_soc_component_update_bits(component, RT5682S_DEPOP_1,\n\t\t\tRT5682S_LDO_PUMP_EN | RT5682S_PUMP_EN |\n\t\t\tRT5682S_CAPLESS_L_EN | RT5682S_CAPLESS_R_EN,\n\t\t\tRT5682S_LDO_PUMP_EN | RT5682S_PUMP_EN |\n\t\t\tRT5682S_CAPLESS_L_EN | RT5682S_CAPLESS_R_EN);\n\t\tsnd_soc_component_write(component, RT5682S_BIAS_CUR_CTRL_11, 0x6666);\n\t\tsnd_soc_component_write(component, RT5682S_BIAS_CUR_CTRL_12, 0xa82a);\n\n\t\tsnd_soc_component_update_bits(component, RT5682S_HP_CTRL_2,\n\t\t\tRT5682S_HPO_L_PATH_MASK | RT5682S_HPO_R_PATH_MASK |\n\t\t\tRT5682S_HPO_SEL_IP_EN_SW, RT5682S_HPO_L_PATH_EN |\n\t\t\tRT5682S_HPO_R_PATH_EN | RT5682S_HPO_IP_EN_GATING);\n\t\tusleep_range(5000, 10000);\n\t\tsnd_soc_component_update_bits(component, RT5682S_HP_AMP_DET_CTL_1,\n\t\t\tRT5682S_CP_SW_SIZE_MASK, RT5682S_CP_SW_SIZE_L | RT5682S_CP_SW_SIZE_S);\n\t\tbreak;\n\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5682S_HP_CTRL_2,\n\t\t\tRT5682S_HPO_L_PATH_MASK | RT5682S_HPO_R_PATH_MASK |\n\t\t\tRT5682S_HPO_SEL_IP_EN_SW, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682S_HP_AMP_DET_CTL_1,\n\t\t\tRT5682S_CP_SW_SIZE_MASK, RT5682S_CP_SW_SIZE_M);\n\t\tsnd_soc_component_update_bits(component, RT5682S_DEPOP_1,\n\t\t\tRT5682S_LDO_PUMP_EN | RT5682S_PUMP_EN |\n\t\t\tRT5682S_CAPLESS_L_EN | RT5682S_CAPLESS_R_EN, 0);\n\t\tsnd_soc_component_update_bits(component, RT5682S_DEPOP_1,\n\t\t\tRT5682S_OUT_HP_L_EN | RT5682S_OUT_HP_R_EN, 0);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682s_stereo1_adc_mixl_event(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tunsigned int delay = 0;\n\n\tif (rt5682s->pdata.amic_delay)\n\t\tdelay = rt5682s->pdata.amic_delay;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tmsleep(delay);\n\t\tsnd_soc_component_update_bits(component, RT5682S_STO1_ADC_DIG_VOL,\n\t\t\tRT5682S_L_MUTE, 0);\n\t\tbreak;\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component, RT5682S_STO1_ADC_DIG_VOL,\n\t\t\tRT5682S_L_MUTE, RT5682S_L_MUTE);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int sar_power_event(struct snd_soc_dapm_widget *w,\n\t\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tif ((rt5682s->jack_type & SND_JACK_HEADSET) != SND_JACK_HEADSET)\n\t\treturn 0;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\trt5682s_sar_power_mode(component, SAR_PWR_NORMAL);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\trt5682s_sar_power_mode(component, SAR_PWR_SAVING);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n \nstatic const char * const rt5682s_data_select[] = {\n\t\"L/R\", \"R/L\", \"L/L\", \"R/R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_if2_adc_enum, RT5682S_DIG_INF2_DATA,\n\tRT5682S_IF2_ADC_SEL_SFT, rt5682s_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_if1_01_adc_enum, RT5682S_TDM_ADDA_CTRL_1,\n\tRT5682S_IF1_ADC1_SEL_SFT, rt5682s_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_if1_23_adc_enum, RT5682S_TDM_ADDA_CTRL_1,\n\tRT5682S_IF1_ADC2_SEL_SFT, rt5682s_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_if1_45_adc_enum, RT5682S_TDM_ADDA_CTRL_1,\n\tRT5682S_IF1_ADC3_SEL_SFT, rt5682s_data_select);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_if1_67_adc_enum, RT5682S_TDM_ADDA_CTRL_1,\n\tRT5682S_IF1_ADC4_SEL_SFT, rt5682s_data_select);\n\nstatic const struct snd_kcontrol_new rt5682s_if2_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF2 ADC Swap Mux\", rt5682s_if2_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682s_if1_01_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 01 ADC Swap Mux\", rt5682s_if1_01_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682s_if1_23_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 23 ADC Swap Mux\", rt5682s_if1_23_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682s_if1_45_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 45 ADC Swap Mux\", rt5682s_if1_45_adc_enum);\n\nstatic const struct snd_kcontrol_new rt5682s_if1_67_adc_swap_mux =\n\tSOC_DAPM_ENUM(\"IF1 67 ADC Swap Mux\", rt5682s_if1_67_adc_enum);\n\n \nstatic const struct snd_kcontrol_new rt5682s_sto1_adc_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5682S_STO1_ADC_MIXER,\n\t\t\tRT5682S_M_STO1_ADC_L1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5682S_STO1_ADC_MIXER,\n\t\t\tRT5682S_M_STO1_ADC_L2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adc_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"ADC1 Switch\", RT5682S_STO1_ADC_MIXER,\n\t\t\tRT5682S_M_STO1_ADC_R1_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"ADC2 Switch\", RT5682S_STO1_ADC_MIXER,\n\t\t\tRT5682S_M_STO1_ADC_R2_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682s_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5682S_AD_DA_MIXER,\n\t\t\tRT5682S_M_ADCMIX_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5682S_AD_DA_MIXER,\n\t\t\tRT5682S_M_DAC1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682s_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"Stereo ADC Switch\", RT5682S_AD_DA_MIXER,\n\t\t\tRT5682S_M_ADCMIX_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC1 Switch\", RT5682S_AD_DA_MIXER,\n\t\t\tRT5682S_M_DAC1_R_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_dac_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5682S_STO1_DAC_MIXER,\n\t\t\tRT5682S_M_DAC_L1_STO_L_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5682S_STO1_DAC_MIXER,\n\t\t\tRT5682S_M_DAC_R1_STO_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_dac_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"DAC L1 Switch\", RT5682S_STO1_DAC_MIXER,\n\t\t\tRT5682S_M_DAC_L1_STO_R_SFT, 1, 1),\n\tSOC_DAPM_SINGLE(\"DAC R1 Switch\", RT5682S_STO1_DAC_MIXER,\n\t\t\tRT5682S_M_DAC_R1_STO_R_SFT, 1, 1),\n};\n\n \nstatic const struct snd_kcontrol_new rt5682s_rec1_l_mix[] = {\n\tSOC_DAPM_SINGLE(\"CBJ Switch\", RT5682S_REC_MIXER,\n\t\t\tRT5682S_M_CBJ_RM1_L_SFT, 1, 1),\n};\n\nstatic const struct snd_kcontrol_new rt5682s_rec1_r_mix[] = {\n\tSOC_DAPM_SINGLE(\"CBJ Switch\", RT5682S_REC_MIXER,\n\t\t\tRT5682S_M_CBJ_RM1_R_SFT, 1, 1),\n};\n\n \n \nstatic const char * const rt5682s_sto1_adc1_src[] = {\n\t\"DAC MIX\", \"ADC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_sto1_adc1l_enum, RT5682S_STO1_ADC_MIXER,\n\tRT5682S_STO1_ADC1L_SRC_SFT, rt5682s_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adc1l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1L Source\", rt5682s_sto1_adc1l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_sto1_adc1r_enum, RT5682S_STO1_ADC_MIXER,\n\tRT5682S_STO1_ADC1R_SRC_SFT, rt5682s_sto1_adc1_src);\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adc1r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC1L Source\", rt5682s_sto1_adc1r_enum);\n\n \n \nstatic const char * const rt5682s_sto1_adc_src[] = {\n\t\"ADC1 L\", \"ADC1 R\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_sto1_adcl_enum, RT5682S_STO1_ADC_MIXER,\n\tRT5682S_STO1_ADCL_SRC_SFT, rt5682s_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adcl_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADCL Source\", rt5682s_sto1_adcl_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_sto1_adcr_enum, RT5682S_STO1_ADC_MIXER,\n\tRT5682S_STO1_ADCR_SRC_SFT, rt5682s_sto1_adc_src);\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adcr_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADCR Source\", rt5682s_sto1_adcr_enum);\n\n \n \nstatic const char * const rt5682s_sto1_adc2_src[] = {\n\t\"DAC MIX\", \"DMIC\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_sto1_adc2l_enum, RT5682S_STO1_ADC_MIXER,\n\tRT5682S_STO1_ADC2L_SRC_SFT, rt5682s_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adc2l_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2L Source\", rt5682s_sto1_adc2l_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_sto1_adc2r_enum, RT5682S_STO1_ADC_MIXER,\n\tRT5682S_STO1_ADC2R_SRC_SFT, rt5682s_sto1_adc2_src);\n\nstatic const struct snd_kcontrol_new rt5682s_sto1_adc2r_mux =\n\tSOC_DAPM_ENUM(\"Stereo1 ADC2R Source\", rt5682s_sto1_adc2r_enum);\n\n \nstatic const unsigned int rt5682s_if1_adc_slot_values[] = {\n\t0, 2, 4, 6,\n};\n\nstatic const char * const rt5682s_if1_adc_slot_src[] = {\n\t\"Slot 0\", \"Slot 2\", \"Slot 4\", \"Slot 6\"\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(rt5682s_if1_adc_slot_enum,\n\tRT5682S_TDM_CTRL, RT5682S_TDM_ADC_LCA_SFT, RT5682S_TDM_ADC_LCA_MASK,\n\trt5682s_if1_adc_slot_src, rt5682s_if1_adc_slot_values);\n\nstatic const struct snd_kcontrol_new rt5682s_if1_adc_slot_mux =\n\tSOC_DAPM_ENUM(\"IF1 ADC Slot location\", rt5682s_if1_adc_slot_enum);\n\n \n \nstatic const char * const rt5682s_alg_dac1_src[] = {\n\t\"Stereo1 DAC Mixer\", \"DAC1\"\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_alg_dac_l1_enum, RT5682S_A_DAC1_MUX,\n\tRT5682S_A_DACL1_SFT, rt5682s_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5682s_alg_dac_l1_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC L1 Source\", rt5682s_alg_dac_l1_enum);\n\nstatic SOC_ENUM_SINGLE_DECL(rt5682s_alg_dac_r1_enum, RT5682S_A_DAC1_MUX,\n\tRT5682S_A_DACR1_SFT, rt5682s_alg_dac1_src);\n\nstatic const struct snd_kcontrol_new rt5682s_alg_dac_r1_mux =\n\tSOC_DAPM_ENUM(\"Analog DAC R1 Source\", rt5682s_alg_dac_r1_enum);\n\nstatic const unsigned int rt5682s_adcdat_pin_values[] = {\n\t1, 3,\n};\n\nstatic const char * const rt5682s_adcdat_pin_select[] = {\n\t\"ADCDAT1\", \"ADCDAT2\",\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(rt5682s_adcdat_pin_enum,\n\tRT5682S_GPIO_CTRL_1, RT5682S_GP4_PIN_SFT, RT5682S_GP4_PIN_MASK,\n\trt5682s_adcdat_pin_select, rt5682s_adcdat_pin_values);\n\nstatic const struct snd_kcontrol_new rt5682s_adcdat_pin_ctrl =\n\tSOC_DAPM_ENUM(\"ADCDAT\", rt5682s_adcdat_pin_enum);\n\nstatic const struct snd_soc_dapm_widget rt5682s_dapm_widgets[] = {\n\tSND_SOC_DAPM_SUPPLY(\"LDO MB1\", RT5682S_PWR_ANLG_3,\n\t\tRT5682S_PWR_LDO_MB1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"LDO MB2\", RT5682S_PWR_ANLG_3,\n\t\tRT5682S_PWR_LDO_MB2_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"LDO\", RT5682S_PWR_ANLG_3,\n\t\tRT5682S_PWR_LDO_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"PLLA_LDO\", 0, RT5682S_PWR_ANLG_3,\n\t\tRT5682S_PWR_LDO_PLLA_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"PLLA_BIAS\", 0, RT5682S_PWR_ANLG_3,\n\t\tRT5682S_PWR_BIAS_PLLA_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"PLLA\", 0, RT5682S_PWR_ANLG_3,\n\t\tRT5682S_PWR_PLLA_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"PLLA_RST\", 1, RT5682S_PWR_ANLG_3,\n\t\tRT5682S_RSTB_PLLA_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLLB\", SND_SOC_NOPM, 0, 0,\n\t\tset_pllb_event, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\n\t \n\tSND_SOC_DAPM_SUPPLY_S(\"DAC STO1 ASRC\", 1, RT5682S_PLL_TRACK_1,\n\t\tRT5682S_DAC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADC STO1 ASRC\", 1, RT5682S_PLL_TRACK_1,\n\t\tRT5682S_ADC_STO1_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"AD ASRC\", 1, RT5682S_PLL_TRACK_1,\n\t\tRT5682S_AD_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DA ASRC\", 1, RT5682S_PLL_TRACK_1,\n\t\tRT5682S_DA_ASRC_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY_S(\"DMIC ASRC\", 1, RT5682S_PLL_TRACK_1,\n\t\tRT5682S_DMIC_ASRC_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS1\", RT5682S_PWR_ANLG_2,\n\t\tRT5682S_PWR_MB1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MICBIAS2\", RT5682S_PWR_ANLG_2,\n\t\tRT5682S_PWR_MB2_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_INPUT(\"DMIC L1\"),\n\tSND_SOC_DAPM_INPUT(\"DMIC R1\"),\n\n\tSND_SOC_DAPM_INPUT(\"IN1P\"),\n\n\tSND_SOC_DAPM_SUPPLY(\"DMIC CLK\", SND_SOC_NOPM, 0, 0,\n\t\tset_dmic_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_SUPPLY(\"DMIC1 Power\", RT5682S_DMIC_CTRL_1, RT5682S_DMIC_1_EN_SFT, 0,\n\t\tset_dmic_power, SND_SOC_DAPM_POST_PMU | SND_SOC_DAPM_POST_PMD),\n\n\t \n\tSND_SOC_DAPM_PGA(\"BST1 CBJ\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MIXER(\"RECMIX1L\", SND_SOC_NOPM, 0, 0, rt5682s_rec1_l_mix,\n\t\tARRAY_SIZE(rt5682s_rec1_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"RECMIX1R\", SND_SOC_NOPM, 0, 0, rt5682s_rec1_r_mix,\n\t\tARRAY_SIZE(rt5682s_rec1_r_mix)),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1L Power\", RT5682S_CAL_REC,\n\t\tRT5682S_PWR_RM1_L_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"RECMIX1R Power\", RT5682S_CAL_REC,\n\t\tRT5682S_PWR_RM1_R_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_ADC(\"ADC1 L\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_ADC(\"ADC1 R\", NULL, SND_SOC_NOPM, 0, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 L Power\", RT5682S_PWR_DIG_1,\n\t\tRT5682S_PWR_ADC_L1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 R Power\", RT5682S_PWR_DIG_1,\n\t\tRT5682S_PWR_ADC_R1_BIT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC1 clock\", RT5682S_CHOP_ADC,\n\t\tRT5682S_CKGEN_ADC1_SFT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_sto1_adc1l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R1 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_sto1_adc1r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_sto1_adc2l_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R2 Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_sto1_adc2r_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC L Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_sto1_adcl_mux),\n\tSND_SOC_DAPM_MUX(\"Stereo1 ADC R Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_sto1_adcr_mux),\n\tSND_SOC_DAPM_MUX(\"IF1_ADC Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_if1_adc_slot_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"ADC Stereo1 Filter\", RT5682S_PWR_DIG_2,\n\t\tRT5682S_PWR_ADC_S1F_BIT, 0, set_filter_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_MIXER_E(\"Stereo1 ADC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5682s_sto1_adc_l_mix, ARRAY_SIZE(rt5682s_sto1_adc_l_mix),\n\t\trt5682s_stereo1_adc_mixl_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 ADC MIXR\", RT5682S_STO1_ADC_DIG_VOL,\n\t\tRT5682S_R_MUTE_SFT, 1, rt5682s_sto1_adc_r_mix,\n\t\tARRAY_SIZE(rt5682s_sto1_adc_r_mix)),\n\n\t \n\tSND_SOC_DAPM_PGA(\"Stereo1 ADC MIX\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"I2S1\", SND_SOC_NOPM, 0, 0,\n\t\tset_i2s_event, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\tSND_SOC_DAPM_SUPPLY(\"I2S2\", SND_SOC_NOPM, 0, 0,\n\t\tset_i2s_event, SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 L\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\tSND_SOC_DAPM_PGA(\"IF1 DAC1 R\", SND_SOC_NOPM, 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_MUX(\"IF1 01 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_if1_01_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 23 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_if1_23_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 45 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_if1_45_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF1 67 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_if1_67_adc_swap_mux),\n\tSND_SOC_DAPM_MUX(\"IF2 ADC Swap Mux\", SND_SOC_NOPM, 0, 0,\n\t\t&rt5682s_if2_adc_swap_mux),\n\n\tSND_SOC_DAPM_MUX(\"ADCDAT Mux\", SND_SOC_NOPM, 0, 0, &rt5682s_adcdat_pin_ctrl),\n\n\t \n\tSND_SOC_DAPM_AIF_OUT(\"AIF1TX\", \"AIF1 Capture\", 0, RT5682S_I2S1_SDP,\n\t\tRT5682S_SEL_ADCDAT_SFT, 1),\n\tSND_SOC_DAPM_AIF_OUT(\"AIF2TX\", \"AIF2 Capture\", 0, RT5682S_I2S2_SDP,\n\t\tRT5682S_I2S2_PIN_CFG_SFT, 1),\n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"AIF1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\t \n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5682s_dac_l_mix, ARRAY_SIZE(rt5682s_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"DAC1 MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5682s_dac_r_mix, ARRAY_SIZE(rt5682s_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_MUX(\"DAC L1 Source\", SND_SOC_NOPM, 0, 0, &rt5682s_alg_dac_l1_mux),\n\tSND_SOC_DAPM_MUX(\"DAC R1 Source\", SND_SOC_NOPM, 0, 0, &rt5682s_alg_dac_r1_mux),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"DAC Stereo1 Filter\", RT5682S_PWR_DIG_2,\n\t\tRT5682S_PWR_DAC_S1F_BIT, 0, set_filter_clk, SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 DAC MIXL\", SND_SOC_NOPM, 0, 0,\n\t\trt5682s_sto1_dac_l_mix, ARRAY_SIZE(rt5682s_sto1_dac_l_mix)),\n\tSND_SOC_DAPM_MIXER(\"Stereo1 DAC MIXR\", SND_SOC_NOPM, 0, 0,\n\t\trt5682s_sto1_dac_r_mix, ARRAY_SIZE(rt5682s_sto1_dac_r_mix)),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC L1\", NULL, RT5682S_PWR_DIG_1, RT5682S_PWR_DAC_L1_BIT, 0),\n\tSND_SOC_DAPM_DAC(\"DAC R1\", NULL, RT5682S_PWR_DIG_1, RT5682S_PWR_DAC_R1_BIT, 0),\n\n\t \n\tSND_SOC_DAPM_PGA_S(\"HP Amp\", 1, SND_SOC_NOPM, 0, 0, rt5682s_hp_amp_event,\n\t\tSND_SOC_DAPM_POST_PMD | SND_SOC_DAPM_POST_PMU),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"CLKDET SYS\", RT5682S_CLK_DET,\n\t\tRT5682S_SYS_CLK_DET_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLKDET PLL1\", RT5682S_CLK_DET,\n\t\tRT5682S_PLL1_CLK_DET_SFT, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MCLK0 DET PWR\", RT5682S_PWR_ANLG_2,\n\t\tRT5682S_PWR_MCLK0_WD_BIT, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"SAR\", SND_SOC_NOPM, 0, 0, sar_power_event,\n\t\tSND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\n\t \n\tSND_SOC_DAPM_OUTPUT(\"HPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"HPOR\"),\n};\n\nstatic const struct snd_soc_dapm_route rt5682s_dapm_routes[] = {\n\t \n\t{\"ADC Stereo1 Filter\", NULL, \"PLLA\", is_sys_clk_from_plla},\n\t{\"ADC Stereo1 Filter\", NULL, \"PLLB\", is_sys_clk_from_pllb},\n\t{\"DAC Stereo1 Filter\", NULL, \"PLLA\", is_sys_clk_from_plla},\n\t{\"DAC Stereo1 Filter\", NULL, \"PLLB\", is_sys_clk_from_pllb},\n\t{\"PLLA\", NULL, \"PLLA_LDO\"},\n\t{\"PLLA\", NULL, \"PLLA_BIAS\"},\n\t{\"PLLA\", NULL, \"PLLA_RST\"},\n\n\t \n\t{\"ADC Stereo1 Filter\", NULL, \"ADC STO1 ASRC\", is_using_asrc},\n\t{\"DAC Stereo1 Filter\", NULL, \"DAC STO1 ASRC\", is_using_asrc},\n\t{\"ADC STO1 ASRC\", NULL, \"AD ASRC\"},\n\t{\"ADC STO1 ASRC\", NULL, \"DA ASRC\"},\n\t{\"DAC STO1 ASRC\", NULL, \"AD ASRC\"},\n\t{\"DAC STO1 ASRC\", NULL, \"DA ASRC\"},\n\n\t{\"CLKDET SYS\", NULL, \"MCLK0 DET PWR\"},\n\n\t{\"BST1 CBJ\", NULL, \"IN1P\"},\n\t{\"BST1 CBJ\", NULL, \"SAR\"},\n\n\t{\"RECMIX1L\", \"CBJ Switch\", \"BST1 CBJ\"},\n\t{\"RECMIX1L\", NULL, \"RECMIX1L Power\"},\n\t{\"RECMIX1R\", \"CBJ Switch\", \"BST1 CBJ\"},\n\t{\"RECMIX1R\", NULL, \"RECMIX1R Power\"},\n\n\t{\"ADC1 L\", NULL, \"RECMIX1L\"},\n\t{\"ADC1 L\", NULL, \"ADC1 L Power\"},\n\t{\"ADC1 L\", NULL, \"ADC1 clock\"},\n\t{\"ADC1 R\", NULL, \"RECMIX1R\"},\n\t{\"ADC1 R\", NULL, \"ADC1 R Power\"},\n\t{\"ADC1 R\", NULL, \"ADC1 clock\"},\n\n\t{\"DMIC L1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC L1\", NULL, \"DMIC1 Power\"},\n\t{\"DMIC R1\", NULL, \"DMIC CLK\"},\n\t{\"DMIC R1\", NULL, \"DMIC1 Power\"},\n\t{\"DMIC CLK\", NULL, \"DMIC ASRC\"},\n\n\t{\"Stereo1 ADC L Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo1 ADC L Mux\", \"ADC1 R\", \"ADC1 R\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC1 L\", \"ADC1 L\"},\n\t{\"Stereo1 ADC R Mux\", \"ADC1 R\", \"ADC1 R\"},\n\n\t{\"Stereo1 ADC L1 Mux\", \"ADC\", \"Stereo1 ADC L Mux\"},\n\t{\"Stereo1 ADC L1 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXL\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DMIC\", \"DMIC L1\"},\n\t{\"Stereo1 ADC L2 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXL\"},\n\n\t{\"Stereo1 ADC R1 Mux\", \"ADC\", \"Stereo1 ADC R Mux\"},\n\t{\"Stereo1 ADC R1 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXR\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DMIC\", \"DMIC R1\"},\n\t{\"Stereo1 ADC R2 Mux\", \"DAC MIX\", \"Stereo1 DAC MIXR\"},\n\n\t{\"Stereo1 ADC MIXL\", \"ADC1 Switch\", \"Stereo1 ADC L1 Mux\"},\n\t{\"Stereo1 ADC MIXL\", \"ADC2 Switch\", \"Stereo1 ADC L2 Mux\"},\n\t{\"Stereo1 ADC MIXL\", NULL, \"ADC Stereo1 Filter\"},\n\n\t{\"Stereo1 ADC MIXR\", \"ADC1 Switch\", \"Stereo1 ADC R1 Mux\"},\n\t{\"Stereo1 ADC MIXR\", \"ADC2 Switch\", \"Stereo1 ADC R2 Mux\"},\n\t{\"Stereo1 ADC MIXR\", NULL, \"ADC Stereo1 Filter\"},\n\n\t{\"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXL\"},\n\t{\"Stereo1 ADC MIX\", NULL, \"Stereo1 ADC MIXR\"},\n\n\t{\"IF1 01 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 01 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 01 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 01 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 23 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 45 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF1 67 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\n\t{\"IF1_ADC Mux\", \"Slot 0\", \"IF1 01 ADC Swap Mux\"},\n\t{\"IF1_ADC Mux\", \"Slot 2\", \"IF1 23 ADC Swap Mux\"},\n\t{\"IF1_ADC Mux\", \"Slot 4\", \"IF1 45 ADC Swap Mux\"},\n\t{\"IF1_ADC Mux\", \"Slot 6\", \"IF1 67 ADC Swap Mux\"},\n\t{\"ADCDAT Mux\", \"ADCDAT1\", \"IF1_ADC Mux\"},\n\t{\"AIF1TX\", NULL, \"I2S1\"},\n\t{\"AIF1TX\", NULL, \"ADCDAT Mux\"},\n\t{\"IF2 ADC Swap Mux\", \"L/R\", \"Stereo1 ADC MIX\"},\n\t{\"IF2 ADC Swap Mux\", \"R/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF2 ADC Swap Mux\", \"L/L\", \"Stereo1 ADC MIX\"},\n\t{\"IF2 ADC Swap Mux\", \"R/R\", \"Stereo1 ADC MIX\"},\n\t{\"ADCDAT Mux\", \"ADCDAT2\", \"IF2 ADC Swap Mux\"},\n\t{\"AIF2TX\", NULL, \"ADCDAT Mux\"},\n\n\t{\"IF1 DAC1 L\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC1 L\", NULL, \"I2S1\"},\n\t{\"IF1 DAC1 L\", NULL, \"DAC Stereo1 Filter\"},\n\t{\"IF1 DAC1 R\", NULL, \"AIF1RX\"},\n\t{\"IF1 DAC1 R\", NULL, \"I2S1\"},\n\t{\"IF1 DAC1 R\", NULL, \"DAC Stereo1 Filter\"},\n\n\t{\"DAC1 MIXL\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXL\"},\n\t{\"DAC1 MIXL\", \"DAC1 Switch\", \"IF1 DAC1 L\"},\n\t{\"DAC1 MIXR\", \"Stereo ADC Switch\", \"Stereo1 ADC MIXR\"},\n\t{\"DAC1 MIXR\", \"DAC1 Switch\", \"IF1 DAC1 R\"},\n\n\t{\"Stereo1 DAC MIXL\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\t{\"Stereo1 DAC MIXL\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\n\t{\"Stereo1 DAC MIXR\", \"DAC R1 Switch\", \"DAC1 MIXR\"},\n\t{\"Stereo1 DAC MIXR\", \"DAC L1 Switch\", \"DAC1 MIXL\"},\n\n\t{\"DAC L1 Source\", \"DAC1\", \"DAC1 MIXL\"},\n\t{\"DAC L1 Source\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXL\"},\n\t{\"DAC R1 Source\", \"DAC1\", \"DAC1 MIXR\"},\n\t{\"DAC R1 Source\", \"Stereo1 DAC Mixer\", \"Stereo1 DAC MIXR\"},\n\n\t{\"DAC L1\", NULL, \"DAC L1 Source\"},\n\t{\"DAC R1\", NULL, \"DAC R1 Source\"},\n\n\t{\"HP Amp\", NULL, \"DAC L1\"},\n\t{\"HP Amp\", NULL, \"DAC R1\"},\n\t{\"HP Amp\", NULL, \"CLKDET SYS\"},\n\t{\"HP Amp\", NULL, \"SAR\"},\n\n\t{\"HPOL\", NULL, \"HP Amp\"},\n\t{\"HPOR\", NULL, \"HP Amp\"},\n};\n\nstatic int rt5682s_set_tdm_slot(struct snd_soc_dai *dai, unsigned int tx_mask,\n\t\tunsigned int rx_mask, int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tunsigned int cl, val = 0, tx_slotnum;\n\n\tif (tx_mask || rx_mask)\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682S_TDM_ADDA_CTRL_2, RT5682S_TDM_EN, RT5682S_TDM_EN);\n\telse\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT5682S_TDM_ADDA_CTRL_2, RT5682S_TDM_EN, 0);\n\n\t \n\ttx_slotnum = hweight_long(tx_mask);\n\tif (tx_slotnum) {\n\t\tif (tx_slotnum > slots) {\n\t\t\tdev_err(component->dev, \"Invalid or oversized Tx slots.\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\t\tval |= (tx_slotnum - 1) << RT5682S_TDM_ADC_DL_SFT;\n\t}\n\n\tswitch (slots) {\n\tcase 4:\n\t\tval |= RT5682S_TDM_TX_CH_4;\n\t\tval |= RT5682S_TDM_RX_CH_4;\n\t\tbreak;\n\tcase 6:\n\t\tval |= RT5682S_TDM_TX_CH_6;\n\t\tval |= RT5682S_TDM_RX_CH_6;\n\t\tbreak;\n\tcase 8:\n\t\tval |= RT5682S_TDM_TX_CH_8;\n\t\tval |= RT5682S_TDM_RX_CH_8;\n\t\tbreak;\n\tcase 2:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682S_TDM_CTRL,\n\t\tRT5682S_TDM_TX_CH_MASK | RT5682S_TDM_RX_CH_MASK |\n\t\tRT5682S_TDM_ADC_DL_MASK, val);\n\n\tswitch (slot_width) {\n\tcase 8:\n\t\tif (tx_mask || rx_mask)\n\t\t\treturn -EINVAL;\n\t\tcl = RT5682S_I2S1_TX_CHL_8 | RT5682S_I2S1_RX_CHL_8;\n\t\tbreak;\n\tcase 16:\n\t\tval = RT5682S_TDM_CL_16;\n\t\tcl = RT5682S_I2S1_TX_CHL_16 | RT5682S_I2S1_RX_CHL_16;\n\t\tbreak;\n\tcase 20:\n\t\tval = RT5682S_TDM_CL_20;\n\t\tcl = RT5682S_I2S1_TX_CHL_20 | RT5682S_I2S1_RX_CHL_20;\n\t\tbreak;\n\tcase 24:\n\t\tval = RT5682S_TDM_CL_24;\n\t\tcl = RT5682S_I2S1_TX_CHL_24 | RT5682S_I2S1_RX_CHL_24;\n\t\tbreak;\n\tcase 32:\n\t\tval = RT5682S_TDM_CL_32;\n\t\tcl = RT5682S_I2S1_TX_CHL_32 | RT5682S_I2S1_RX_CHL_32;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682S_TDM_TCON_CTRL_1,\n\t\tRT5682S_TDM_CL_MASK, val);\n\tsnd_soc_component_update_bits(component, RT5682S_I2S1_SDP,\n\t\tRT5682S_I2S1_TX_CHL_MASK | RT5682S_I2S1_RX_CHL_MASK, cl);\n\n\treturn 0;\n}\n\nstatic int rt5682s_hw_params(struct snd_pcm_substream *substream,\n\t\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tunsigned int len_1 = 0, len_2 = 0;\n\tint frame_size;\n\n\trt5682s->lrck[dai->id] = params_rate(params);\n\n\tframe_size = snd_soc_params_to_frame_size(params);\n\tif (frame_size < 0) {\n\t\tdev_err(component->dev, \"Unsupported frame size: %d\\n\", frame_size);\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (params_width(params)) {\n\tcase 16:\n\t\tbreak;\n\tcase 20:\n\t\tlen_1 |= RT5682S_I2S1_DL_20;\n\t\tlen_2 |= RT5682S_I2S2_DL_20;\n\t\tbreak;\n\tcase 24:\n\t\tlen_1 |= RT5682S_I2S1_DL_24;\n\t\tlen_2 |= RT5682S_I2S2_DL_24;\n\t\tbreak;\n\tcase 32:\n\t\tlen_1 |= RT5682S_I2S1_DL_32;\n\t\tlen_2 |= RT5682S_I2S2_DL_24;\n\t\tbreak;\n\tcase 8:\n\t\tlen_1 |= RT5682S_I2S2_DL_8;\n\t\tlen_2 |= RT5682S_I2S2_DL_8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5682S_AIF1:\n\t\tsnd_soc_component_update_bits(component, RT5682S_I2S1_SDP,\n\t\t\tRT5682S_I2S1_DL_MASK, len_1);\n\t\tif (params_channels(params) == 1)  \n\t\t\tsnd_soc_component_update_bits(component, RT5682S_I2S1_SDP,\n\t\t\t\tRT5682S_I2S1_MONO_MASK, RT5682S_I2S1_MONO_EN);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component, RT5682S_I2S1_SDP,\n\t\t\t\tRT5682S_I2S1_MONO_MASK, RT5682S_I2S1_MONO_DIS);\n\t\tbreak;\n\tcase RT5682S_AIF2:\n\t\tsnd_soc_component_update_bits(component, RT5682S_I2S2_SDP,\n\t\t\tRT5682S_I2S2_DL_MASK, len_2);\n\t\tif (params_channels(params) == 1)  \n\t\t\tsnd_soc_component_update_bits(component, RT5682S_I2S2_SDP,\n\t\t\t\tRT5682S_I2S2_MONO_MASK, RT5682S_I2S2_MONO_EN);\n\t\telse\n\t\t\tsnd_soc_component_update_bits(component, RT5682S_I2S2_SDP,\n\t\t\t\tRT5682S_I2S2_MONO_MASK, RT5682S_I2S2_MONO_DIS);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682s_set_dai_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tunsigned int reg_val = 0, tdm_ctrl = 0;\n\n\tswitch (fmt & SND_SOC_DAIFMT_MASTER_MASK) {\n\tcase SND_SOC_DAIFMT_CBM_CFM:\n\t\trt5682s->master[dai->id] = 1;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_CBS_CFS:\n\t\trt5682s->master[dai->id] = 0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\treg_val |= RT5682S_I2S_BP_INV;\n\t\ttdm_ctrl |= RT5682S_TDM_S_BP_INV;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_NB_IF:\n\t\tif (dai->id == RT5682S_AIF1)\n\t\t\ttdm_ctrl |= RT5682S_TDM_S_LP_INV | RT5682S_TDM_M_BP_INV;\n\t\telse\n\t\t\treturn -EINVAL;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_IF:\n\t\tif (dai->id == RT5682S_AIF1)\n\t\t\ttdm_ctrl |= RT5682S_TDM_S_BP_INV | RT5682S_TDM_S_LP_INV |\n\t\t\t\tRT5682S_TDM_M_BP_INV | RT5682S_TDM_M_LP_INV;\n\t\telse\n\t\t\treturn -EINVAL;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\treg_val |= RT5682S_I2S_DF_LEFT;\n\t\ttdm_ctrl |= RT5682S_TDM_DF_LEFT;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_A:\n\t\treg_val |= RT5682S_I2S_DF_PCM_A;\n\t\ttdm_ctrl |= RT5682S_TDM_DF_PCM_A;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_DSP_B:\n\t\treg_val |= RT5682S_I2S_DF_PCM_B;\n\t\ttdm_ctrl |= RT5682S_TDM_DF_PCM_B;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (dai->id) {\n\tcase RT5682S_AIF1:\n\t\tsnd_soc_component_update_bits(component, RT5682S_I2S1_SDP,\n\t\t\tRT5682S_I2S_DF_MASK, reg_val);\n\t\tsnd_soc_component_update_bits(component, RT5682S_TDM_TCON_CTRL_1,\n\t\t\tRT5682S_TDM_MS_MASK | RT5682S_TDM_S_BP_MASK |\n\t\t\tRT5682S_TDM_DF_MASK | RT5682S_TDM_M_BP_MASK |\n\t\t\tRT5682S_TDM_M_LP_MASK | RT5682S_TDM_S_LP_MASK,\n\t\t\ttdm_ctrl | rt5682s->master[dai->id]);\n\t\tbreak;\n\tcase RT5682S_AIF2:\n\t\tif (rt5682s->master[dai->id] == 0)\n\t\t\treg_val |= RT5682S_I2S2_MS_S;\n\t\tsnd_soc_component_update_bits(component, RT5682S_I2S2_SDP,\n\t\t\tRT5682S_I2S2_MS_MASK | RT5682S_I2S_BP_MASK |\n\t\t\tRT5682S_I2S_DF_MASK, reg_val);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid dai->id: %d\\n\", dai->id);\n\t\treturn -EINVAL;\n\t}\n\treturn 0;\n}\n\nstatic int rt5682s_set_component_sysclk(struct snd_soc_component *component,\n\t\tint clk_id, int source, unsigned int freq, int dir)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tunsigned int src = 0;\n\n\tif (freq == rt5682s->sysclk && clk_id == rt5682s->sysclk_src)\n\t\treturn 0;\n\n\tswitch (clk_id) {\n\tcase RT5682S_SCLK_S_MCLK:\n\t\tsrc = RT5682S_CLK_SRC_MCLK;\n\t\tbreak;\n\tcase RT5682S_SCLK_S_PLL1:\n\t\tsrc = RT5682S_CLK_SRC_PLL1;\n\t\tbreak;\n\tcase RT5682S_SCLK_S_PLL2:\n\t\tsrc = RT5682S_CLK_SRC_PLL2;\n\t\tbreak;\n\tcase RT5682S_SCLK_S_RCCLK:\n\t\tsrc = RT5682S_CLK_SRC_RCCLK;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Invalid clock id (%d)\\n\", clk_id);\n\t\treturn -EINVAL;\n\t}\n\n\tsnd_soc_component_update_bits(component, RT5682S_GLB_CLK,\n\t\tRT5682S_SCLK_SRC_MASK, src << RT5682S_SCLK_SRC_SFT);\n\tsnd_soc_component_update_bits(component, RT5682S_ADDA_CLK_1,\n\t\tRT5682S_I2S_M_CLK_SRC_MASK, src << RT5682S_I2S_M_CLK_SRC_SFT);\n\tsnd_soc_component_update_bits(component, RT5682S_I2S2_M_CLK_CTRL_1,\n\t\tRT5682S_I2S2_M_CLK_SRC_MASK, src << RT5682S_I2S2_M_CLK_SRC_SFT);\n\n\trt5682s->sysclk = freq;\n\trt5682s->sysclk_src = clk_id;\n\n\tdev_dbg(component->dev, \"Sysclk is %dHz and clock id is %d\\n\",\n\t\tfreq, clk_id);\n\n\treturn 0;\n}\n\nstatic const struct pll_calc_map plla_table[] = {\n\t{2048000, 24576000, 0, 46, 2, true, false, false, false},\n\t{256000, 24576000, 0, 382, 2, true, false, false, false},\n\t{512000, 24576000, 0, 190, 2, true, false, false, false},\n\t{4096000, 24576000, 0, 22, 2, true, false, false, false},\n\t{1024000, 24576000, 0, 94, 2, true, false, false, false},\n\t{11289600, 22579200, 1, 22, 2, false, false, false, false},\n\t{1411200, 22579200, 0, 62, 2, true, false, false, false},\n\t{2822400, 22579200, 0, 30, 2, true, false, false, false},\n\t{12288000, 24576000, 1, 22, 2, false, false, false, false},\n\t{1536000, 24576000, 0, 62, 2, true, false, false, false},\n\t{3072000, 24576000, 0, 30, 2, true, false, false, false},\n\t{24576000, 49152000, 4, 22, 0, false, false, false, false},\n\t{3072000, 49152000, 0, 30, 0, true, false, false, false},\n\t{6144000, 49152000, 0, 30, 0, false, false, false, false},\n\t{49152000, 98304000, 10, 22, 0, false, true, false, false},\n\t{6144000, 98304000, 0, 30, 0, false, true, false, false},\n\t{12288000, 98304000, 1, 22, 0, false, true, false, false},\n\t{48000000, 3840000, 10, 22, 23, false, false, false, false},\n\t{24000000, 3840000, 4, 22, 23, false, false, false, false},\n\t{19200000, 3840000, 3, 23, 23, false, false, false, false},\n\t{38400000, 3840000, 8, 23, 23, false, false, false, false},\n};\n\nstatic const struct pll_calc_map pllb_table[] = {\n\t{48000000, 24576000, 8, 6, 3, false, false, false, false},\n\t{48000000, 22579200, 23, 12, 3, false, false, false, true},\n\t{24000000, 24576000, 3, 6, 3, false, false, false, false},\n\t{24000000, 22579200, 23, 26, 3, false, false, false, true},\n\t{19200000, 24576000, 2, 6, 3, false, false, false, false},\n\t{19200000, 22579200, 3, 5, 3, false, false, false, true},\n\t{38400000, 24576000, 6, 6, 3, false, false, false, false},\n\t{38400000, 22579200, 8, 5, 3, false, false, false, true},\n\t{3840000, 49152000, 0, 6, 0, true, false, false, false},\n};\n\nstatic int find_pll_inter_combination(unsigned int f_in, unsigned int f_out,\n\t\tstruct pll_calc_map *a, struct pll_calc_map *b)\n{\n\tint i, j;\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(plla_table); i++) {\n\t\tif (plla_table[i].freq_in == f_in && plla_table[i].freq_out == f_out) {\n\t\t\tmemcpy(a, plla_table + i, sizeof(*a));\n\t\t\treturn USE_PLLA;\n\t\t}\n\t}\n\n\t \n\tfor (i = 0; i < ARRAY_SIZE(pllb_table); i++) {\n\t\tif (pllb_table[i].freq_in == f_in && pllb_table[i].freq_out == f_out) {\n\t\t\tmemcpy(b, pllb_table + i, sizeof(*b));\n\t\t\treturn USE_PLLB;\n\t\t}\n\t}\n\n\t \n\tfor (i = ARRAY_SIZE(plla_table) - 1; i >= 0; i--) {\n\t\tif (plla_table[i].freq_in == f_in && plla_table[i].freq_out == 3840000) {\n\t\t\tfor (j = ARRAY_SIZE(pllb_table) - 1; j >= 0; j--) {\n\t\t\t\tif (pllb_table[j].freq_in == 3840000 &&\n\t\t\t\t\tpllb_table[j].freq_out == f_out) {\n\t\t\t\t\tmemcpy(a, plla_table + i, sizeof(*a));\n\t\t\t\t\tmemcpy(b, pllb_table + j, sizeof(*b));\n\t\t\t\t\treturn USE_PLLAB;\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\t}\n\n\treturn -EINVAL;\n}\n\nstatic int rt5682s_set_component_pll(struct snd_soc_component *component,\n\t\tint pll_id, int source, unsigned int freq_in,\n\t\tunsigned int freq_out)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tstruct pll_calc_map a_map, b_map;\n\n\tif (source == rt5682s->pll_src[pll_id] && freq_in == rt5682s->pll_in[pll_id] &&\n\t    freq_out == rt5682s->pll_out[pll_id])\n\t\treturn 0;\n\n\tif (!freq_in || !freq_out) {\n\t\tdev_dbg(component->dev, \"PLL disabled\\n\");\n\t\trt5682s->pll_in[pll_id] = 0;\n\t\trt5682s->pll_out[pll_id] = 0;\n\t\tsnd_soc_component_update_bits(component, RT5682S_GLB_CLK,\n\t\t\tRT5682S_SCLK_SRC_MASK, RT5682S_CLK_SRC_MCLK << RT5682S_SCLK_SRC_SFT);\n\t\treturn 0;\n\t}\n\n\tswitch (source) {\n\tcase RT5682S_PLL_S_MCLK:\n\t\tsnd_soc_component_update_bits(component, RT5682S_GLB_CLK,\n\t\t\tRT5682S_PLL_SRC_MASK, RT5682S_PLL_SRC_MCLK);\n\t\tbreak;\n\tcase RT5682S_PLL_S_BCLK1:\n\t\tsnd_soc_component_update_bits(component, RT5682S_GLB_CLK,\n\t\t\tRT5682S_PLL_SRC_MASK, RT5682S_PLL_SRC_BCLK1);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(component->dev, \"Unknown PLL Source %d\\n\", source);\n\t\treturn -EINVAL;\n\t}\n\n\trt5682s->pll_comb = find_pll_inter_combination(freq_in, freq_out,\n\t\t\t\t\t\t\t&a_map, &b_map);\n\n\tif ((pll_id == RT5682S_PLL1 && rt5682s->pll_comb == USE_PLLA) ||\n\t    (pll_id == RT5682S_PLL2 && (rt5682s->pll_comb == USE_PLLB ||\n\t\t\t\t\trt5682s->pll_comb == USE_PLLAB))) {\n\t\tdev_dbg(component->dev,\n\t\t\t\"Supported freq conversion for PLL%d:(%d->%d): %d\\n\",\n\t\t\tpll_id + 1, freq_in, freq_out, rt5682s->pll_comb);\n\t} else {\n\t\tdev_err(component->dev,\n\t\t\t\"Unsupported freq conversion for PLL%d:(%d->%d): %d\\n\",\n\t\t\tpll_id + 1, freq_in, freq_out, rt5682s->pll_comb);\n\t\treturn -EINVAL;\n\t}\n\n\tif (rt5682s->pll_comb == USE_PLLA || rt5682s->pll_comb == USE_PLLAB) {\n\t\tdev_dbg(component->dev,\n\t\t\t\"PLLA: fin=%d fout=%d m_bp=%d k_bp=%d m=%d n=%d k=%d\\n\",\n\t\t\ta_map.freq_in, a_map.freq_out, a_map.m_bp, a_map.k_bp,\n\t\t\t(a_map.m_bp ? 0 : a_map.m), a_map.n, (a_map.k_bp ? 0 : a_map.k));\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_1,\n\t\t\tRT5682S_PLLA_N_MASK, a_map.n);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_2,\n\t\t\tRT5682S_PLLA_M_MASK | RT5682S_PLLA_K_MASK,\n\t\t\ta_map.m << RT5682S_PLLA_M_SFT | a_map.k);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_6,\n\t\t\tRT5682S_PLLA_M_BP_MASK | RT5682S_PLLA_K_BP_MASK,\n\t\t\ta_map.m_bp << RT5682S_PLLA_M_BP_SFT |\n\t\t\ta_map.k_bp << RT5682S_PLLA_K_BP_SFT);\n\t}\n\n\tif (rt5682s->pll_comb == USE_PLLB || rt5682s->pll_comb == USE_PLLAB) {\n\t\tdev_dbg(component->dev,\n\t\t\t\"PLLB: fin=%d fout=%d m_bp=%d k_bp=%d m=%d n=%d k=%d byp_ps=%d sel_ps=%d\\n\",\n\t\t\tb_map.freq_in, b_map.freq_out, b_map.m_bp, b_map.k_bp,\n\t\t\t(b_map.m_bp ? 0 : b_map.m), b_map.n, (b_map.k_bp ? 0 : b_map.k),\n\t\t\tb_map.byp_ps, b_map.sel_ps);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_3,\n\t\t\tRT5682S_PLLB_N_MASK, b_map.n);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_4,\n\t\t\tRT5682S_PLLB_M_MASK | RT5682S_PLLB_K_MASK,\n\t\t\tb_map.m << RT5682S_PLLB_M_SFT | b_map.k);\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_6,\n\t\t\tRT5682S_PLLB_SEL_PS_MASK | RT5682S_PLLB_BYP_PS_MASK |\n\t\t\tRT5682S_PLLB_M_BP_MASK | RT5682S_PLLB_K_BP_MASK,\n\t\t\tb_map.sel_ps << RT5682S_PLLB_SEL_PS_SFT |\n\t\t\tb_map.byp_ps << RT5682S_PLLB_BYP_PS_SFT |\n\t\t\tb_map.m_bp << RT5682S_PLLB_M_BP_SFT |\n\t\t\tb_map.k_bp << RT5682S_PLLB_K_BP_SFT);\n\t}\n\n\tif (rt5682s->pll_comb == USE_PLLB)\n\t\tsnd_soc_component_update_bits(component, RT5682S_PLL_CTRL_7,\n\t\t\tRT5682S_PLLB_SRC_MASK, RT5682S_PLLB_SRC_DFIN);\n\n\trt5682s->pll_in[pll_id] = freq_in;\n\trt5682s->pll_out[pll_id] = freq_out;\n\trt5682s->pll_src[pll_id] = source;\n\n\treturn 0;\n}\n\nstatic int rt5682s_set_bclk1_ratio(struct snd_soc_dai *dai,\n\t\tunsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\trt5682s->bclk[dai->id] = ratio;\n\n\tswitch (ratio) {\n\tcase 256:\n\t\tsnd_soc_component_update_bits(component, RT5682S_TDM_TCON_CTRL_1,\n\t\t\tRT5682S_TDM_BCLK_MS1_MASK, RT5682S_TDM_BCLK_MS1_256);\n\t\tbreak;\n\tcase 128:\n\t\tsnd_soc_component_update_bits(component, RT5682S_TDM_TCON_CTRL_1,\n\t\t\tRT5682S_TDM_BCLK_MS1_MASK, RT5682S_TDM_BCLK_MS1_128);\n\t\tbreak;\n\tcase 64:\n\t\tsnd_soc_component_update_bits(component, RT5682S_TDM_TCON_CTRL_1,\n\t\t\tRT5682S_TDM_BCLK_MS1_MASK, RT5682S_TDM_BCLK_MS1_64);\n\t\tbreak;\n\tcase 32:\n\t\tsnd_soc_component_update_bits(component, RT5682S_TDM_TCON_CTRL_1,\n\t\t\tRT5682S_TDM_BCLK_MS1_MASK, RT5682S_TDM_BCLK_MS1_32);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dai->dev, \"Invalid bclk1 ratio %d\\n\", ratio);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682s_set_bclk2_ratio(struct snd_soc_dai *dai, unsigned int ratio)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\trt5682s->bclk[dai->id] = ratio;\n\n\tswitch (ratio) {\n\tcase 64:\n\t\tsnd_soc_component_update_bits(component, RT5682S_ADDA_CLK_2,\n\t\t\tRT5682S_I2S2_BCLK_MS2_MASK, RT5682S_I2S2_BCLK_MS2_64);\n\t\tbreak;\n\tcase 32:\n\t\tsnd_soc_component_update_bits(component, RT5682S_ADDA_CLK_2,\n\t\t\tRT5682S_I2S2_BCLK_MS2_MASK, RT5682S_I2S2_BCLK_MS2_32);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(dai->dev, \"Invalid bclk2 ratio %d\\n\", ratio);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682s_set_bias_level(struct snd_soc_component *component,\n\t\tenum snd_soc_bias_level level)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tswitch (level) {\n\tcase SND_SOC_BIAS_PREPARE:\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_DIG_1,\n\t\t\tRT5682S_PWR_LDO, RT5682S_PWR_LDO);\n\t\tbreak;\n\tcase SND_SOC_BIAS_STANDBY:\n\t\tif (snd_soc_component_get_bias_level(component) == SND_SOC_BIAS_OFF)\n\t\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_DIG_1,\n\t\t\t\tRT5682S_DIG_GATE_CTRL, RT5682S_DIG_GATE_CTRL);\n\t\tbreak;\n\tcase SND_SOC_BIAS_OFF:\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_DIG_1, RT5682S_PWR_LDO, 0);\n\t\tif (!rt5682s->wclk_enabled)\n\t\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_DIG_1,\n\t\t\t\tRT5682S_DIG_GATE_CTRL, 0);\n\t\tbreak;\n\tcase SND_SOC_BIAS_ON:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n#ifdef CONFIG_COMMON_CLK\n#define CLK_PLL2_FIN 48000000\n#define CLK_48 48000\n#define CLK_44 44100\n\nstatic bool rt5682s_clk_check(struct rt5682s_priv *rt5682s)\n{\n\tif (!rt5682s->master[RT5682S_AIF1]) {\n\t\tdev_dbg(rt5682s->component->dev, \"dai clk fmt not set correctly\\n\");\n\t\treturn false;\n\t}\n\treturn true;\n}\n\nstatic int rt5682s_wclk_prepare(struct clk_hw *hw)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\tint ref, reg;\n\n\tif (!rt5682s_clk_check(rt5682s))\n\t\treturn -EINVAL;\n\n\tmutex_lock(&rt5682s->wclk_mutex);\n\n\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\tRT5682S_PWR_VREF2 | RT5682S_PWR_FV2 | RT5682S_PWR_MB,\n\t\tRT5682S_PWR_VREF2 | RT5682S_PWR_MB);\n\tusleep_range(15000, 20000);\n\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\tRT5682S_PWR_FV2, RT5682S_PWR_FV2);\n\n\t \n\tsnd_soc_component_update_bits(component, RT5682S_PWR_DIG_1,\n\t\tRT5682S_DIG_GATE_CTRL, RT5682S_DIG_GATE_CTRL);\n\trt5682s_set_i2s(rt5682s, RT5682S_AIF1, 1);\n\n\t \n\treg = RT5682S_PLL_TRACK_2;\n\tref = 256 * rt5682s->lrck[RT5682S_AIF1];\n\trt5682s_set_filter_clk(rt5682s, reg, ref);\n\trt5682s_set_pllb_power(rt5682s, 1);\n\n\trt5682s->wclk_enabled = 1;\n\n\tmutex_unlock(&rt5682s->wclk_mutex);\n\n\treturn 0;\n}\n\nstatic void rt5682s_wclk_unprepare(struct clk_hw *hw)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\n\tif (!rt5682s_clk_check(rt5682s))\n\t\treturn;\n\n\tmutex_lock(&rt5682s->wclk_mutex);\n\n\tif (!rt5682s->jack_type)\n\t\tsnd_soc_component_update_bits(component, RT5682S_PWR_ANLG_1,\n\t\t\tRT5682S_PWR_VREF2 | RT5682S_PWR_FV2 | RT5682S_PWR_MB, 0);\n\n\t \n\trt5682s_set_i2s(rt5682s, RT5682S_AIF1, 0);\n\tsnd_soc_component_update_bits(component, RT5682S_PWR_DIG_1,\n\t\tRT5682S_DIG_GATE_CTRL, 0);\n\n\t \n\trt5682s_set_pllb_power(rt5682s, 0);\n\n\trt5682s->wclk_enabled = 0;\n\n\tmutex_unlock(&rt5682s->wclk_mutex);\n}\n\nstatic unsigned long rt5682s_wclk_recalc_rate(struct clk_hw *hw,\n\t\t\t\t\t     unsigned long parent_rate)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\tconst char * const clk_name = clk_hw_get_name(hw);\n\n\tif (!rt5682s_clk_check(rt5682s))\n\t\treturn 0;\n\t \n\tif (rt5682s->lrck[RT5682S_AIF1] != CLK_48 &&\n\t    rt5682s->lrck[RT5682S_AIF1] != CLK_44) {\n\t\tdev_warn(component->dev, \"%s: clk %s only support %d or %d Hz output\\n\",\n\t\t\t__func__, clk_name, CLK_44, CLK_48);\n\t\treturn 0;\n\t}\n\n\treturn rt5682s->lrck[RT5682S_AIF1];\n}\n\nstatic long rt5682s_wclk_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t   unsigned long *parent_rate)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\tconst char * const clk_name = clk_hw_get_name(hw);\n\n\tif (!rt5682s_clk_check(rt5682s))\n\t\treturn -EINVAL;\n\t \n\tif (rate != CLK_48 && rate != CLK_44) {\n\t\tdev_warn(component->dev, \"%s: clk %s only support %d or %d Hz output\\n\",\n\t\t\t__func__, clk_name, CLK_44, CLK_48);\n\t\trate = CLK_48;\n\t}\n\n\treturn rate;\n}\n\nstatic int rt5682s_wclk_set_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\tunsigned long parent_rate)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_WCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\tstruct clk *parent_clk;\n\tconst char * const clk_name = clk_hw_get_name(hw);\n\tunsigned int clk_pll2_fout;\n\n\tif (!rt5682s_clk_check(rt5682s))\n\t\treturn -EINVAL;\n\n\t \n\tparent_clk = clk_get_parent(hw->clk);\n\tif (!parent_clk)\n\t\tdev_warn(component->dev,\n\t\t\t\"Parent mclk of wclk not acquired in driver. Please ensure mclk was provided as %d Hz.\\n\",\n\t\t\tCLK_PLL2_FIN);\n\n\tif (parent_rate != CLK_PLL2_FIN)\n\t\tdev_warn(component->dev, \"clk %s only support %d Hz input\\n\",\n\t\t\tclk_name, CLK_PLL2_FIN);\n\n\t \n\tclk_pll2_fout = rate * 512;\n\trt5682s_set_component_pll(component, RT5682S_PLL2, RT5682S_PLL_S_MCLK,\n\t\tCLK_PLL2_FIN, clk_pll2_fout);\n\n\trt5682s_set_component_sysclk(component, RT5682S_SCLK_S_PLL2, 0,\n\t\tclk_pll2_fout, SND_SOC_CLOCK_IN);\n\n\trt5682s->lrck[RT5682S_AIF1] = rate;\n\n\treturn 0;\n}\n\nstatic unsigned long rt5682s_bclk_recalc_rate(struct clk_hw *hw,\n\t\t\t\t\t     unsigned long parent_rate)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_BCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\tunsigned int bclks_per_wclk;\n\n\tbclks_per_wclk = snd_soc_component_read(component, RT5682S_TDM_TCON_CTRL_1);\n\n\tswitch (bclks_per_wclk & RT5682S_TDM_BCLK_MS1_MASK) {\n\tcase RT5682S_TDM_BCLK_MS1_256:\n\t\treturn parent_rate * 256;\n\tcase RT5682S_TDM_BCLK_MS1_128:\n\t\treturn parent_rate * 128;\n\tcase RT5682S_TDM_BCLK_MS1_64:\n\t\treturn parent_rate * 64;\n\tcase RT5682S_TDM_BCLK_MS1_32:\n\t\treturn parent_rate * 32;\n\tdefault:\n\t\treturn 0;\n\t}\n}\n\nstatic unsigned long rt5682s_bclk_get_factor(unsigned long rate,\n\t\t\t\t\t    unsigned long parent_rate)\n{\n\tunsigned long factor;\n\n\tfactor = rate / parent_rate;\n\tif (factor < 64)\n\t\treturn 32;\n\telse if (factor < 128)\n\t\treturn 64;\n\telse if (factor < 256)\n\t\treturn 128;\n\telse\n\t\treturn 256;\n}\n\nstatic long rt5682s_bclk_round_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\t   unsigned long *parent_rate)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_BCLK_IDX]);\n\tunsigned long factor;\n\n\tif (!*parent_rate || !rt5682s_clk_check(rt5682s))\n\t\treturn -EINVAL;\n\n\t \n\tfactor = rt5682s_bclk_get_factor(rate, *parent_rate);\n\n\treturn *parent_rate * factor;\n}\n\nstatic int rt5682s_bclk_set_rate(struct clk_hw *hw, unsigned long rate,\n\t\t\t\tunsigned long parent_rate)\n{\n\tstruct rt5682s_priv *rt5682s =\n\t\tcontainer_of(hw, struct rt5682s_priv, dai_clks_hw[RT5682S_DAI_BCLK_IDX]);\n\tstruct snd_soc_component *component = rt5682s->component;\n\tstruct snd_soc_dai *dai;\n\tunsigned long factor;\n\n\tif (!rt5682s_clk_check(rt5682s))\n\t\treturn -EINVAL;\n\n\tfactor = rt5682s_bclk_get_factor(rate, parent_rate);\n\n\tfor_each_component_dais(component, dai)\n\t\tif (dai->id == RT5682S_AIF1)\n\t\t\treturn rt5682s_set_bclk1_ratio(dai, factor);\n\n\tdev_err(component->dev, \"dai %d not found in component\\n\",\n\t\tRT5682S_AIF1);\n\treturn -ENODEV;\n}\n\nstatic const struct clk_ops rt5682s_dai_clk_ops[RT5682S_DAI_NUM_CLKS] = {\n\t[RT5682S_DAI_WCLK_IDX] = {\n\t\t.prepare = rt5682s_wclk_prepare,\n\t\t.unprepare = rt5682s_wclk_unprepare,\n\t\t.recalc_rate = rt5682s_wclk_recalc_rate,\n\t\t.round_rate = rt5682s_wclk_round_rate,\n\t\t.set_rate = rt5682s_wclk_set_rate,\n\t},\n\t[RT5682S_DAI_BCLK_IDX] = {\n\t\t.recalc_rate = rt5682s_bclk_recalc_rate,\n\t\t.round_rate = rt5682s_bclk_round_rate,\n\t\t.set_rate = rt5682s_bclk_set_rate,\n\t},\n};\n\nstatic int rt5682s_register_dai_clks(struct snd_soc_component *component)\n{\n\tstruct device *dev = component->dev;\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tstruct rt5682s_platform_data *pdata = &rt5682s->pdata;\n\tstruct clk_hw *dai_clk_hw;\n\tint i, ret;\n\n\tfor (i = 0; i < RT5682S_DAI_NUM_CLKS; ++i) {\n\t\tstruct clk_init_data init = { };\n\t\tstruct clk_parent_data parent_data;\n\t\tconst struct clk_hw *parent;\n\n\t\tdai_clk_hw = &rt5682s->dai_clks_hw[i];\n\n\t\tswitch (i) {\n\t\tcase RT5682S_DAI_WCLK_IDX:\n\t\t\t \n\t\t\tif (rt5682s->mclk) {\n\t\t\t\tparent_data = (struct clk_parent_data){\n\t\t\t\t\t.fw_name = \"mclk\",\n\t\t\t\t};\n\t\t\t\tinit.parent_data = &parent_data;\n\t\t\t\tinit.num_parents = 1;\n\t\t\t}\n\t\t\tbreak;\n\t\tcase RT5682S_DAI_BCLK_IDX:\n\t\t\t \n\t\t\tparent = &rt5682s->dai_clks_hw[RT5682S_DAI_WCLK_IDX];\n\t\t\tinit.parent_hws = &parent;\n\t\t\tinit.num_parents = 1;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_err(dev, \"Invalid clock index\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tinit.name = pdata->dai_clk_names[i];\n\t\tinit.ops = &rt5682s_dai_clk_ops[i];\n\t\tinit.flags = CLK_GET_RATE_NOCACHE | CLK_SET_RATE_GATE;\n\t\tdai_clk_hw->init = &init;\n\n\t\tret = devm_clk_hw_register(dev, dai_clk_hw);\n\t\tif (ret) {\n\t\t\tdev_warn(dev, \"Failed to register %s: %d\\n\", init.name, ret);\n\t\t\treturn ret;\n\t\t}\n\n\t\tif (dev->of_node) {\n\t\t\tdevm_of_clk_add_hw_provider(dev, of_clk_hw_simple_get, dai_clk_hw);\n\t\t} else {\n\t\t\tret = devm_clk_hw_register_clkdev(dev, dai_clk_hw,\n\t\t\t\t\t\t\t  init.name, dev_name(dev));\n\t\t\tif (ret)\n\t\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int rt5682s_dai_probe_clks(struct snd_soc_component *component)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\tint ret;\n\n\t \n\trt5682s->mclk = devm_clk_get_optional(component->dev, \"mclk\");\n\tif (IS_ERR(rt5682s->mclk))\n\t\treturn PTR_ERR(rt5682s->mclk);\n\n\t \n\tret = rt5682s_register_dai_clks(component);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\trt5682s->lrck[RT5682S_AIF1] = CLK_48;\n\n\treturn 0;\n}\n#else\nstatic inline int rt5682s_dai_probe_clks(struct snd_soc_component *component)\n{\n\treturn 0;\n}\n#endif  \n\nstatic int rt5682s_probe(struct snd_soc_component *component)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\trt5682s->component = component;\n\n\treturn rt5682s_dai_probe_clks(component);\n}\n\nstatic void rt5682s_remove(struct snd_soc_component *component)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\trt5682s_reset(rt5682s);\n}\n\n#ifdef CONFIG_PM\nstatic int rt5682s_suspend(struct snd_soc_component *component)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tif (rt5682s->irq)\n\t\tdisable_irq(rt5682s->irq);\n\n\tcancel_delayed_work_sync(&rt5682s->jack_detect_work);\n\tcancel_delayed_work_sync(&rt5682s->jd_check_work);\n\n\tif (rt5682s->hs_jack)\n\t\trt5682s->jack_type = rt5682s_headset_detect(component, 0);\n\n\tregcache_cache_only(rt5682s->regmap, true);\n\tregcache_mark_dirty(rt5682s->regmap);\n\n\treturn 0;\n}\n\nstatic int rt5682s_resume(struct snd_soc_component *component)\n{\n\tstruct rt5682s_priv *rt5682s = snd_soc_component_get_drvdata(component);\n\n\tregcache_cache_only(rt5682s->regmap, false);\n\tregcache_sync(rt5682s->regmap);\n\n\tif (rt5682s->hs_jack) {\n\t\tmod_delayed_work(system_power_efficient_wq,\n\t\t\t&rt5682s->jack_detect_work, msecs_to_jiffies(0));\n\t}\n\n\tif (rt5682s->irq)\n\t\tenable_irq(rt5682s->irq);\n\n\treturn 0;\n}\n#else\n#define rt5682s_suspend NULL\n#define rt5682s_resume NULL\n#endif\n\nstatic const struct snd_soc_dai_ops rt5682s_aif1_dai_ops = {\n\t.hw_params = rt5682s_hw_params,\n\t.set_fmt = rt5682s_set_dai_fmt,\n\t.set_tdm_slot = rt5682s_set_tdm_slot,\n\t.set_bclk_ratio = rt5682s_set_bclk1_ratio,\n};\n\nstatic const struct snd_soc_dai_ops rt5682s_aif2_dai_ops = {\n\t.hw_params = rt5682s_hw_params,\n\t.set_fmt = rt5682s_set_dai_fmt,\n\t.set_bclk_ratio = rt5682s_set_bclk2_ratio,\n};\n\nstatic const struct snd_soc_component_driver rt5682s_soc_component_dev = {\n\t.probe = rt5682s_probe,\n\t.remove = rt5682s_remove,\n\t.suspend = rt5682s_suspend,\n\t.resume = rt5682s_resume,\n\t.set_bias_level = rt5682s_set_bias_level,\n\t.controls = rt5682s_snd_controls,\n\t.num_controls = ARRAY_SIZE(rt5682s_snd_controls),\n\t.dapm_widgets = rt5682s_dapm_widgets,\n\t.num_dapm_widgets = ARRAY_SIZE(rt5682s_dapm_widgets),\n\t.dapm_routes = rt5682s_dapm_routes,\n\t.num_dapm_routes = ARRAY_SIZE(rt5682s_dapm_routes),\n\t.set_sysclk = rt5682s_set_component_sysclk,\n\t.set_pll = rt5682s_set_component_pll,\n\t.set_jack = rt5682s_set_jack_detect,\n\t.use_pmdown_time\t= 1,\n\t.endianness\t\t= 1,\n};\n\nstatic int rt5682s_parse_dt(struct rt5682s_priv *rt5682s, struct device *dev)\n{\n\tdevice_property_read_u32(dev, \"realtek,dmic1-data-pin\",\n\t\t&rt5682s->pdata.dmic1_data_pin);\n\tdevice_property_read_u32(dev, \"realtek,dmic1-clk-pin\",\n\t\t&rt5682s->pdata.dmic1_clk_pin);\n\tdevice_property_read_u32(dev, \"realtek,jd-src\",\n\t\t&rt5682s->pdata.jd_src);\n\tdevice_property_read_u32(dev, \"realtek,dmic-clk-rate-hz\",\n\t\t&rt5682s->pdata.dmic_clk_rate);\n\tdevice_property_read_u32(dev, \"realtek,dmic-delay-ms\",\n\t\t&rt5682s->pdata.dmic_delay);\n\tdevice_property_read_u32(dev, \"realtek,amic-delay-ms\",\n\t\t&rt5682s->pdata.amic_delay);\n\n\tif (device_property_read_string_array(dev, \"clock-output-names\",\n\t\t\t\t\t      rt5682s->pdata.dai_clk_names,\n\t\t\t\t\t      RT5682S_DAI_NUM_CLKS) < 0)\n\t\tdev_warn(dev, \"Using default DAI clk names: %s, %s\\n\",\n\t\t\t rt5682s->pdata.dai_clk_names[RT5682S_DAI_WCLK_IDX],\n\t\t\t rt5682s->pdata.dai_clk_names[RT5682S_DAI_BCLK_IDX]);\n\n\trt5682s->pdata.dmic_clk_driving_high = device_property_read_bool(dev,\n\t\t\"realtek,dmic-clk-driving-high\");\n\n\treturn 0;\n}\n\nstatic void rt5682s_calibrate(struct rt5682s_priv *rt5682s)\n{\n\tunsigned int count, value;\n\n\tmutex_lock(&rt5682s->calibrate_mutex);\n\n\tregmap_write(rt5682s->regmap, RT5682S_PWR_ANLG_1, 0xaa80);\n\tusleep_range(15000, 20000);\n\tregmap_write(rt5682s->regmap, RT5682S_PWR_ANLG_1, 0xfa80);\n\tregmap_write(rt5682s->regmap, RT5682S_PWR_DIG_1, 0x01c0);\n\tregmap_write(rt5682s->regmap, RT5682S_MICBIAS_2, 0x0380);\n\tregmap_write(rt5682s->regmap, RT5682S_GLB_CLK, 0x8000);\n\tregmap_write(rt5682s->regmap, RT5682S_ADDA_CLK_1, 0x1001);\n\tregmap_write(rt5682s->regmap, RT5682S_CHOP_DAC_2, 0x3030);\n\tregmap_write(rt5682s->regmap, RT5682S_CHOP_ADC, 0xb000);\n\tregmap_write(rt5682s->regmap, RT5682S_STO1_ADC_MIXER, 0x686c);\n\tregmap_write(rt5682s->regmap, RT5682S_CAL_REC, 0x5151);\n\tregmap_write(rt5682s->regmap, RT5682S_HP_CALIB_CTRL_2, 0x0321);\n\tregmap_write(rt5682s->regmap, RT5682S_HP_LOGIC_CTRL_2, 0x0004);\n\tregmap_write(rt5682s->regmap, RT5682S_HP_CALIB_CTRL_1, 0x7c00);\n\tregmap_write(rt5682s->regmap, RT5682S_HP_CALIB_CTRL_1, 0xfc00);\n\n\tfor (count = 0; count < 60; count++) {\n\t\tregmap_read(rt5682s->regmap, RT5682S_HP_CALIB_ST_1, &value);\n\t\tif (!(value & 0x8000))\n\t\t\tbreak;\n\n\t\tusleep_range(10000, 10005);\n\t}\n\n\tif (count >= 60)\n\t\tdev_err(rt5682s->component->dev, \"HP Calibration Failure\\n\");\n\n\t \n\tregmap_write(rt5682s->regmap, RT5682S_MICBIAS_2, 0x0180);\n\tregmap_write(rt5682s->regmap, RT5682S_CAL_REC, 0x5858);\n\tregmap_write(rt5682s->regmap, RT5682S_STO1_ADC_MIXER, 0xc0c4);\n\tregmap_write(rt5682s->regmap, RT5682S_HP_CALIB_CTRL_2, 0x0320);\n\tregmap_write(rt5682s->regmap, RT5682S_PWR_DIG_1, 0x00c0);\n\tregmap_write(rt5682s->regmap, RT5682S_PWR_ANLG_1, 0x0800);\n\tregmap_write(rt5682s->regmap, RT5682S_GLB_CLK, 0x0000);\n\n\tmutex_unlock(&rt5682s->calibrate_mutex);\n}\n\nstatic const struct regmap_config rt5682s_regmap = {\n\t.reg_bits = 16,\n\t.val_bits = 16,\n\t.max_register = RT5682S_MAX_REG,\n\t.volatile_reg = rt5682s_volatile_register,\n\t.readable_reg = rt5682s_readable_register,\n\t.cache_type = REGCACHE_MAPLE,\n\t.reg_defaults = rt5682s_reg,\n\t.num_reg_defaults = ARRAY_SIZE(rt5682s_reg),\n\t.use_single_read = true,\n\t.use_single_write = true,\n};\n\nstatic struct snd_soc_dai_driver rt5682s_dai[] = {\n\t{\n\t\t.name = \"rt5682s-aif1\",\n\t\t.id = RT5682S_AIF1,\n\t\t.playback = {\n\t\t\t.stream_name = \"AIF1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5682S_STEREO_RATES,\n\t\t\t.formats = RT5682S_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF1 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5682S_STEREO_RATES,\n\t\t\t.formats = RT5682S_FORMATS,\n\t\t},\n\t\t.ops = &rt5682s_aif1_dai_ops,\n\t},\n\t{\n\t\t.name = \"rt5682s-aif2\",\n\t\t.id = RT5682S_AIF2,\n\t\t.capture = {\n\t\t\t.stream_name = \"AIF2 Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT5682S_STEREO_RATES,\n\t\t\t.formats = RT5682S_FORMATS,\n\t\t},\n\t\t.ops = &rt5682s_aif2_dai_ops,\n\t},\n};\n\nstatic void rt5682s_i2c_disable_regulators(void *data)\n{\n\tstruct rt5682s_priv *rt5682s = data;\n\tstruct device *dev = regmap_get_device(rt5682s->regmap);\n\tint ret;\n\n\tret = regulator_disable(rt5682s->supplies[RT5682S_SUPPLY_AVDD].consumer);\n\tif (ret)\n\t\tdev_err(dev, \"Failed to disable supply AVDD: %d\\n\", ret);\n\n\tret = regulator_disable(rt5682s->supplies[RT5682S_SUPPLY_DBVDD].consumer);\n\tif (ret)\n\t\tdev_err(dev, \"Failed to disable supply DBVDD: %d\\n\", ret);\n\n\tret = regulator_disable(rt5682s->supplies[RT5682S_SUPPLY_LDO1_IN].consumer);\n\tif (ret)\n\t\tdev_err(dev, \"Failed to disable supply LDO1-IN: %d\\n\", ret);\n\n\tusleep_range(1000, 1500);\n\n\tret = regulator_disable(rt5682s->supplies[RT5682S_SUPPLY_MICVDD].consumer);\n\tif (ret)\n\t\tdev_err(dev, \"Failed to disable supply MICVDD: %d\\n\", ret);\n}\n\nstatic int rt5682s_i2c_probe(struct i2c_client *i2c)\n{\n\tstruct rt5682s_platform_data *pdata = dev_get_platdata(&i2c->dev);\n\tstruct rt5682s_priv *rt5682s;\n\tint i, ret;\n\tunsigned int val;\n\n\trt5682s = devm_kzalloc(&i2c->dev, sizeof(struct rt5682s_priv), GFP_KERNEL);\n\tif (!rt5682s)\n\t\treturn -ENOMEM;\n\n\ti2c_set_clientdata(i2c, rt5682s);\n\n\trt5682s->pdata = i2s_default_platform_data;\n\n\tif (pdata)\n\t\trt5682s->pdata = *pdata;\n\telse\n\t\trt5682s_parse_dt(rt5682s, &i2c->dev);\n\n\trt5682s->regmap = devm_regmap_init_i2c(i2c, &rt5682s_regmap);\n\tif (IS_ERR(rt5682s->regmap)) {\n\t\tret = PTR_ERR(rt5682s->regmap);\n\t\tdev_err(&i2c->dev, \"Failed to allocate register map: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(rt5682s->supplies); i++)\n\t\trt5682s->supplies[i].supply = rt5682s_supply_names[i];\n\n\tret = devm_regulator_bulk_get(&i2c->dev,\n\t\t\tARRAY_SIZE(rt5682s->supplies), rt5682s->supplies);\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to request supplies: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = devm_add_action_or_reset(&i2c->dev, rt5682s_i2c_disable_regulators, rt5682s);\n\tif (ret)\n\t\treturn ret;\n\n\tret = regulator_enable(rt5682s->supplies[RT5682S_SUPPLY_MICVDD].consumer);\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to enable supply MICVDD: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\tusleep_range(1000, 1500);\n\n\tret = regulator_enable(rt5682s->supplies[RT5682S_SUPPLY_AVDD].consumer);\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to enable supply AVDD: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = regulator_enable(rt5682s->supplies[RT5682S_SUPPLY_DBVDD].consumer);\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to enable supply DBVDD: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\tret = regulator_enable(rt5682s->supplies[RT5682S_SUPPLY_LDO1_IN].consumer);\n\tif (ret) {\n\t\tdev_err(&i2c->dev, \"Failed to enable supply LDO1-IN: %d\\n\", ret);\n\t\treturn ret;\n\t}\n\n\trt5682s->ldo1_en = devm_gpiod_get_optional(&i2c->dev,\n\t\t\t\t\t\t   \"realtek,ldo1-en\",\n\t\t\t\t\t\t   GPIOD_OUT_HIGH);\n\tif (IS_ERR(rt5682s->ldo1_en)) {\n\t\tdev_err(&i2c->dev, \"Fail gpio request ldo1_en\\n\");\n\t\treturn PTR_ERR(rt5682s->ldo1_en);\n\t}\n\n\t \n\tusleep_range(50000, 55000);\n\n\tregmap_read(rt5682s->regmap, RT5682S_DEVICE_ID, &val);\n\tif (val != DEVICE_ID) {\n\t\tdev_err(&i2c->dev, \"Device with ID register %x is not rt5682s\\n\", val);\n\t\treturn -ENODEV;\n\t}\n\n\trt5682s_reset(rt5682s);\n\trt5682s_apply_patch_list(rt5682s, &i2c->dev);\n\n\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_DIG_2,\n\t\tRT5682S_DLDO_I_LIMIT_MASK, RT5682S_DLDO_I_LIMIT_DIS);\n\tusleep_range(20000, 25000);\n\n\tmutex_init(&rt5682s->calibrate_mutex);\n\tmutex_init(&rt5682s->sar_mutex);\n\tmutex_init(&rt5682s->wclk_mutex);\n\trt5682s_calibrate(rt5682s);\n\n\tregmap_update_bits(rt5682s->regmap, RT5682S_MICBIAS_2,\n\t\tRT5682S_PWR_CLK25M_MASK | RT5682S_PWR_CLK1M_MASK,\n\t\tRT5682S_PWR_CLK25M_PD | RT5682S_PWR_CLK1M_PU);\n\tregmap_update_bits(rt5682s->regmap, RT5682S_PWR_ANLG_1,\n\t\tRT5682S_PWR_BG, RT5682S_PWR_BG);\n\tregmap_update_bits(rt5682s->regmap, RT5682S_HP_LOGIC_CTRL_2,\n\t\tRT5682S_HP_SIG_SRC_MASK, RT5682S_HP_SIG_SRC_1BIT_CTL);\n\tregmap_update_bits(rt5682s->regmap, RT5682S_HP_CHARGE_PUMP_2,\n\t\tRT5682S_PM_HP_MASK, RT5682S_PM_HP_HV);\n\tregmap_update_bits(rt5682s->regmap, RT5682S_HP_AMP_DET_CTL_1,\n\t\tRT5682S_CP_SW_SIZE_MASK, RT5682S_CP_SW_SIZE_M);\n\n\t \n\tswitch (rt5682s->pdata.dmic1_data_pin) {\n\tcase RT5682S_DMIC1_DATA_NULL:\n\t\tbreak;\n\tcase RT5682S_DMIC1_DATA_GPIO2:  \n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_DMIC_CTRL_1,\n\t\t\tRT5682S_DMIC_1_DP_MASK, RT5682S_DMIC_1_DP_GPIO2);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_GPIO_CTRL_1,\n\t\t\tRT5682S_GP2_PIN_MASK, RT5682S_GP2_PIN_DMIC_SDA);\n\t\tbreak;\n\tcase RT5682S_DMIC1_DATA_GPIO5:  \n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_DMIC_CTRL_1,\n\t\t\tRT5682S_DMIC_1_DP_MASK, RT5682S_DMIC_1_DP_GPIO5);\n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_GPIO_CTRL_1,\n\t\t\tRT5682S_GP5_PIN_MASK, RT5682S_GP5_PIN_DMIC_SDA);\n\t\tbreak;\n\tdefault:\n\t\tdev_warn(&i2c->dev, \"invalid DMIC_DAT pin\\n\");\n\t\tbreak;\n\t}\n\n\t \n\tswitch (rt5682s->pdata.dmic1_clk_pin) {\n\tcase RT5682S_DMIC1_CLK_NULL:\n\t\tbreak;\n\tcase RT5682S_DMIC1_CLK_GPIO1:  \n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_GPIO_CTRL_1,\n\t\t\tRT5682S_GP1_PIN_MASK, RT5682S_GP1_PIN_DMIC_CLK);\n\t\tbreak;\n\tcase RT5682S_DMIC1_CLK_GPIO3:  \n\t\tregmap_update_bits(rt5682s->regmap, RT5682S_GPIO_CTRL_1,\n\t\t\tRT5682S_GP3_PIN_MASK, RT5682S_GP3_PIN_DMIC_CLK);\n\t\tif (rt5682s->pdata.dmic_clk_driving_high)\n\t\t\tregmap_update_bits(rt5682s->regmap, RT5682S_PAD_DRIVING_CTRL,\n\t\t\t\tRT5682S_PAD_DRV_GP3_MASK, RT5682S_PAD_DRV_GP3_HIGH);\n\t\tbreak;\n\tdefault:\n\t\tdev_warn(&i2c->dev, \"invalid DMIC_CLK pin\\n\");\n\t\tbreak;\n\t}\n\n\tINIT_DELAYED_WORK(&rt5682s->jack_detect_work, rt5682s_jack_detect_handler);\n\tINIT_DELAYED_WORK(&rt5682s->jd_check_work, rt5682s_jd_check_handler);\n\n\tif (i2c->irq) {\n\t\tret = devm_request_threaded_irq(&i2c->dev, i2c->irq, NULL, rt5682s_irq,\n\t\t\tIRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING | IRQF_ONESHOT,\n\t\t\t\"rt5682s\", rt5682s);\n\t\tif (!ret)\n\t\t\trt5682s->irq = i2c->irq;\n\t\telse\n\t\t\tdev_err(&i2c->dev, \"Failed to reguest IRQ: %d\\n\", ret);\n\t}\n\n\treturn devm_snd_soc_register_component(&i2c->dev, &rt5682s_soc_component_dev,\n\t\t\trt5682s_dai, ARRAY_SIZE(rt5682s_dai));\n}\n\nstatic void rt5682s_i2c_shutdown(struct i2c_client *client)\n{\n\tstruct rt5682s_priv *rt5682s = i2c_get_clientdata(client);\n\n\tdisable_irq(client->irq);\n\tcancel_delayed_work_sync(&rt5682s->jack_detect_work);\n\tcancel_delayed_work_sync(&rt5682s->jd_check_work);\n\n\trt5682s_reset(rt5682s);\n}\n\nstatic void rt5682s_i2c_remove(struct i2c_client *client)\n{\n\trt5682s_i2c_shutdown(client);\n}\n\nstatic const struct of_device_id rt5682s_of_match[] = {\n\t{.compatible = \"realtek,rt5682s\"},\n\t{},\n};\nMODULE_DEVICE_TABLE(of, rt5682s_of_match);\n\nstatic const struct acpi_device_id rt5682s_acpi_match[] = {\n\t{\"RTL5682\", 0,},\n\t{},\n};\nMODULE_DEVICE_TABLE(acpi, rt5682s_acpi_match);\n\nstatic const struct i2c_device_id rt5682s_i2c_id[] = {\n\t{\"rt5682s\", 0},\n\t{}\n};\nMODULE_DEVICE_TABLE(i2c, rt5682s_i2c_id);\n\nstatic struct i2c_driver rt5682s_i2c_driver = {\n\t.driver = {\n\t\t.name = \"rt5682s\",\n\t\t.of_match_table = rt5682s_of_match,\n\t\t.acpi_match_table = rt5682s_acpi_match,\n\t\t.probe_type = PROBE_PREFER_ASYNCHRONOUS,\n\t},\n\t.probe = rt5682s_i2c_probe,\n\t.remove = rt5682s_i2c_remove,\n\t.shutdown = rt5682s_i2c_shutdown,\n\t.id_table = rt5682s_i2c_id,\n};\nmodule_i2c_driver(rt5682s_i2c_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT5682I-VS driver\");\nMODULE_AUTHOR(\"Derek Fang <derek.fang@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}