{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555697915197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555697915204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 14:18:34 2019 " "Processing started: Fri Apr 19 14:18:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555697915204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555697915204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555697915206 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555697917390 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 sobel.v(2152) " "Verilog HDL Declaration information at sobel.v(2152): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1555697956542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel.v 10 10 " "Found 10 design units, including 10 entities, in source file sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_dual_port " "Found entity 3: ram_dual_port" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_dual_port " "Found entity 4: rom_dual_port" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "5 ML605 " "Found entity 5: ML605" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1989 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "6 de4 " "Found entity 6: de4" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2 " "Found entity 7: de2" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "8 circuit_start_control " "Found entity 8: circuit_start_control" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_digits " "Found entity 9: hex_digits" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2256 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_tb " "Found entity 10: main_tb" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 2288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555697956551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x sobel.v(40) " "Verilog HDL Implicit Net warning at sobel.v(40): created implicit net for \"clk2x\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555697956560 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower sobel.v(41) " "Verilog HDL Implicit Net warning at sobel.v(41): created implicit net for \"clk1x_follower\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555697956560 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_controller_waitrequest sobel.v(46) " "Verilog HDL Implicit Net warning at sobel.v(46): created implicit net for \"memory_controller_waitrequest\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555697956560 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555697957197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "sobel.v" "main_inst" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697957253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_1_reg sobel.v(105) " "Verilog HDL or VHDL warning at sobel.v(105): object \"main_preheaderi_1_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957282 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_2_reg sobel.v(107) " "Verilog HDL or VHDL warning at sobel.v(107): object \"main_preheaderi_2_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957284 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_4_reg sobel.v(111) " "Verilog HDL or VHDL warning at sobel.v(111): object \"main_preheaderi_4_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957286 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_8_reg sobel.v(121) " "Verilog HDL or VHDL warning at sobel.v(121): object \"main_preheaderi_8_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957287 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_9_reg sobel.v(123) " "Verilog HDL or VHDL warning at sobel.v(123): object \"main_preheaderi_9_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957289 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_10_reg sobel.v(125) " "Verilog HDL or VHDL warning at sobel.v(125): object \"main_preheaderi_10_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957290 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_11_reg sobel.v(127) " "Verilog HDL or VHDL warning at sobel.v(127): object \"main_preheaderi_11_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957291 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_12_reg sobel.v(129) " "Verilog HDL or VHDL warning at sobel.v(129): object \"main_preheaderi_12_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957292 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_13_reg sobel.v(131) " "Verilog HDL or VHDL warning at sobel.v(131): object \"main_preheaderi_13_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957293 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_14_reg sobel.v(133) " "Verilog HDL or VHDL warning at sobel.v(133): object \"main_preheaderi_14_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957294 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_17_reg sobel.v(139) " "Verilog HDL or VHDL warning at sobel.v(139): object \"main_preheaderi_17_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957296 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_18_reg sobel.v(141) " "Verilog HDL or VHDL warning at sobel.v(141): object \"main_preheaderi_18_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957297 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_22_reg sobel.v(149) " "Verilog HDL or VHDL warning at sobel.v(149): object \"main_preheaderi_22_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957298 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_23_reg sobel.v(151) " "Verilog HDL or VHDL warning at sobel.v(151): object \"main_preheaderi_23_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957300 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_24_reg sobel.v(153) " "Verilog HDL or VHDL warning at sobel.v(153): object \"main_preheaderi_24_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957301 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_25_reg sobel.v(155) " "Verilog HDL or VHDL warning at sobel.v(155): object \"main_preheaderi_25_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957302 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_26_reg sobel.v(157) " "Verilog HDL or VHDL warning at sobel.v(157): object \"main_preheaderi_26_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957304 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_27_reg sobel.v(159) " "Verilog HDL or VHDL warning at sobel.v(159): object \"main_preheaderi_27_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957304 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_28_reg sobel.v(161) " "Verilog HDL or VHDL warning at sobel.v(161): object \"main_preheaderi_28_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957305 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_30_reg sobel.v(165) " "Verilog HDL or VHDL warning at sobel.v(165): object \"main_preheaderi_30_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957307 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_33_reg sobel.v(171) " "Verilog HDL or VHDL warning at sobel.v(171): object \"main_preheaderi_33_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957308 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_34_reg sobel.v(173) " "Verilog HDL or VHDL warning at sobel.v(173): object \"main_preheaderi_34_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957309 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_38_reg sobel.v(181) " "Verilog HDL or VHDL warning at sobel.v(181): object \"main_preheaderi_38_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957311 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_39_reg sobel.v(183) " "Verilog HDL or VHDL warning at sobel.v(183): object \"main_preheaderi_39_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957312 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_40_reg sobel.v(185) " "Verilog HDL or VHDL warning at sobel.v(185): object \"main_preheaderi_40_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957313 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_41_reg sobel.v(187) " "Verilog HDL or VHDL warning at sobel.v(187): object \"main_preheaderi_41_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957314 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_43_reg sobel.v(191) " "Verilog HDL or VHDL warning at sobel.v(191): object \"main_preheaderi_43_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957316 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_44_reg sobel.v(193) " "Verilog HDL or VHDL warning at sobel.v(193): object \"main_preheaderi_44_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957317 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_45_reg sobel.v(195) " "Verilog HDL or VHDL warning at sobel.v(195): object \"main_preheaderi_45_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957318 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_46_reg sobel.v(197) " "Verilog HDL or VHDL warning at sobel.v(197): object \"main_preheaderi_46_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957319 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_47_reg sobel.v(199) " "Verilog HDL or VHDL warning at sobel.v(199): object \"main_preheaderi_47_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957320 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_48_reg sobel.v(201) " "Verilog HDL or VHDL warning at sobel.v(201): object \"main_preheaderi_48_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957321 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_49_reg sobel.v(203) " "Verilog HDL or VHDL warning at sobel.v(203): object \"main_preheaderi_49_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957322 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_50_reg sobel.v(205) " "Verilog HDL or VHDL warning at sobel.v(205): object \"main_preheaderi_50_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957323 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_51_reg sobel.v(207) " "Verilog HDL or VHDL warning at sobel.v(207): object \"main_preheaderi_51_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957324 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_52_reg sobel.v(209) " "Verilog HDL or VHDL warning at sobel.v(209): object \"main_preheaderi_52_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957326 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_53_reg sobel.v(211) " "Verilog HDL or VHDL warning at sobel.v(211): object \"main_preheaderi_53_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957327 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_56_reg sobel.v(217) " "Verilog HDL or VHDL warning at sobel.v(217): object \"main_preheaderi_56_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957328 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderpreheader_crit_edgei_indvarnext8_reg sobel.v(223) " "Verilog HDL or VHDL warning at sobel.v(223): object \"main_preheaderpreheader_crit_edgei_indvarnext8_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957330 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_scevgep4_reg sobel.v(237) " "Verilog HDL or VHDL warning at sobel.v(237): object \"main_59_scevgep4_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957332 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_scevgep_reg sobel.v(239) " "Verilog HDL or VHDL warning at sobel.v(239): object \"main_59_scevgep_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957334 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_61_reg sobel.v(241) " "Verilog HDL or VHDL warning at sobel.v(241): object \"main_59_61_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957335 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_62_reg sobel.v(243) " "Verilog HDL or VHDL warning at sobel.v(243): object \"main_59_62_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957336 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_not_reg sobel.v(245) " "Verilog HDL or VHDL warning at sobel.v(245): object \"main_59_not_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957337 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_59_63_reg sobel.v(247) " "Verilog HDL or VHDL warning at sobel.v(247): object \"main_59_63_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957338 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_64_indvarnext3_reg sobel.v(255) " "Verilog HDL or VHDL warning at sobel.v(255): object \"main_64_indvarnext3_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957339 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_64_exitcond_reg sobel.v(257) " "Verilog HDL or VHDL warning at sobel.v(257): object \"main_64_exitcond_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957340 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_65_66_reg sobel.v(259) " "Verilog HDL or VHDL warning at sobel.v(259): object \"main_65_66_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957341 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_input_write_enable_a sobel.v(261) " "Verilog HDL or VHDL warning at sobel.v(261): object \"elaine_512_input_write_enable_a\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957342 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_input_write_enable_b sobel.v(265) " "Verilog HDL or VHDL warning at sobel.v(265): object \"elaine_512_input_write_enable_b\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957343 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_golden_output_write_enable_a sobel.v(269) " "Verilog HDL or VHDL warning at sobel.v(269): object \"elaine_512_golden_output_write_enable_a\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555697957344 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1606) " "Verilog HDL assignment warning at sobel.v(1606): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957652 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1611) " "Verilog HDL assignment warning at sobel.v(1611): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957659 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1616) " "Verilog HDL assignment warning at sobel.v(1616): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957661 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1621) " "Verilog HDL assignment warning at sobel.v(1621): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957663 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1652) " "Verilog HDL assignment warning at sobel.v(1652): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957667 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1657) " "Verilog HDL assignment warning at sobel.v(1657): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957670 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1662) " "Verilog HDL assignment warning at sobel.v(1662): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957672 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1667) " "Verilog HDL assignment warning at sobel.v(1667): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957674 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1698) " "Verilog HDL assignment warning at sobel.v(1698): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957677 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1714) " "Verilog HDL assignment warning at sobel.v(1714): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957680 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(1719) " "Verilog HDL assignment warning at sobel.v(1719): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697957682 "|top|main:main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port main:main_inst\|rom_dual_port:elaine_512_input " "Elaborating entity \"rom_dual_port\" for hierarchy \"main:main_inst\|rom_dual_port:elaine_512_input\"" {  } { { "sobel.v" "elaine_512_input" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697959163 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram sobel.v(1931) " "Verilog HDL warning at sobel.v(1931): object ram used but never assigned" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1931 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1555697962734 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(1981) " "Verilog HDL assignment warning at sobel.v(1981): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697963741 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(1982) " "Verilog HDL assignment warning at sobel.v(1982): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697963748 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port main:main_inst\|rom_dual_port:elaine_512_golden_output " "Elaborating entity \"rom_dual_port\" for hierarchy \"main:main_inst\|rom_dual_port:elaine_512_golden_output\"" {  } { { "sobel.v" "elaine_512_golden_output" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697971015 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram sobel.v(1931) " "Verilog HDL warning at sobel.v(1931): object ram used but never assigned" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1931 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1555697974258 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(1981) " "Verilog HDL assignment warning at sobel.v(1981): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697975223 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(1982) " "Verilog HDL assignment warning at sobel.v(1982): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1982 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697975230 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:main_0_sobel_output " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:main_0_sobel_output\"" {  } { { "sobel.v" "main_0_sobel_output" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697982470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(1898) " "Verilog HDL assignment warning at sobel.v(1898): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697985948 "|top|main:main_inst|ram_dual_port:main_0_sobel_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(1899) " "Verilog HDL assignment warning at sobel.v(1899): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1555697985949 "|top|main:main_inst|ram_dual_port:main_0_sobel_output"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main:main_inst\|ram_dual_port:main_0_sobel_output\|ram " "RAM logic \"main:main_inst\|ram_dual_port:main_0_sobel_output\|ram\" is uninferred due to asynchronous read logic" {  } { { "sobel.v" "ram" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 1832 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1555697995174 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1555697995174 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|ram_dual_port:main_0_sobel_output\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|ram_dual_port:main_0_sobel_output\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 262144 " "Parameter NUMWORDS_B set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE UNUSED.mif " "Parameter INIT_FILE set to UNUSED.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE elaine_512_golden_output.mif " "Parameter INIT_FILE set to elaine_512_golden_output.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|rom_dual_port:elaine_512_input\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|rom_dual_port:elaine_512_input\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 262144 " "Parameter NUMWORDS_B set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE elaine_512_input.mif " "Parameter INIT_FILE set to elaine_512_input.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1555697996707 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1555697996707 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1555697996707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555697997065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|ram_dual_port:main_0_sobel_output\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 262144 " "Parameter \"NUMWORDS_B\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE UNUSED.mif " "Parameter \"INIT_FILE\" = \"UNUSED.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555697997068 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555697997068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23l1 " "Found entity 1: altsyncram_23l1" {  } { { "db/altsyncram_23l1.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/db/altsyncram_23l1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697998197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555697998197 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "UNUSED.mif " "Width of data items in \"UNUSED.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "/home/legup/legup-4.0/examples/11sobel/part2/UNUSED.mif" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/UNUSED.mif" 5 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1555697998423 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "262144 1 /home/legup/legup-4.0/examples/11sobel/part2/UNUSED.mif " "Memory depth (262144) in the design file differs from memory depth (1) in the Memory Initialization File \"/home/legup/legup-4.0/examples/11sobel/part2/UNUSED.mif\" -- setting initial value for remaining addresses to 0" {  } { { "altsyncram.tdf" "" { Text "/home/legup/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1555697998425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555697999959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555697999959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555698000378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555698000378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555698000877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555698000877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555698001093 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE elaine_512_golden_output.mif " "Parameter \"INIT_FILE\" = \"elaine_512_golden_output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698001095 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555698001095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tf1 " "Found entity 1: altsyncram_5tf1" {  } { { "db/altsyncram_5tf1.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/db/altsyncram_5tf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555698001922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555698001922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555698016770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 262144 " "Parameter \"NUMWORDS_B\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE elaine_512_input.mif " "Parameter \"INIT_FILE\" = \"elaine_512_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555698016777 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1555698016777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jt1 " "Found entity 1: altsyncram_6jt1" {  } { { "db/altsyncram_6jt1.tdf" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/db/altsyncram_6jt1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555698017971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555698017971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555698039247 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555698042846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/legup/legup-4.0/examples/11sobel/part2/top.map.smsg " "Generated suppressed messages file /home/legup/legup-4.0/examples/11sobel/part2/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1555698045710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555698050914 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555698050914 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/11sobel/part2/sobel.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555698053200 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1555698053200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2392 " "Implemented 2392 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555698053280 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555698053280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1587 " "Implemented 1587 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555698053280 ""} { "Info" "ICUT_CUT_TM_RAMS" "768 " "Implemented 768 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555698053280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555698053280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1426 " "Peak virtual memory: 1426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555698053605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 14:20:53 2019 " "Processing ended: Fri Apr 19 14:20:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555698053605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555698053605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555698053605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555698053605 ""}
