

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch10'
================================================================
* Date:           Tue Jul  7 16:26:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.375|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  394|  394|  394|  394|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+-----+-----+-----+-----+---------+
        |                      |            |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module   | min | max | min | max |   Type  |
        +----------------------+------------+-----+-----+-----+-----+---------+
        |grp_Mem2Stream_fu_58  |Mem2Stream  |  393|  393|  393|  393|   none  |
        +----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      88|    148|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     69|
|Register         |        -|      -|       5|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      93|    219|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------+------------+---------+-------+----+-----+
    |       Instance       |   Module   | BRAM_18K| DSP48E| FF | LUT |
    +----------------------+------------+---------+-------+----+-----+
    |grp_Mem2Stream_fu_58  |Mem2Stream  |        0|      0|  88|  148|
    +----------------------+------------+---------+-------+----+-----+
    |Total                 |            |        0|      0|  88|  148|
    +----------------------+------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  15|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |inter0_V_V_write        |   9|          2|    1|          2|
    |m_axi_in_V_ARVALID      |   9|          2|    1|          2|
    |m_axi_in_V_RREADY       |   9|          2|    1|          2|
    |out_V_offset_out_blk_n  |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  69|         15|    7|         15|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  2|   0|    2|          0|
    |ap_done_reg                        |  1|   0|    1|          0|
    |grp_Mem2Stream_fu_58_ap_start_reg  |  1|   0|    1|          0|
    |start_once_reg                     |  1|   0|    1|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              |  5|   0|    5|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|start_out                | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|start_write              | out |    1| ap_ctrl_hs | Mem2Stream_Batch10 | return value |
|m_axi_in_V_AWVALID       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREADY       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWADDR        | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWID          | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLEN         | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWSIZE        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWBURST       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWLOCK        | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWCACHE       | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWPROT        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWQOS         | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWREGION      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_AWUSER        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WVALID        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WREADY        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WDATA         | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WSTRB         | out |    8|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WLAST         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WID           | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_WUSER         | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARVALID       | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREADY       |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARADDR        | out |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARID          | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLEN         | out |   32|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARSIZE        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARBURST       | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARLOCK        | out |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARCACHE       | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARPROT        | out |    3|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARQOS         | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARREGION      | out |    4|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_ARUSER        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RVALID        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RREADY        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RDATA         |  in |   64|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RLAST         |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RID           |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RUSER         |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_RRESP         |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BVALID        |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BREADY        | out |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BRESP         |  in |    2|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BID           |  in |    1|    m_axi   |        in_V        |    pointer   |
|m_axi_in_V_BUSER         |  in |    1|    m_axi   |        in_V        |    pointer   |
|in_V_offset              |  in |   61|   ap_none  |     in_V_offset    |    scalar    |
|inter0_V_V_din           | out |   64|   ap_fifo  |     inter0_V_V     |    pointer   |
|inter0_V_V_full_n        |  in |    1|   ap_fifo  |     inter0_V_V     |    pointer   |
|inter0_V_V_write         | out |    1|   ap_fifo  |     inter0_V_V     |    pointer   |
|out_V_offset             |  in |   61|   ap_none  |    out_V_offset    |    scalar    |
|out_V_offset_out_din     | out |   61|   ap_fifo  |  out_V_offset_out  |    pointer   |
|out_V_offset_out_full_n  |  in |    1|   ap_fifo  |  out_V_offset_out  |    pointer   |
|out_V_offset_out_write   | out |    1|   ap_fifo  |  out_V_offset_out  |    pointer   |
+-------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %in_V_offset)"   --->   Operation 3 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (4.37ns)   --->   "call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V_offset_read, i64* %inter0_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:97->/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:263]   --->   Operation 4 'call' <Predicate = true> <Delay = 4.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i61* %out_V_offset_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i61 @_ssdm_op_Read.ap_auto.i61(i61 %out_V_offset)"   --->   Operation 10 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i61P(i61* %out_V_offset_out, i61 %out_V_offset_read)"   --->   Operation 11 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %inter0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V, [6 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 256, [8 x i8]* @p_str60, [6 x i8]* @p_str61, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @Mem2Stream(i64* %in_V, i61 %in_V_offset_read, i64* %inter0_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/dma.h:97->/home/yangyuan/下载/ReBNet/bnn/src/network/CIFAR10/hw/top.cpp:263]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 17 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inter0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_offset_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_offset_read  (read         ) [ 001]
StgValue_5        (specinterface) [ 000]
StgValue_6        (specinterface) [ 000]
StgValue_7        (specinterface) [ 000]
StgValue_8        (specinterface) [ 000]
StgValue_9        (specinterface) [ 000]
out_V_offset_read (read         ) [ 000]
StgValue_11       (write        ) [ 000]
StgValue_12       (specinterface) [ 000]
StgValue_13       (specinterface) [ 000]
StgValue_14       (specinterface) [ 000]
StgValue_15       (specinterface) [ 000]
StgValue_16       (call         ) [ 000]
StgValue_17       (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inter0_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inter0_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V_offset_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i61P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="in_V_offset_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="61" slack="0"/>
<pin id="40" dir="0" index="1" bw="61" slack="0"/>
<pin id="41" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="out_V_offset_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="61" slack="0"/>
<pin id="46" dir="0" index="1" bw="61" slack="0"/>
<pin id="47" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="StgValue_11_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="61" slack="0"/>
<pin id="53" dir="0" index="2" bw="61" slack="0"/>
<pin id="54" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_11/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_Mem2Stream_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="61" slack="0"/>
<pin id="62" dir="0" index="3" bw="64" slack="0"/>
<pin id="63" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_4/1 "/>
</bind>
</comp>

<comp id="68" class="1005" name="in_V_offset_read_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="61" slack="1"/>
<pin id="70" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="in_V_offset_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="44" pin="2"/><net_sink comp="50" pin=2"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="66"><net_src comp="38" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="71"><net_src comp="38" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="58" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V | {}
	Port: inter0_V_V | {1 2 }
	Port: out_V_offset_out | {2 }
 - Input state : 
	Port: Mem2Stream_Batch10 : in_V | {1 2 }
	Port: Mem2Stream_Batch10 : in_V_offset | {1 }
	Port: Mem2Stream_Batch10 : out_V_offset | {2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   |     grp_Mem2Stream_fu_58     |  1.769  |   147   |    37   |
|----------|------------------------------|---------|---------|---------|
|   read   |  in_V_offset_read_read_fu_38 |    0    |    0    |    0    |
|          | out_V_offset_read_read_fu_44 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    StgValue_11_write_fu_50   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  1.769  |   147   |    37   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|in_V_offset_read_reg_68|   61   |
+-----------------------+--------+
|         Total         |   61   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_Mem2Stream_fu_58 |  p2  |   2  |  61  |   122  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   122  ||  1.769  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   147  |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   61   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   208  |   46   |
+-----------+--------+--------+--------+
