{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501197319199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501197319204 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 27 19:15:19 2017 " "Processing started: Thu Jul 27 19:15:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501197319204 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197319204 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197319204 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501197319515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501197319515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sam/google drive/second year/csc b58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pat.v(61) " "Verilog HDL Module Instantiation warning at pat.v(61): ignored dangling comma in List of Port Connections" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pat.v(68) " "Verilog HDL Module Instantiation warning at pat.v(68): ignored dangling comma in List of Port Connections" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pat.v(75) " "Verilog HDL Module Instantiation warning at pat.v(75): ignored dangling comma in List of Port Connections" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 pat.v(307) " "Verilog HDL Expression warning at pat.v(307): truncated literal to match 3 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 pat.v(328) " "Verilog HDL Expression warning at pat.v(328): truncated literal to match 3 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 328 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(665) " "Verilog HDL Expression warning at pat.v(665): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 665 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(672) " "Verilog HDL Expression warning at pat.v(672): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 672 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(731) " "Verilog HDL Expression warning at pat.v(731): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 731 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 pat.v(738) " "Verilog HDL Expression warning at pat.v(738): truncated literal to match 4 bits" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 738 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "level LEVEL pat.v(150) " "Verilog HDL Declaration information at pat.v(150): object \"level\" differs only in case from object \"LEVEL\" in the same scope" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sam/downloads/pat.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/sam/downloads/pat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dodgie " "Found entity 1: Dodgie" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""} { "Info" "ISGN_ENTITY_NAME" "2 DivCount " "Found entity 2: DivCount" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1024 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""} { "Info" "ISGN_ENTITY_NAME" "3 RanNum " "Found entity 3: RanNum" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""} { "Info" "ISGN_ENTITY_NAME" "4 hex_decoder " "Found entity 4: hex_decoder" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 1073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dodgie " "Elaborating entity \"Dodgie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b1_dx pat.v(163) " "Verilog HDL warning at pat.v(163): object b1_dx used but never assigned" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 "|Dodgie"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "b3_dx pat.v(163) " "Verilog HDL warning at pat.v(163): object b3_dx used but never assigned" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 163 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 pat.v(297) " "Verilog HDL assignment warning at pat.v(297): truncated value with size 9 to match size of target (8)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 pat.v(318) " "Verilog HDL assignment warning at pat.v(318): truncated value with size 9 to match size of target (8)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(530) " "Verilog HDL assignment warning at pat.v(530): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(537) " "Verilog HDL assignment warning at pat.v(537): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328500 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(597) " "Verilog HDL assignment warning at pat.v(597): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328515 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(604) " "Verilog HDL assignment warning at pat.v(604): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328515 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(663) " "Verilog HDL assignment warning at pat.v(663): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328515 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(670) " "Verilog HDL assignment warning at pat.v(670): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328515 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(729) " "Verilog HDL assignment warning at pat.v(729): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328515 "|Dodgie"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 pat.v(736) " "Verilog HDL assignment warning at pat.v(736): truncated value with size 10 to match size of target (9)" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501197328515 "|Dodgie"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b1_dx 0 pat.v(163) " "Net \"b1_dx\" at pat.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1501197328531 "|Dodgie"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "b3_dx 0 pat.v(163) " "Net \"b3_dx\" at pat.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1501197328531 "|Dodgie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivCount DivCount:d1 " "Elaborating entity \"DivCount\" for hierarchy \"DivCount:d1\"" {  } { { "../../../Downloads/pat.v" "d1" { Text "C:/Users/Sam/Downloads/pat.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RanNum RanNum:r1 " "Elaborating entity \"RanNum\" for hierarchy \"RanNum:r1\"" {  } { { "../../../Downloads/pat.v" "r1" { Text "C:/Users/Sam/Downloads/pat.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "../../../Downloads/pat.v" "h0" { Text "C:/Users/Sam/Downloads/pat.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "../../../Downloads/pat.v" "VGA" { Text "C:/Users/Sam/Downloads/pat.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE play_background.mif " "Parameter \"INIT_FILE\" = \"play_background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197328847 ""}  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501197328847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k2h1 " "Found entity 1: altsyncram_k2h1" {  } { { "db/altsyncram_k2h1.tdf" "" { Text "C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k2h1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated " "Elaborating entity \"altsyncram_k2h1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "C:/Users/Sam/Desktop/quartus/game/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\|decode_5ua:decode2 " "Elaborating entity \"decode_5ua\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\|decode_5ua:decode2\"" {  } { { "db/altsyncram_k2h1.tdf" "decode2" { Text "C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_u9a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_u9a " "Found entity 1: decode_u9a" {  } { { "db/decode_u9a.tdf" "" { Text "C:/Users/Sam/Desktop/quartus/game/db/decode_u9a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197328969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197328969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_u9a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\|decode_u9a:rden_decode_b " "Elaborating entity \"decode_u9a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\|decode_u9a:rden_decode_b\"" {  } { { "db/altsyncram_k2h1.tdf" "rden_decode_b" { Text "C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197328969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "C:/Users/Sam/Desktop/quartus/game/db/mux_gob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501197329016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197329016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\|mux_gob:mux3 " "Elaborating entity \"mux_gob\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_k2h1:auto_generated\|mux_gob:mux3\"" {  } { { "db/altsyncram_k2h1.tdf" "mux3" { Text "C:/Users/Sam/Desktop/quartus/game/db/altsyncram_k2h1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197329016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197329016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197329047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197329047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1501197329047 ""}  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" "" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1501197329047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../../../Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Sam/Google Drive/Second Year/CSC B58/lab_6/lab 6/part 2/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197329047 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1501197333608 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501197334800 "|Dodgie|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1501197334800 "|Dodgie|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1501197334800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501197334941 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501197336330 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sam/Desktop/quartus/game/output_files/game.map.smsg " "Generated suppressed messages file C:/Users/Sam/Desktop/quartus/game/output_files/game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197336399 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501197336632 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501197336632 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../../../Downloads/pat.v" "" { Text "C:/Users/Sam/Downloads/pat.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1501197336801 "|Dodgie|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1501197336801 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1962 " "Implemented 1962 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501197336802 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501197336802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1819 " "Implemented 1819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501197336802 ""} { "Info" "ICUT_CUT_TM_RAMS" "30 " "Implemented 30 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1501197336802 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1501197336802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501197336802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501197336847 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 27 19:15:36 2017 " "Processing ended: Thu Jul 27 19:15:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501197336847 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501197336847 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501197336847 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501197336847 ""}
