/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_hd_dvi_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/24/12 4:43p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Jan 23 14:23:48 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b2/bchp_hd_dvi_0.h $
 * 
 * Hydra_Software_Devel/1   1/24/12 4:43p katrep
 * SW7231-1:rdb header files for 7231B2
 *
 ***************************************************************************/

#ifndef BCHP_HD_DVI_0_H__
#define BCHP_HD_DVI_0_H__

/***************************************************************************
 *HD_DVI_0 - HD Digital Input Registers
 ***************************************************************************/
#define BCHP_HD_DVI_0_CORE_REV                   0x006a8000 /* CORE_REV          Register */
#define BCHP_HD_DVI_0_SW_INIT                    0x006a8004 /* SW_INIT          Register */
#define BCHP_HD_DVI_0_INPUT_CNTRL                0x006a8008 /* Controls the input selections to get the video source */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X  0x006a800c /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y  0x006a8010 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z  0x006a8014 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A  0x006a8018 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B  0x006a801c /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C  0x006a8020 /* Adjusts input timing at the pins for the msw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X  0x006a8024 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y  0x006a8028 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z  0x006a802c /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A  0x006a8030 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B  0x006a8034 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C  0x006a8038 /* Adjusts input timing at the pins for the lsw capture */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW             0x006a803c /* Deskews the msw clock relative to all msw input pins */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW             0x006a8040 /* Deskews the lsw clock relative to all lsw input pins */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0         0x006a8044 /* INPUT_MUX_SELECT_0 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1         0x006a8048 /* INPUT_MUX_SELECT_1 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2         0x006a804c /* INPUT_MUX_SELECT_2 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3         0x006a8050 /* INPUT_MUX_SELECT_3 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4         0x006a8054 /* INPUT_MUX_SELECT_4 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5         0x006a8058 /* INPUT_MUX_SELECT_5 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6         0x006a805c /* INPUT_MUX_SELECT_6 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7         0x006a8060 /* INPUT_MUX_SELECT_7 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8         0x006a8064 /* INPUT_MUX_SELECT_8 */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9         0x006a8068 /* INPUT_MUX_SELECT_9 */
#define BCHP_HD_DVI_0_BVB_CONVERT                0x006a806c /* BVB_CONVERT       Register */
#define BCHP_HD_DVI_0_HOST_LEGACY                0x006a8070 /* Allows individual selection of some new features */
#define BCHP_HD_DVI_0_AUTO_REPEAT                0x006a8074 /* DMA Trigger auto repeat value */
#define BCHP_HD_DVI_0_PICTURE_DELAY              0x006a8078 /* DMA Trigger delay from the end of picture */
#define BCHP_HD_DVI_0_REGISTER_METHOD            0x006a807c /* Register update method */
#define BCHP_HD_DVI_0_RDB_TRIGGER                0x006a8080 /* RDB Trigger */
#define BCHP_HD_DVI_0_MUTE_CLEAR                 0x006a8084 /* MUTE_CLEAR */
#define BCHP_HD_DVI_0_HOST_ENABLE                0x006a8088 /* HOST_ENABLE */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS          0x006a808c /* HOST_CONTROL_BITS */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR    0x006a8090 /* Video Format Detection Circuit Clear Update Register */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CLEAR        0x006a8094 /* I3D_FA_DETECT_CLEAR */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1     0x006a8098 /* FORMAT_THRESHOLD_CFG_1 - Min Vsync Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2     0x006a809c /* FORMAT_THRESHOLD_CFG_2 - Max Vsync Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3     0x006a80a0 /* FORMAT_THRESHOLD_CFG_3 - Set Min and Max Hsync Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4     0x006a80a4 /* FORMAT_THRESHOLD_CFG_4 - Set Min and Max Ver. Active Line Count */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5     0x006a80a8 /* FORMAT_THRESHOLD_CFG_5 - Set Min and Max Hor. Active Pixel Count */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1           0x006a80ac /* PCTR_CLEAN_CFG_1     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2           0x006a80b0 /* PCTR_CLEAN_CFG_2     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3           0x006a80b4 /* PCTR_CLEAN_CFG_3     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4           0x006a80b8 /* PCTR_CLEAN_CFG_4     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5           0x006a80bc /* PCTR_CLEAN_CFG_5     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6           0x006a80c0 /* PCTR_CLEAN_CFG_6     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7           0x006a80c4 /* PCTR_CLEAN_CFG_7     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8           0x006a80c8 /* PCTR_CLEAN_CFG_8     Register */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_9           0x006a80cc /* PCTR_CLEAN_CFG_9     Register */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL              0x006a80d0 /* CHANNEL_CNTRL        Register */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV         0x006a80d4 /* US_422_TO_444_CONV   Register */
#define BCHP_HD_DVI_0_PORT_CONFIG                0x006a80d8 /* PORT_CONFIG Register */
#define BCHP_HD_DVI_0_PIXEL_DECIMATION           0x006a80dc /* PIXEL_DECIMATION */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG          0x006a80e0 /* Field Alternative 3D video Processing configuration */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0          0x006a80e4 /* Field Alternative 3D video Processing configuration */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1          0x006a80e8 /* Field Alternative 3D video Processing configuration */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0              0x006a80ec /* Vertical Blanking Insertion for Frame packed 3D video config */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1              0x006a80f0 /* Vertical Blanking Insertion for Frame packed 3D video config */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2              0x006a80f4 /* Vertical Blanking Insertion for Frame packed 3D video config */
#define BCHP_HD_DVI_0_ASR                        0x006a80f8 /* Active Space Removal */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1          0x006a80fc /* RGB Pixel Monitor Configuration Register 1 */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2          0x006a8100 /* RGB Pixel Monitor Configuration Register 2 */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3          0x006a8104 /* RGB Pixel Monitor Configuration Register 3 */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4          0x006a8108 /* RGB Pixel Monitor Configuration Register 4 */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00           0x006a810c /* Video Surface 0 Color Matrix coefficients c01 and c00: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02           0x006a8110 /* Video Surface 0 Color Matrix coefficients c03 and c02: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10           0x006a8114 /* Video Surface 0 Color Matrix coefficients c11 and c10: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12           0x006a8118 /* Video Surface 0 Color Matrix coefficients c13 and c12: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20           0x006a811c /* Video Surface 0 Color Matrix coefficients c21 and c20: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22           0x006a8120 /* Video Surface 0 Color Matrix coefficients c23 and c22: 8-bit in, 8-bit out */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1             0x006a8124 /* DE_GEN_CONFIG1     Register */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2             0x006a8128 /* DE_GEN_CONFIG2 Register */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3             0x006a812c /* DE_GEN_CONFIG3 Register */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT           0x006a8130 /* DITHER_LFSR_INIT Register */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL           0x006a8134 /* DITHER_LFSR_CTRL Register */
#define BCHP_HD_DVI_0_DITHER_CTRL                0x006a8138 /* DITHER_CTRL Register */
#define BCHP_HD_DVI_0_MUTE_CFG_1                 0x006a813c /* MUTE_CFG_1  Video Mute configuration register */
#define BCHP_HD_DVI_0_MUTE_CFG_2                 0x006a8140 /* MUTE_CFG_2  Video Mute Mask register 1 */
#define BCHP_HD_DVI_0_MUTE_CFG_3                 0x006a8144 /* MUTE_CFG_3  Video Mute Mask register 2 */
#define BCHP_HD_DVI_0_SIDEBAND_CFG               0x006a8148 /* SIDEBAND_CFG Sideband signal configuration register */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG             0x006a814c /* Video Format Detection Circuit Configuration Register */
#define BCHP_HD_DVI_0_VID_FORMAT_1               0x006a8150 /* VID_FORMAT_1  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_2               0x006a8154 /* VID_FORMAT_2  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_3               0x006a8158 /* VID_FORMAT_3  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_4               0x006a815c /* VID_FORMAT_4  Register */
#define BCHP_HD_DVI_0_VID_FORMAT_5               0x006a8160 /* VID_FORMAT_5 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_6               0x006a8164 /* VID_FORMAT_6 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_7               0x006a8168 /* VID_FORMAT_7 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_8               0x006a816c /* VID_FORMAT_8 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_9               0x006a8170 /* VID_FORMAT_9 Register */
#define BCHP_HD_DVI_0_VID_FORMAT_10              0x006a8174 /* VID_FORMAT_10 Register */
#define BCHP_HD_DVI_0_HSYNC_CNT                  0x006a8178 /* HSYNC_CNT    Register */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0           0x006a817c /* VSYNC_CNT_FIELD0 Register */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1           0x006a8180 /* VSYNC_CNT_FIELD1 Register */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0     0x006a8184 /* Field Alternative 3D video Status */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1     0x006a8188 /* Field Alternative 3D video Status */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL       0x006a818c /* The DMA trigger count down value at the time of the first picture pixel */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS   0x006a8190 /* Video Format Detection Circuit Update Register */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS          0x006a8194 /* PCTR_ERROR_STATUS    Register */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR     0x006a8198 /* BRIDGE_ERRORS_AUTO_CLR */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR      0x006a819c /* BRIDGE_ERRORS_RDB_CLR */
#define BCHP_HD_DVI_0_BUFFER_FIFO                0x006a81a0 /* BUFFER_FIFO    Register */
#define BCHP_HD_DVI_0_MUTE_STATUS                0x006a81a4 /* MUTE Active status Register */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1          0x006a81a8 /* SIDE BAND signal status Register */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2          0x006a81ac /* SIDE BAND signal status after sampling register */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1       0x006a81b0 /* RGB Pixel Monitor Status Register 1 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2       0x006a81b4 /* RGB Pixel Monitor Status Register 2 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3       0x006a81b8 /* RGB Pixel Monitor Status Register 3 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4       0x006a81bc /* RGB Pixel Monitor Status Register 4 */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5       0x006a81c0 /* RGB Pixel Monitor Status Register 5 */
#define BCHP_HD_DVI_0_TEST_CONFIG                0x006a81c4 /* TEST_CONFIG Register */
#define BCHP_HD_DVI_0_POSTING_MASTER             0x006a81c8 /* HD_DVI Posting Master count control */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0            0x006a81cc /* HD_DVI CRC Checker Configuration 0 */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1            0x006a81d0 /* HD_DVI CRC Checker Configuration 1 */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL              0x006a81d4 /* HD_DVI CRC Checker Control */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_0         0x006a81d8 /* HD_DVI CRC Checker Status 0 */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1         0x006a81dc /* HD_DVI CRC Checker Status 1 */
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG             0x006a81e0 /* HD_DVI BVB Output Video parameters - Configuration bits to clear the errors */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0       0x006a81e4 /* HD_DVI BVB Output Video parameters - Pixel count and line count Error flags */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1       0x006a81e8 /* HD_DVI BVB Output Video parameters - Pixel count and line count */
#define BCHP_HD_DVI_0_SPARE_REG2                 0x006a81fc /* SPARE_REG2   Register */

/***************************************************************************
 *CORE_REV - CORE_REV          Register
 ***************************************************************************/
/* HD_DVI_0 :: CORE_REV :: reserved0 [31:16] */
#define BCHP_HD_DVI_0_CORE_REV_reserved0_MASK                      0xffff0000
#define BCHP_HD_DVI_0_CORE_REV_reserved0_SHIFT                     16

/* HD_DVI_0 :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_MASK               0x0000ff00
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_SHIFT              8
#define BCHP_HD_DVI_0_CORE_REV_MAJOR_REV_NUMBER_DEFAULT            0x0000000b

/* HD_DVI_0 :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_MASK               0x000000ff
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_SHIFT              0
#define BCHP_HD_DVI_0_CORE_REV_MINOR_REV_NUMBER_DEFAULT            0x00000000

/***************************************************************************
 *SW_INIT - SW_INIT          Register
 ***************************************************************************/
/* HD_DVI_0 :: SW_INIT :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_SW_INIT_reserved0_MASK                       0xffffffe0
#define BCHP_HD_DVI_0_SW_INIT_reserved0_SHIFT                      5

/* HD_DVI_0 :: SW_INIT :: BVB_BRIDGE [04:04] */
#define BCHP_HD_DVI_0_SW_INIT_BVB_BRIDGE_MASK                      0x00000010
#define BCHP_HD_DVI_0_SW_INIT_BVB_BRIDGE_SHIFT                     4
#define BCHP_HD_DVI_0_SW_INIT_BVB_BRIDGE_DEFAULT                   0x00000001

/* HD_DVI_0 :: SW_INIT :: reserved1 [03:03] */
#define BCHP_HD_DVI_0_SW_INIT_reserved1_MASK                       0x00000008
#define BCHP_HD_DVI_0_SW_INIT_reserved1_SHIFT                      3

/* HD_DVI_0 :: SW_INIT :: FORMAT_DETECT [02:02] */
#define BCHP_HD_DVI_0_SW_INIT_FORMAT_DETECT_MASK                   0x00000004
#define BCHP_HD_DVI_0_SW_INIT_FORMAT_DETECT_SHIFT                  2
#define BCHP_HD_DVI_0_SW_INIT_FORMAT_DETECT_DEFAULT                0x00000000

/* HD_DVI_0 :: SW_INIT :: reserved2 [01:01] */
#define BCHP_HD_DVI_0_SW_INIT_reserved2_MASK                       0x00000002
#define BCHP_HD_DVI_0_SW_INIT_reserved2_SHIFT                      1

/* HD_DVI_0 :: SW_INIT :: CORE [00:00] */
#define BCHP_HD_DVI_0_SW_INIT_CORE_MASK                            0x00000001
#define BCHP_HD_DVI_0_SW_INIT_CORE_SHIFT                           0
#define BCHP_HD_DVI_0_SW_INIT_CORE_DEFAULT                         0x00000000

/***************************************************************************
 *INPUT_CNTRL - Controls the input selections to get the video source
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_CNTRL :: USE_444_TO_422 [31:31] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_MASK              0x80000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_SHIFT             31
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_444_TO_422_DEFAULT           0x00000000

/* HD_DVI_0 :: INPUT_CNTRL :: FILTER_MODE_444_TO_422 [30:29] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_MASK      0x60000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_SHIFT     29
#define BCHP_HD_DVI_0_INPUT_CNTRL_FILTER_MODE_444_TO_422_DEFAULT   0x00000003

/* HD_DVI_0 :: INPUT_CNTRL :: USE_RNG_SUPPRESSION [28:28] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_MASK         0x10000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_SHIFT        28
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RNG_SUPPRESSION_DEFAULT      0x00000001

/* HD_DVI_0 :: INPUT_CNTRL :: USE_RGB_TO_YCRCB [27:27] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_MASK            0x08000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_SHIFT           27
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_RGB_TO_YCRCB_DEFAULT         0x00000000

/* HD_DVI_0 :: INPUT_CNTRL :: RGB_CONVERT_MODE [26:25] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_MASK            0x06000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_SHIFT           25
#define BCHP_HD_DVI_0_INPUT_CNTRL_RGB_CONVERT_MODE_DEFAULT         0x00000003

/* HD_DVI_0 :: INPUT_CNTRL :: DOUBLE_PUMPED_24 [24:24] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_MASK            0x01000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_SHIFT           24
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_DEFAULT         0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_DOUBLE_PUMPED   1
#define BCHP_HD_DVI_0_INPUT_CNTRL_DOUBLE_PUMPED_24_SINGLE_PUMPED   0

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DE [23:21] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_MASK                   0x00e00000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_SHIFT                  21
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_DEFAULT                0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DE_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_VSYNC [20:18] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_MASK                0x001c0000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_SHIFT               18
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_DEFAULT             0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_VSYNC_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_HSYNC [17:15] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_MASK                0x00038000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_SHIFT               15
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_DEFAULT             0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_HSYNC_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DATA_MSW [14:12] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_MASK             0x00007000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_SHIFT            12
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_DEFAULT          0x00000004
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_MSW_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_DATA_LSW [11:09] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_MASK             0x00000e00
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_SHIFT            9
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_DEFAULT          0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_0_at_stage_a2 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_0_at_stage_a2 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_0_at_stage_a1 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_0_at_stage_a1 3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_1_at_stage_a2 4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_1_at_stage_a2 5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_lsw_of_port_1_at_stage_a1 6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_DATA_LSW_msw_of_port_1_at_stage_a1 7

/* HD_DVI_0 :: INPUT_CNTRL :: USE_PORT_0_CLOCKS_FOR_PORT_1 [08:08] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_MASK 0x00000100
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_SHIFT 8
#define BCHP_HD_DVI_0_INPUT_CNTRL_USE_PORT_0_CLOCKS_FOR_PORT_1_DEFAULT 0x00000001

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_CLOCK_MSW [07:06] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_SHIFT           6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_DEFAULT         0x00000002
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_rising_edge_of_HD_DVI0_CLK_P 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_falling_edge_of_HD_DVI0_CLK_P 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_rising_edge_of_HD_DVI0_CLK_N 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_MSW_falling_edge_of_HD_DVI0_CLK_N 3

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_CLOCK_LSW [05:04] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_MASK            0x00000030
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_SHIFT           4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_DEFAULT         0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_rising_edge_of_HD_DVI0_CLK_P 0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_falling_edge_of_HD_DVI0_CLK_P 1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_rising_edge_of_HD_DVI0_CLK_N 2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_CLOCK_LSW_falling_edge_of_HD_DVI0_CLK_N 3

/* HD_DVI_0 :: INPUT_CNTRL :: reserved0 [03:03] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_reserved0_MASK                   0x00000008
#define BCHP_HD_DVI_0_INPUT_CNTRL_reserved0_SHIFT                  3

/* HD_DVI_0 :: INPUT_CNTRL :: SELECT_INPUT [02:00] */
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_MASK                0x00000007
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_SHIFT               0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_DEFAULT             0x00000000
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_INPUT_PINS          0
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_TEST_INPUT          1
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_VDEC_0              2
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_ACVD_0              3
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_HDMI_0              4
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_HDMI_1              5
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_HDMI_2              6
#define BCHP_HD_DVI_0_INPUT_CNTRL_SELECT_INPUT_HDMI_3              7

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_X - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_X :: reserved0 [31:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_reserved0_MASK     0xffff0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_reserved0_SHIFT    16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_X :: DATA_MSW_35 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_35_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_35_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_35_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_X :: DATA_MSW_34 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_34_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_34_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_34_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_X :: DATA_MSW_33 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_33_MASK   0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_33_SHIFT  4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_33_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_X :: DATA_MSW_32 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_32_MASK   0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_32_SHIFT  0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_X_DATA_MSW_32_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_Y - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_31 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_31_MASK   0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_31_SHIFT  28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_31_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_30 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_30_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_30_SHIFT  24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_30_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_29 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_29_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_29_SHIFT  20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_29_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_28 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_28_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_28_SHIFT  16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_28_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_27 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_27_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_27_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_27_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_26 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_26_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_26_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_26_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_25 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_25_MASK   0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_25_SHIFT  4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_25_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Y :: DATA_MSW_24 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_24_MASK   0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_24_SHIFT  0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Y_DATA_MSW_24_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_Z - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_23 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_23_MASK   0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_23_SHIFT  28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_23_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_22 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_22_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_22_SHIFT  24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_22_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_21 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_21_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_21_SHIFT  20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_21_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_20 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_20_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_20_SHIFT  16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_20_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_19 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_19_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_19_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_19_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_18 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_18_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_18_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_18_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_17 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_17_MASK   0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_17_SHIFT  4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_17_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_Z :: DATA_MSW_16 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_16_MASK   0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_16_SHIFT  0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_Z_DATA_MSW_16_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_A - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_15 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_15_MASK   0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_15_SHIFT  28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_15_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_14 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_14_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_14_SHIFT  24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_14_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_13 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_13_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_13_SHIFT  20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_13_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_12 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_12_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_12_SHIFT  16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_12_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_11 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_11_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_10 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_10_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_9 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_SHIFT   4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_9_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_A :: DATA_MSW_8 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_SHIFT   0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_A_DATA_MSW_8_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_B - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_7 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_MASK    0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_SHIFT   28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_7_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_6 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_MASK    0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_SHIFT   24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_6_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_5 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_MASK    0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_SHIFT   20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_5_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_4 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_MASK    0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_SHIFT   16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_4_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_3 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_MASK    0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_SHIFT   12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_3_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_2 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_MASK    0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_SHIFT   8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_2_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_1 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_SHIFT   4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_1_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_B :: DATA_MSW_0 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_SHIFT   0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_B_DATA_MSW_0_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_MSW_C - Adjusts input timing at the pins for the msw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_reserved0_MASK     0xfffff000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_reserved0_SHIFT    12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: DE_MSW [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_DE_MSW_MASK        0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_DE_MSW_SHIFT       8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_DE_MSW_DEFAULT     0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: VSYNC_MSW [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_VSYNC_MSW_MASK     0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_VSYNC_MSW_SHIFT    4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_VSYNC_MSW_DEFAULT  0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_MSW_C :: HSYNC_MSW [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_HSYNC_MSW_MASK     0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_HSYNC_MSW_SHIFT    0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_MSW_C_HSYNC_MSW_DEFAULT  0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_X - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_X :: reserved0 [31:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_reserved0_MASK     0xffff0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_reserved0_SHIFT    16

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_X :: DATA_LSW_35 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_35_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_35_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_35_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_X :: DATA_LSW_34 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_34_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_34_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_34_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_X :: DATA_LSW_33 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_33_MASK   0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_33_SHIFT  4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_33_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_X :: DATA_LSW_32 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_32_MASK   0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_32_SHIFT  0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_X_DATA_LSW_32_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_Y - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_31 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_31_MASK   0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_31_SHIFT  28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_31_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_30 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_30_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_30_SHIFT  24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_30_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_29 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_29_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_29_SHIFT  20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_29_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_28 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_28_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_28_SHIFT  16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_28_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_27 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_27_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_27_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_27_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_26 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_26_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_26_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_26_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_25 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_25_MASK   0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_25_SHIFT  4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_25_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Y :: DATA_LSW_24 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_24_MASK   0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_24_SHIFT  0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Y_DATA_LSW_24_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_Z - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_23 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_23_MASK   0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_23_SHIFT  28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_23_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_22 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_22_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_22_SHIFT  24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_22_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_21 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_21_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_21_SHIFT  20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_21_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_20 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_20_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_20_SHIFT  16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_20_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_19 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_19_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_19_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_19_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_18 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_18_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_18_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_18_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_17 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_17_MASK   0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_17_SHIFT  4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_17_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_Z :: DATA_LSW_16 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_16_MASK   0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_16_SHIFT  0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_Z_DATA_LSW_16_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_A - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_15 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_15_MASK   0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_15_SHIFT  28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_15_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_14 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_14_MASK   0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_14_SHIFT  24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_14_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_13 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_13_MASK   0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_13_SHIFT  20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_13_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_12 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_12_MASK   0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_12_SHIFT  16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_12_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_11 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_MASK   0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_SHIFT  12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_11_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_10 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_MASK   0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_SHIFT  8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_10_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_9 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_SHIFT   4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_9_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_A :: DATA_LSW_8 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_SHIFT   0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_A_DATA_LSW_8_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_B - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_7 [31:28] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_MASK    0xf0000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_SHIFT   28
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_7_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_6 [27:24] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_MASK    0x0f000000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_SHIFT   24
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_6_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_5 [23:20] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_MASK    0x00f00000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_SHIFT   20
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_5_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_4 [19:16] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_MASK    0x000f0000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_SHIFT   16
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_4_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_3 [15:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_MASK    0x0000f000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_SHIFT   12
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_3_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_2 [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_MASK    0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_SHIFT   8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_2_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_1 [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_MASK    0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_SHIFT   4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_1_DEFAULT 0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_B :: DATA_LSW_0 [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_MASK    0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_SHIFT   0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_B_DATA_LSW_0_DEFAULT 0x00000008

/***************************************************************************
 *INPUT_TIMING_ADJUST_LSW_C - Adjusts input timing at the pins for the lsw capture
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_reserved0_MASK     0xfffff000
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_reserved0_SHIFT    12

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: DE_LSW [11:08] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_DE_LSW_MASK        0x00000f00
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_DE_LSW_SHIFT       8
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_DE_LSW_DEFAULT     0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: VSYNC_LSW [07:04] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_VSYNC_LSW_MASK     0x000000f0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_VSYNC_LSW_SHIFT    4
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_VSYNC_LSW_DEFAULT  0x00000008

/* HD_DVI_0 :: INPUT_TIMING_ADJUST_LSW_C :: HSYNC_LSW [03:00] */
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_HSYNC_LSW_MASK     0x0000000f
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_HSYNC_LSW_SHIFT    0
#define BCHP_HD_DVI_0_INPUT_TIMING_ADJUST_LSW_C_HSYNC_LSW_DEFAULT  0x00000008

/***************************************************************************
 *DESKEW_CLK_MSW - Deskews the msw clock relative to all msw input pins
 ***************************************************************************/
/* HD_DVI_0 :: DESKEW_CLK_MSW :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_reserved0_MASK                0xfffff800
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_reserved0_SHIFT               11

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_SELECTION_CLK_MSW [10:09] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_MASK  0x00000600
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_SHIFT 9
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_SELECTION_CLK_MSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_FOUR_CTL_CLK_MSW [08:08] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_MASK   0x00000100
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_SHIFT  8
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_FOUR_CTL_CLK_MSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_THREE_CTL_CLK_MSW [07:06] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_MASK  0x000000c0
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_SHIFT 6
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_THREE_CTL_CLK_MSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_TWO_CTL_CLK_MSW [05:04] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_MASK    0x00000030
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_SHIFT   4
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_TWO_CTL_CLK_MSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_MSW :: DELAY_ONE_CTL_CLK_MSW [03:00] */
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_MASK    0x0000000f
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_SHIFT   0
#define BCHP_HD_DVI_0_DESKEW_CLK_MSW_DELAY_ONE_CTL_CLK_MSW_DEFAULT 0x00000000

/***************************************************************************
 *DESKEW_CLK_LSW - Deskews the lsw clock relative to all lsw input pins
 ***************************************************************************/
/* HD_DVI_0 :: DESKEW_CLK_LSW :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_reserved0_MASK                0xfffff800
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_reserved0_SHIFT               11

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_SELECTION_CLK_LSW [10:09] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_MASK  0x00000600
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_SHIFT 9
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_SELECTION_CLK_LSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_FOUR_CTL_CLK_LSW [08:08] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_MASK   0x00000100
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_SHIFT  8
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_FOUR_CTL_CLK_LSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_THREE_CTL_CLK_LSW [07:06] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_MASK  0x000000c0
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_SHIFT 6
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_THREE_CTL_CLK_LSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_TWO_CTL_CLK_LSW [05:04] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_MASK    0x00000030
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_SHIFT   4
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_TWO_CTL_CLK_LSW_DEFAULT 0x00000000

/* HD_DVI_0 :: DESKEW_CLK_LSW :: DELAY_ONE_CTL_CLK_LSW [03:00] */
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_MASK    0x0000000f
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_SHIFT   0
#define BCHP_HD_DVI_0_DESKEW_CLK_LSW_DELAY_ONE_CTL_CLK_LSW_DEFAULT 0x00000000

/***************************************************************************
 *INPUT_MUX_SELECT_0 - INPUT_MUX_SELECT_0
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: MUX_DATA_3 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_3_MASK           0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_3_SHIFT          24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_3_DEFAULT        0x00000003

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: MUX_DATA_2 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_2_MASK           0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_2_SHIFT          16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_2_DEFAULT        0x00000002

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: MUX_DATA_1 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_1_MASK           0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_1_SHIFT          8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_1_DEFAULT        0x00000001

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_0 :: MUX_DATA_0 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_0_MASK           0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_0_SHIFT          0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_0_MUX_DATA_0_DEFAULT        0x00000000

/***************************************************************************
 *INPUT_MUX_SELECT_1 - INPUT_MUX_SELECT_1
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: MUX_DATA_7 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_7_MASK           0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_7_SHIFT          24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_7_DEFAULT        0x00000007

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: MUX_DATA_6 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_6_MASK           0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_6_SHIFT          16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_6_DEFAULT        0x00000006

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: MUX_DATA_5 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_5_MASK           0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_5_SHIFT          8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_5_DEFAULT        0x00000005

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_1 :: MUX_DATA_4 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_4_MASK           0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_4_SHIFT          0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_1_MUX_DATA_4_DEFAULT        0x00000004

/***************************************************************************
 *INPUT_MUX_SELECT_2 - INPUT_MUX_SELECT_2
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: MUX_DATA_11 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_11_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_11_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_11_DEFAULT       0x0000000b

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: MUX_DATA_10 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_10_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_10_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_10_DEFAULT       0x0000000a

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: MUX_DATA_9 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_9_MASK           0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_9_SHIFT          8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_9_DEFAULT        0x00000009

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_2 :: MUX_DATA_8 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_8_MASK           0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_8_SHIFT          0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_2_MUX_DATA_8_DEFAULT        0x00000008

/***************************************************************************
 *INPUT_MUX_SELECT_3 - INPUT_MUX_SELECT_3
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: MUX_DATA_15 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_15_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_15_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_15_DEFAULT       0x0000000f

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: MUX_DATA_14 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_14_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_14_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_14_DEFAULT       0x0000000e

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: MUX_DATA_13 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_13_MASK          0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_13_SHIFT         8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_13_DEFAULT       0x0000000d

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_3 :: MUX_DATA_12 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_12_MASK          0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_12_SHIFT         0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_3_MUX_DATA_12_DEFAULT       0x0000000c

/***************************************************************************
 *INPUT_MUX_SELECT_4 - INPUT_MUX_SELECT_4
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: MUX_DATA_19 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_19_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_19_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_19_DEFAULT       0x00000013

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: MUX_DATA_18 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_18_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_18_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_18_DEFAULT       0x00000012

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: MUX_DATA_17 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_17_MASK          0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_17_SHIFT         8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_17_DEFAULT       0x00000011

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_4 :: MUX_DATA_16 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_16_MASK          0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_16_SHIFT         0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_4_MUX_DATA_16_DEFAULT       0x00000010

/***************************************************************************
 *INPUT_MUX_SELECT_5 - INPUT_MUX_SELECT_5
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: MUX_DATA_23 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_23_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_23_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_23_DEFAULT       0x00000017

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: MUX_DATA_22 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_22_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_22_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_22_DEFAULT       0x00000016

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: MUX_DATA_21 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_21_MASK          0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_21_SHIFT         8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_21_DEFAULT       0x00000015

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_5 :: MUX_DATA_20 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_20_MASK          0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_20_SHIFT         0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_5_MUX_DATA_20_DEFAULT       0x00000014

/***************************************************************************
 *INPUT_MUX_SELECT_6 - INPUT_MUX_SELECT_6
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: MUX_DATA_27 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_27_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_27_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_27_DEFAULT       0x0000001b

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: MUX_DATA_26 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_26_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_26_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_26_DEFAULT       0x0000001a

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: MUX_DATA_25 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_25_MASK          0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_25_SHIFT         8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_25_DEFAULT       0x00000019

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_6 :: MUX_DATA_24 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_24_MASK          0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_24_SHIFT         0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_6_MUX_DATA_24_DEFAULT       0x00000018

/***************************************************************************
 *INPUT_MUX_SELECT_7 - INPUT_MUX_SELECT_7
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: MUX_DATA_31 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_31_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_31_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_31_DEFAULT       0x0000001f

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: MUX_DATA_30 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_30_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_30_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_30_DEFAULT       0x0000001e

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: MUX_DATA_29 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_29_MASK          0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_29_SHIFT         8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_29_DEFAULT       0x0000001d

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_7 :: MUX_DATA_28 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_28_MASK          0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_28_SHIFT         0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_7_MUX_DATA_28_DEFAULT       0x0000001c

/***************************************************************************
 *INPUT_MUX_SELECT_8 - INPUT_MUX_SELECT_8
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved0_MASK            0xc0000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved0_SHIFT           30

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: MUX_DATA_35 [29:24] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_35_MASK          0x3f000000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_35_SHIFT         24
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_35_DEFAULT       0x00000023

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: reserved1 [23:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved1_MASK            0x00c00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved1_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: MUX_DATA_34 [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_34_MASK          0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_34_SHIFT         16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_34_DEFAULT       0x00000022

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: reserved2 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved2_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved2_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: MUX_DATA_33 [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_33_MASK          0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_33_SHIFT         8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_33_DEFAULT       0x00000021

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: reserved3 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved3_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_reserved3_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_8 :: MUX_DATA_32 [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_32_MASK          0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_32_SHIFT         0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_8_MUX_DATA_32_DEFAULT       0x00000020

/***************************************************************************
 *INPUT_MUX_SELECT_9 - INPUT_MUX_SELECT_9
 ***************************************************************************/
/* HD_DVI_0 :: INPUT_MUX_SELECT_9 :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_reserved0_MASK            0xffc00000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_reserved0_SHIFT           22

/* HD_DVI_0 :: INPUT_MUX_SELECT_9 :: MUX_VSYNC [21:16] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_VSYNC_MASK            0x003f0000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_VSYNC_SHIFT           16
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_VSYNC_DEFAULT         0x00000026

/* HD_DVI_0 :: INPUT_MUX_SELECT_9 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_reserved1_MASK            0x0000c000
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_reserved1_SHIFT           14

/* HD_DVI_0 :: INPUT_MUX_SELECT_9 :: MUX_HSYNC [13:08] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_HSYNC_MASK            0x00003f00
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_HSYNC_SHIFT           8
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_HSYNC_DEFAULT         0x00000025

/* HD_DVI_0 :: INPUT_MUX_SELECT_9 :: reserved2 [07:06] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_reserved2_MASK            0x000000c0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_reserved2_SHIFT           6

/* HD_DVI_0 :: INPUT_MUX_SELECT_9 :: MUX_DE [05:00] */
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_DE_MASK               0x0000003f
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_DE_SHIFT              0
#define BCHP_HD_DVI_0_INPUT_MUX_SELECT_9_MUX_DE_DEFAULT            0x00000024

/***************************************************************************
 *BVB_CONVERT - BVB_CONVERT       Register
 ***************************************************************************/
/* HD_DVI_0 :: BVB_CONVERT :: reserved0 [31:25] */
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved0_MASK                   0xfe000000
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved0_SHIFT                  25

/* HD_DVI_0 :: BVB_CONVERT :: DATA_IS_C_Y [24:24] */
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_MASK                 0x01000000
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_SHIFT                24
#define BCHP_HD_DVI_0_BVB_CONVERT_DATA_IS_C_Y_DEFAULT              0x00000000

/* HD_DVI_0 :: BVB_CONVERT :: reserved1 [23:13] */
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved1_MASK                   0x00ffe000
#define BCHP_HD_DVI_0_BVB_CONVERT_reserved1_SHIFT                  13

/* HD_DVI_0 :: BVB_CONVERT :: LAST_LINE_CNT [12:00] */
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_MASK               0x00001fff
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_SHIFT              0
#define BCHP_HD_DVI_0_BVB_CONVERT_LAST_LINE_CNT_DEFAULT            0x00000000

/***************************************************************************
 *HOST_LEGACY - Allows individual selection of some new features
 ***************************************************************************/
/* HD_DVI_0 :: HOST_LEGACY :: reserved0 [31:03] */
#define BCHP_HD_DVI_0_HOST_LEGACY_reserved0_MASK                   0xfffffff8
#define BCHP_HD_DVI_0_HOST_LEGACY_reserved0_SHIFT                  3

/* HD_DVI_0 :: HOST_LEGACY :: USE_HOST_EN_DIS [02:02] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_MASK             0x00000004
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_SHIFT            2
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_HOST_EN_DIS_DEFAULT          0x00000000

/* HD_DVI_0 :: HOST_LEGACY :: USE_BRIDGE_DISCARD_PICTURE [01:01] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_MASK  0x00000002
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_SHIFT 1
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_BRIDGE_DISCARD_PICTURE_DEFAULT 0x00000000

/* HD_DVI_0 :: HOST_LEGACY :: USE_PCTR_CU_DISCARD_PICTURE [00:00] */
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_MASK 0x00000001
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_SHIFT 0
#define BCHP_HD_DVI_0_HOST_LEGACY_USE_PCTR_CU_DISCARD_PICTURE_DEFAULT 0x00000000

/***************************************************************************
 *AUTO_REPEAT - DMA Trigger auto repeat value
 ***************************************************************************/
/* HD_DVI_0 :: AUTO_REPEAT :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_AUTO_REPEAT_reserved0_MASK                   0xf0000000
#define BCHP_HD_DVI_0_AUTO_REPEAT_reserved0_SHIFT                  28

/* HD_DVI_0 :: AUTO_REPEAT :: AUTO_REPEAT [27:00] */
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_MASK                 0x0fffffff
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_SHIFT                0
#define BCHP_HD_DVI_0_AUTO_REPEAT_AUTO_REPEAT_DEFAULT              0x0036ee80

/***************************************************************************
 *PICTURE_DELAY - DMA Trigger delay from the end of picture
 ***************************************************************************/
/* HD_DVI_0 :: PICTURE_DELAY :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PICTURE_DELAY_reserved0_MASK                 0xf0000000
#define BCHP_HD_DVI_0_PICTURE_DELAY_reserved0_SHIFT                28

/* HD_DVI_0 :: PICTURE_DELAY :: PICTURE_DELAY [27:00] */
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_MASK             0x0fffffff
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_SHIFT            0
#define BCHP_HD_DVI_0_PICTURE_DELAY_PICTURE_DELAY_DEFAULT          0x00003414

/***************************************************************************
 *REGISTER_METHOD - Register update method
 ***************************************************************************/
/* HD_DVI_0 :: REGISTER_METHOD :: reserved0 [31:12] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved0_MASK               0xfffff000
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved0_SHIFT              12

/* HD_DVI_0 :: REGISTER_METHOD :: DLY_COUNTER_INIT [11:08] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_DLY_COUNTER_INIT_MASK        0x00000f00
#define BCHP_HD_DVI_0_REGISTER_METHOD_DLY_COUNTER_INIT_SHIFT       8
#define BCHP_HD_DVI_0_REGISTER_METHOD_DLY_COUNTER_INIT_DEFAULT     0x0000000f

/* HD_DVI_0 :: REGISTER_METHOD :: WAIT_COUNTER_INIT [07:04] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_WAIT_COUNTER_INIT_MASK       0x000000f0
#define BCHP_HD_DVI_0_REGISTER_METHOD_WAIT_COUNTER_INIT_SHIFT      4
#define BCHP_HD_DVI_0_REGISTER_METHOD_WAIT_COUNTER_INIT_DEFAULT    0x0000000f

/* HD_DVI_0 :: REGISTER_METHOD :: reserved1 [03:03] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved1_MASK               0x00000008
#define BCHP_HD_DVI_0_REGISTER_METHOD_reserved1_SHIFT              3

/* HD_DVI_0 :: REGISTER_METHOD :: BYPASS_TRIGGER_GEN [02:02] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_BYPASS_TRIGGER_GEN_MASK      0x00000004
#define BCHP_HD_DVI_0_REGISTER_METHOD_BYPASS_TRIGGER_GEN_SHIFT     2
#define BCHP_HD_DVI_0_REGISTER_METHOD_BYPASS_TRIGGER_GEN_DEFAULT   0x00000000

/* HD_DVI_0 :: REGISTER_METHOD :: CLEAR_ERROR_BY_PICTURE [01:01] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_CLEAR_ERROR_BY_PICTURE_MASK  0x00000002
#define BCHP_HD_DVI_0_REGISTER_METHOD_CLEAR_ERROR_BY_PICTURE_SHIFT 1
#define BCHP_HD_DVI_0_REGISTER_METHOD_CLEAR_ERROR_BY_PICTURE_DEFAULT 0x00000000

/* HD_DVI_0 :: REGISTER_METHOD :: UPDATE_RDB_BY_PICTURE [00:00] */
#define BCHP_HD_DVI_0_REGISTER_METHOD_UPDATE_RDB_BY_PICTURE_MASK   0x00000001
#define BCHP_HD_DVI_0_REGISTER_METHOD_UPDATE_RDB_BY_PICTURE_SHIFT  0
#define BCHP_HD_DVI_0_REGISTER_METHOD_UPDATE_RDB_BY_PICTURE_DEFAULT 0x00000001

/***************************************************************************
 *RDB_TRIGGER - RDB Trigger
 ***************************************************************************/
/* HD_DVI_0 :: RDB_TRIGGER :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_RDB_TRIGGER_reserved0_MASK                   0xfffffffe
#define BCHP_HD_DVI_0_RDB_TRIGGER_reserved0_SHIFT                  1

/* HD_DVI_0 :: RDB_TRIGGER :: RDB_TRIGGER [00:00] */
#define BCHP_HD_DVI_0_RDB_TRIGGER_RDB_TRIGGER_MASK                 0x00000001
#define BCHP_HD_DVI_0_RDB_TRIGGER_RDB_TRIGGER_SHIFT                0
#define BCHP_HD_DVI_0_RDB_TRIGGER_RDB_TRIGGER_DEFAULT              0x00000000

/***************************************************************************
 *MUTE_CLEAR - MUTE_CLEAR
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CLEAR :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_MUTE_CLEAR_reserved0_MASK                    0xfffffffe
#define BCHP_HD_DVI_0_MUTE_CLEAR_reserved0_SHIFT                   1

/* HD_DVI_0 :: MUTE_CLEAR :: MUTE_CLEAR [00:00] */
#define BCHP_HD_DVI_0_MUTE_CLEAR_MUTE_CLEAR_MASK                   0x00000001
#define BCHP_HD_DVI_0_MUTE_CLEAR_MUTE_CLEAR_SHIFT                  0
#define BCHP_HD_DVI_0_MUTE_CLEAR_MUTE_CLEAR_DEFAULT                0x00000000

/***************************************************************************
 *HOST_ENABLE - HOST_ENABLE
 ***************************************************************************/
/* HD_DVI_0 :: HOST_ENABLE :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_HOST_ENABLE_reserved0_MASK                   0xfffffffe
#define BCHP_HD_DVI_0_HOST_ENABLE_reserved0_SHIFT                  1

/* HD_DVI_0 :: HOST_ENABLE :: HOST_ENABLE [00:00] */
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_MASK                 0x00000001
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_SHIFT                0
#define BCHP_HD_DVI_0_HOST_ENABLE_HOST_ENABLE_DEFAULT              0x00000000

/***************************************************************************
 *HOST_CONTROL_BITS - HOST_CONTROL_BITS
 ***************************************************************************/
/* HD_DVI_0 :: HOST_CONTROL_BITS :: reserved0 [31:03] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_reserved0_MASK             0xfffffff8
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_reserved0_SHIFT            3

/* HD_DVI_0 :: HOST_CONTROL_BITS :: HOST_DEBUG [02:02] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_MASK            0x00000004
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_SHIFT           2
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DEBUG_DEFAULT         0x00000000

/* HD_DVI_0 :: HOST_CONTROL_BITS :: HOST_DISABLE [01:01] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_MASK          0x00000002
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_SHIFT         1
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_HOST_DISABLE_DEFAULT       0x00000000

/* HD_DVI_0 :: HOST_CONTROL_BITS :: CLEAR_ERRORS [00:00] */
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_MASK          0x00000001
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_SHIFT         0
#define BCHP_HD_DVI_0_HOST_CONTROL_BITS_CLEAR_ERRORS_DEFAULT       0x00000000

/***************************************************************************
 *VID_FORMAT_UPDATE_CLEAR - Video Format Detection Circuit Clear Update Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_SHIFT 31
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_PERIOD_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_DE [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_DE_MASK 0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_DE_SHIFT 30
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_DE_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_SHIFT 29
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_RISE_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_SHIFT 28
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_FALL_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_SHIFT 27
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VSYNC [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_SHIFT 26
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VSYNC_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VAL [25:25] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VAL_MASK 0x02000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VAL_SHIFT 25
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VAL_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VFP [24:24] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VFP_MASK 0x01000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VFP_SHIFT 24
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VFP_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_VBP [23:23] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VBP_MASK 0x00800000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VBP_SHIFT 23
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_VBP_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_SHIFT 22
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_SATURATED_HSYNC_DELAY_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VBLANK2 [21:21] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_MASK 0x00200000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_SHIFT 21
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK2_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VBLANK1 [20:20] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_MASK 0x00100000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_SHIFT 20
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBLANK1_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_MASK 0x00080000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_SHIFT 19
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_HIGH_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_MASK 0x00040000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_SHIFT 18
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSYNC_LOW_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HPOL [17:17] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_MASK 0x00020000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_SHIFT 17
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HPOL_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HAP [16:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HAP_MASK 0x00010000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HAP_SHIFT 16
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HAP_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HFP [15:15] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HFP_MASK 0x00008000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HFP_SHIFT 15
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HFP_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HSP [14:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSP_MASK 0x00004000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSP_SHIFT 14
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HSP_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_HBP [13:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HBP_MASK 0x00002000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HBP_SHIFT 13
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_HBP_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VPOL [12:12] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_MASK 0x00001000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_SHIFT 12
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VPOL_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VAL1 [11:11] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_MASK 0x00000800
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_SHIFT 11
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL1_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_1 [10:10] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_MASK 0x00000400
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_SHIFT 10
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_1_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_1 [09:09] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_MASK 0x00000200
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_SHIFT 9
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_1_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_1 [08:08] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_MASK 0x00000100
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_SHIFT 8
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_1_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_1 [07:07] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_SHIFT 7
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_1_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VAL2 [06:06] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_MASK 0x00000040
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_SHIFT 6
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VAL2_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VFP_2 [05:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_MASK 0x00000020
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_SHIFT 5
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VFP_2_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSP_2 [04:04] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_MASK 0x00000010
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_SHIFT 4
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSP_2_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VBP_2 [03:03] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_MASK 0x00000008
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_SHIFT 3
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VBP_2_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_VSPO_2 [02:02] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_SHIFT 2
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_VSPO_2_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_SHIFT 1
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_PROGRESSIVE_DEFAULT 0x00000000

/* HD_DVI_0 :: VID_FORMAT_UPDATE_CLEAR :: CLEAR_UPDATED_INTERLACED [00:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_SHIFT 0
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_CLEAR_CLEAR_UPDATED_INTERLACED_DEFAULT 0x00000000

/***************************************************************************
 *I3D_FA_DETECT_CLEAR - I3D_FA_DETECT_CLEAR
 ***************************************************************************/
/* HD_DVI_0 :: I3D_FA_DETECT_CLEAR :: reserved0 [31:01] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CLEAR_reserved0_MASK           0xfffffffe
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CLEAR_reserved0_SHIFT          1

/* HD_DVI_0 :: I3D_FA_DETECT_CLEAR :: CLR_V3_TO_V2_MISSED [00:00] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CLEAR_CLR_V3_TO_V2_MISSED_MASK 0x00000001
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CLEAR_CLR_V3_TO_V2_MISSED_SHIFT 0
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CLEAR_CLR_V3_TO_V2_MISSED_DEFAULT 0x00000000

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_1 - FORMAT_THRESHOLD_CFG_1 - Min Vsync Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_1 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_reserved0_MASK        0xf0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_reserved0_SHIFT       28

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_1 :: MIN_VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_MASK    0x0fffffff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_SHIFT   0
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_1_MIN_VSYNC_CNT_DEFAULT 0x0000bf58

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_2 - FORMAT_THRESHOLD_CFG_2 - Max Vsync Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_2 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_reserved0_MASK        0xf0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_reserved0_SHIFT       28

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_2 :: MAX_VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_MASK    0x0fffffff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_SHIFT   0
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_2_MAX_VSYNC_CNT_DEFAULT 0x0000bf78

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_3 - FORMAT_THRESHOLD_CFG_3 - Set Min and Max Hsync Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_3 :: MAX_HSYNC_CNT [31:16] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_MASK    0xffff0000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_SHIFT   16
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MAX_HSYNC_CNT_DEFAULT 0x0000006d

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_3 :: MIN_HSYNC_CNT [15:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_MASK    0x0000ffff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_SHIFT   0
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_3_MIN_HSYNC_CNT_DEFAULT 0x0000004d

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_4 - FORMAT_THRESHOLD_CFG_4 - Set Min and Max Ver. Active Line Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved0_MASK        0xe0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved0_SHIFT       29

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: MAX_VAL_CNT [28:16] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_MASK      0x1fff0000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_SHIFT     16
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MAX_VAL_CNT_DEFAULT   0x000001f0

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved1_MASK        0x0000e000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_reserved1_SHIFT       13

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_4 :: MIN_VAL_CNT [12:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_MASK      0x00001fff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_SHIFT     0
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_4_MIN_VAL_CNT_DEFAULT   0x000001d0

/***************************************************************************
 *FORMAT_THRESHOLD_CFG_5 - FORMAT_THRESHOLD_CFG_5 - Set Min and Max Hor. Active Pixel Count
 ***************************************************************************/
/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved0_MASK        0xc0000000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved0_SHIFT       30

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: MAX_HAP_CNT [29:16] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_MASK      0x3fff0000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_SHIFT     16
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MAX_HAP_CNT_DEFAULT   0x00000290

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved1_MASK        0x0000c000
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_reserved1_SHIFT       14

/* HD_DVI_0 :: FORMAT_THRESHOLD_CFG_5 :: MIN_HAP_CNT [13:00] */
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_MASK      0x00003fff
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_SHIFT     0
#define BCHP_HD_DVI_0_FORMAT_THRESHOLD_CFG_5_MIN_HAP_CNT_DEFAULT   0x00000270

/***************************************************************************
 *PCTR_CLEAN_CFG_1 - PCTR_CLEAN_CFG_1     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: BYPASS [31:31] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_MASK                 0x80000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_SHIFT                31
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_DEFAULT              0x00000001

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: MASK_SYNC_ON_TIMING_ERROR [30:30] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_MASK 0x40000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_SHIFT 30
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_SYNC_ON_TIMING_ERROR_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: CLEAR_ERRORS [29:29] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_MASK           0x20000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_SHIFT          29
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_CLEAR_ERRORS_DEFAULT        0x00000000

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: INPUT_HSYNC_POLARITY [28:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_MASK   0x10000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_SHIFT  28
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_HSYNC_POLARITY_DEFAULT 0x00000001

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: INPUT_VSYNC_POLARITY [27:27] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_MASK   0x08000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_SHIFT  27
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_INPUT_VSYNC_POLARITY_DEFAULT 0x00000001

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: IGNORE_SYNCS [26:26] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_MASK           0x04000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_SHIFT          26
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_IGNORE_SYNCS_DEFAULT        0x00000001

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: reserved0 [25:25] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_reserved0_MASK              0x02000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_reserved0_SHIFT             25

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: BYPASS_THROTTLE [24:24] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_THROTTLE_MASK        0x01000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_THROTTLE_SHIFT       24
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_BYPASS_THROTTLE_DEFAULT     0x00000000

/* HD_DVI_0 :: PCTR_CLEAN_CFG_1 :: MASK_PIXEL_VALUE [23:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_MASK       0x00ffffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_SHIFT      0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_1_MASK_PIXEL_VALUE_DEFAULT    0x00000000

/***************************************************************************
 *PCTR_CLEAN_CFG_2 - PCTR_CLEAN_CFG_2     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: reserved0 [31:14] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved0_MASK              0xffffc000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_reserved0_SHIFT             14

/* HD_DVI_0 :: PCTR_CLEAN_CFG_2 :: PICTURE_PIXELS [13:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_PICTURE_PIXELS_MASK         0x00003fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_PICTURE_PIXELS_SHIFT        0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_2_PICTURE_PIXELS_DEFAULT      0x00000280

/***************************************************************************
 *PCTR_CLEAN_CFG_3 - PCTR_CLEAN_CFG_3     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: reserved0 [31:13] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved0_MASK              0xffffe000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_reserved0_SHIFT             13

/* HD_DVI_0 :: PCTR_CLEAN_CFG_3 :: PICTURE_LINES [12:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_PICTURE_LINES_MASK          0x00001fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_PICTURE_LINES_SHIFT         0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_3_PICTURE_LINES_DEFAULT       0x000001e0

/***************************************************************************
 *PCTR_CLEAN_CFG_4 - PCTR_CLEAN_CFG_4     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved0_MASK              0xc0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved0_SHIFT             30

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: PAD_LINE_HBLANK_LENGTH [29:16] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_MASK 0x3fff0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_SHIFT 16
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_PAD_LINE_HBLANK_LENGTH_DEFAULT 0x00000080

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved1_MASK              0x0000c000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_reserved1_SHIFT             14

/* HD_DVI_0 :: PCTR_CLEAN_CFG_4 :: MAX_HORIZONTAL_LINE_LENGTH [13:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_MASK 0x00003fff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_SHIFT 0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_4_MAX_HORIZONTAL_LINE_LENGTH_DEFAULT 0x00000500

/***************************************************************************
 *PCTR_CLEAN_CFG_5 - PCTR_CLEAN_CFG_5     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: reserved0 [31:06] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_reserved0_MASK              0xffffffc0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_reserved0_SHIFT             6

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: USE_DE_WATCHDOG [05:05] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_USE_DE_WATCHDOG_MASK        0x00000020
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_USE_DE_WATCHDOG_SHIFT       5
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_USE_DE_WATCHDOG_DEFAULT     0x00000000

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: PICTURE_FINISH [04:04] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_FINISH_MASK         0x00000010
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_FINISH_SHIFT        4
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_FINISH_DEFAULT      0x00000000

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: PICTURE_GENERATE [03:03] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_GENERATE_MASK       0x00000008
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_GENERATE_SHIFT      3
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_PICTURE_GENERATE_DEFAULT    0x00000000

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: SINK_DATA [02:02] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_SINK_DATA_MASK              0x00000004
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_SINK_DATA_SHIFT             2
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_SINK_DATA_DEFAULT           0x00000001

/* HD_DVI_0 :: PCTR_CLEAN_CFG_5 :: FAST_PAD [01:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_FAST_PAD_MASK               0x00000003
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_FAST_PAD_SHIFT              0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_5_FAST_PAD_DEFAULT            0x00000001

/***************************************************************************
 *PCTR_CLEAN_CFG_6 - PCTR_CLEAN_CFG_6     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_6 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_reserved0_SHIFT             28

/* HD_DVI_0 :: PCTR_CLEAN_CFG_6 :: PICTURE_TIMEOUT [27:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_PICTURE_TIMEOUT_MASK        0x0fffffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_PICTURE_TIMEOUT_SHIFT       0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_6_PICTURE_TIMEOUT_DEFAULT     0x0036ee80

/***************************************************************************
 *PCTR_CLEAN_CFG_7 - PCTR_CLEAN_CFG_7     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_7 :: reserved0 [31:18] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_reserved0_MASK              0xfffc0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_reserved0_SHIFT             18

/* HD_DVI_0 :: PCTR_CLEAN_CFG_7 :: DE_WATCHDOG [17:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_DE_WATCHDOG_MASK            0x0003ffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_DE_WATCHDOG_SHIFT           0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_7_DE_WATCHDOG_DEFAULT         0x00000000

/***************************************************************************
 *PCTR_CLEAN_CFG_8 - PCTR_CLEAN_CFG_8     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_8 :: reserved0 [31:18] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_reserved0_MASK              0xfffc0000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_reserved0_SHIFT             18

/* HD_DVI_0 :: PCTR_CLEAN_CFG_8 :: TIME_OUT_LINE_ADJ [17:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_TIME_OUT_LINE_ADJ_MASK      0x0003ffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_TIME_OUT_LINE_ADJ_SHIFT     0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_8_TIME_OUT_LINE_ADJ_DEFAULT   0x00000fff

/***************************************************************************
 *PCTR_CLEAN_CFG_9 - PCTR_CLEAN_CFG_9     Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_CLEAN_CFG_9 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_9_reserved0_MASK              0xe0000000
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_9_reserved0_SHIFT             29

/* HD_DVI_0 :: PCTR_CLEAN_CFG_9 :: PAD_NCO_STEP_SIZE [28:00] */
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_9_PAD_NCO_STEP_SIZE_MASK      0x1fffffff
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_9_PAD_NCO_STEP_SIZE_SHIFT     0
#define BCHP_HD_DVI_0_PCTR_CLEAN_CFG_9_PAD_NCO_STEP_SIZE_DEFAULT   0x05800000

/***************************************************************************
 *CHANNEL_CNTRL - CHANNEL_CNTRL        Register
 ***************************************************************************/
/* HD_DVI_0 :: CHANNEL_CNTRL :: SPARE_31_17 [31:23] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_17_MASK               0xff800000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_17_SHIFT              23
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_SPARE_31_17_DEFAULT            0x00000000

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_1_CLIP_MODE [22:21] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_MASK     0x00600000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_SHIFT    21
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_DEFAULT  0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_1_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_2_CLIP_MODE [20:19] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_MASK     0x00180000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_SHIFT    19
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_DEFAULT  0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_2_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: OUTPUT_CH_3_CLIP_MODE [18:17] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_MASK     0x00060000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_SHIFT    17
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_DEFAULT  0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_OUTPUT_CH_3_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: reserved0 [16:12] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_reserved0_MASK                 0x0001f000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_reserved0_SHIFT                12

/* HD_DVI_0 :: CHANNEL_CNTRL :: MODESEL [11:08] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_MODESEL_MASK                   0x00000f00
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_MODESEL_SHIFT                  8
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_MODESEL_DEFAULT                0x00000001

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_MAP_SELECT [07:06] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_MASK        0x000000c0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_SHIFT       6
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_DEFAULT     0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_RGB         0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_CrYCb       1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_CbYCr_ColorReplication 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_MAP_SELECT_CrYCb_ColorReplication 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_1_CLIP_MODE [05:04] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_MASK       0x00000030
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_SHIFT      4
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_DEFAULT    0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_1_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_2_CLIP_MODE [03:02] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_MASK       0x0000000c
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_SHIFT      2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_DEFAULT    0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_2_CLIP_MODE_Clip_at_01_to_254 3

/* HD_DVI_0 :: CHANNEL_CNTRL :: CHANNEL_3_CLIP_MODE [01:00] */
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_MASK       0x00000003
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_SHIFT      0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_DEFAULT    0x00000000
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_No_Clipping 0
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_Clip_at_16_to_240 1
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_Clip_at_16_to_235 2
#define BCHP_HD_DVI_0_CHANNEL_CNTRL_CHANNEL_3_CLIP_MODE_Clip_at_01_to_254 3

/***************************************************************************
 *US_422_TO_444_CONV - US_422_TO_444_CONV   Register
 ***************************************************************************/
/* HD_DVI_0 :: US_422_TO_444_CONV :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_reserved0_MASK            0xffffffe0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_reserved0_SHIFT           5

/* HD_DVI_0 :: US_422_TO_444_CONV :: RING_SUPPION_MODE [04:04] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_MASK    0x00000010
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_SHIFT   4
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_DEFAULT 0x00000000
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_NORMAL  0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MODE_DOUBLE  1

/* HD_DVI_0 :: US_422_TO_444_CONV :: RING_SUPPION [03:03] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_MASK         0x00000008
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_SHIFT        3
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_DEFAULT      0x00000000
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_DISABLE      0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_RING_SUPPION_ENABLE       1

/* HD_DVI_0 :: US_422_TO_444_CONV :: UNBIASED_ROUND_ENABLE [02:02] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_MASK 0x00000004
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_SHIFT 2
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_DEFAULT 0x00000000
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_DISABLE 0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_UNBIASED_ROUND_ENABLE_ENABLE 1

/* HD_DVI_0 :: US_422_TO_444_CONV :: FILT_CTRL [01:00] */
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_MASK            0x00000003
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_SHIFT           0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_DEFAULT         0x00000000
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_LINEAR_INTERPOLATION 0
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_SIX_TAPS_FILTERING 1
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_CHROMA_DUPLICATION 2
#define BCHP_HD_DVI_0_US_422_TO_444_CONV_FILT_CTRL_TEN_TAPS_FILTERING 3

/***************************************************************************
 *PORT_CONFIG - PORT_CONFIG Register
 ***************************************************************************/
/* HD_DVI_0 :: PORT_CONFIG :: FD_STAGE_SEL [31:30] */
#define BCHP_HD_DVI_0_PORT_CONFIG_FD_STAGE_SEL_MASK                0xc0000000
#define BCHP_HD_DVI_0_PORT_CONFIG_FD_STAGE_SEL_SHIFT               30
#define BCHP_HD_DVI_0_PORT_CONFIG_FD_STAGE_SEL_DEFAULT             0x00000001

/* HD_DVI_0 :: PORT_CONFIG :: reserved0 [29:13] */
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved0_MASK                   0x3fffe000
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved0_SHIFT                  13

/* HD_DVI_0 :: PORT_CONFIG :: EXTEND_TIMEOUT [12:12] */
#define BCHP_HD_DVI_0_PORT_CONFIG_EXTEND_TIMEOUT_MASK              0x00001000
#define BCHP_HD_DVI_0_PORT_CONFIG_EXTEND_TIMEOUT_SHIFT             12
#define BCHP_HD_DVI_0_PORT_CONFIG_EXTEND_TIMEOUT_DEFAULT           0x00000001

/* HD_DVI_0 :: PORT_CONFIG :: AUTO_CLK_RATE [11:08] */
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_MASK               0x00000f00
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_SHIFT              8
#define BCHP_HD_DVI_0_PORT_CONFIG_AUTO_CLK_RATE_DEFAULT            0x00000004

/* HD_DVI_0 :: PORT_CONFIG :: USE_EMBEDDED_SYNCS [07:07] */
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_MASK          0x00000080
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_SHIFT         7
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_EMBEDDED_SYNCS_DEFAULT       0x00000000

/* HD_DVI_0 :: PORT_CONFIG :: USE_10_BIT_CODES [06:06] */
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_MASK            0x00000040
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_SHIFT           6
#define BCHP_HD_DVI_0_PORT_CONFIG_USE_10_BIT_CODES_DEFAULT         0x00000000

/* HD_DVI_0 :: PORT_CONFIG :: ITU_SYNC_TYPE [05:05] */
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_MASK               0x00000020
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_SHIFT              5
#define BCHP_HD_DVI_0_PORT_CONFIG_ITU_SYNC_TYPE_DEFAULT            0x00000001

/* HD_DVI_0 :: PORT_CONFIG :: reserved1 [04:04] */
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved1_MASK                   0x00000010
#define BCHP_HD_DVI_0_PORT_CONFIG_reserved1_SHIFT                  4

/* HD_DVI_0 :: PORT_CONFIG :: PIXEL_DECIMATION [03:00] */
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_MASK            0x0000000f
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_SHIFT           0
#define BCHP_HD_DVI_0_PORT_CONFIG_PIXEL_DECIMATION_DEFAULT         0x00000000

/***************************************************************************
 *PIXEL_DECIMATION - PIXEL_DECIMATION
 ***************************************************************************/
/* HD_DVI_0 :: PIXEL_DECIMATION :: reserved0 [31:26] */
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_reserved0_MASK              0xfc000000
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_reserved0_SHIFT             26

/* HD_DVI_0 :: PIXEL_DECIMATION :: UNDECIMATED_LINE_PIXELS [25:08] */
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_UNDECIMATED_LINE_PIXELS_MASK 0x03ffff00
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_UNDECIMATED_LINE_PIXELS_SHIFT 8
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_UNDECIMATED_LINE_PIXELS_DEFAULT 0x00000000

/* HD_DVI_0 :: PIXEL_DECIMATION :: PIXEL_SELECT [07:04] */
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_PIXEL_SELECT_MASK           0x000000f0
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_PIXEL_SELECT_SHIFT          4
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_PIXEL_SELECT_DEFAULT        0x00000000

/* HD_DVI_0 :: PIXEL_DECIMATION :: reserved1 [03:00] */
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_reserved1_MASK              0x0000000f
#define BCHP_HD_DVI_0_PIXEL_DECIMATION_reserved1_SHIFT             0

/***************************************************************************
 *I3D_FA_DETECT_CFG - Field Alternative 3D video Processing configuration
 ***************************************************************************/
/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_reserved0_MASK             0xffc00000
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_reserved0_SHIFT            22

/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: OFFSET [21:08] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OFFSET_MASK                0x003fff00
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OFFSET_SHIFT               8
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OFFSET_DEFAULT             0x0000044c

/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: OVERRIDE_OFFSET [07:07] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OVERRIDE_OFFSET_MASK       0x00000080
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OVERRIDE_OFFSET_SHIFT      7
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OVERRIDE_OFFSET_DEFAULT    0x00000000

/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: VPOL [06:06] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_VPOL_MASK                  0x00000040
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_VPOL_SHIFT                 6
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_VPOL_DEFAULT               0x00000001

/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: OVERRIDE_VPOL [05:05] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OVERRIDE_VPOL_MASK         0x00000020
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OVERRIDE_VPOL_SHIFT        5
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_OVERRIDE_VPOL_DEFAULT      0x00000000

/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: SEL_V3_EDGE_DETECT [04:04] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_SEL_V3_EDGE_DETECT_MASK    0x00000010
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_SEL_V3_EDGE_DETECT_SHIFT   4
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_SEL_V3_EDGE_DETECT_DEFAULT 0x00000000

/* HD_DVI_0 :: I3D_FA_DETECT_CFG :: LOCK_DELAY [03:00] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_LOCK_DELAY_MASK            0x0000000f
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_LOCK_DELAY_SHIFT           0
#define BCHP_HD_DVI_0_I3D_FA_DETECT_CFG_LOCK_DELAY_DEFAULT         0x00000004

/***************************************************************************
 *I3D_FA_CNVT_CFG_0 - Field Alternative 3D video Processing configuration
 ***************************************************************************/
/* HD_DVI_0 :: I3D_FA_CNVT_CFG_0 :: AS_PIXEL_DATA [31:08] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_AS_PIXEL_DATA_MASK         0xffffff00
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_AS_PIXEL_DATA_SHIFT        8
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_AS_PIXEL_DATA_DEFAULT      0x00000000

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_0 :: reserved0 [07:03] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_reserved0_MASK             0x000000f8
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_reserved0_SHIFT            3

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_0 :: OVERRIDE_HPARAM [02:02] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_OVERRIDE_HPARAM_MASK       0x00000004
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_OVERRIDE_HPARAM_SHIFT      2
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_OVERRIDE_HPARAM_DEFAULT    0x00000000

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_0 :: EN_FA3D_TO_FPI3D_CNVT [01:01] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_EN_FA3D_TO_FPI3D_CNVT_MASK 0x00000002
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_EN_FA3D_TO_FPI3D_CNVT_SHIFT 1
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_EN_FA3D_TO_FPI3D_CNVT_DEFAULT 0x00000001

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_0 :: EN_FA3D_CNVT [00:00] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_EN_FA3D_CNVT_MASK          0x00000001
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_EN_FA3D_CNVT_SHIFT         0
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_0_EN_FA3D_CNVT_DEFAULT       0x00000000

/***************************************************************************
 *I3D_FA_CNVT_CFG_1 - Field Alternative 3D video Processing configuration
 ***************************************************************************/
/* HD_DVI_0 :: I3D_FA_CNVT_CFG_1 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_reserved0_MASK             0xc0000000
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_reserved0_SHIFT            30

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_1 :: HSP_AND_HBP [29:16] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_HSP_AND_HBP_MASK           0x3fff0000
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_HSP_AND_HBP_SHIFT          16
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_HSP_AND_HBP_DEFAULT        0x000000c0

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_1 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_reserved1_MASK             0x0000c000
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_reserved1_SHIFT            14

/* HD_DVI_0 :: I3D_FA_CNVT_CFG_1 :: HAP [13:00] */
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_HAP_MASK                   0x00003fff
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_HAP_SHIFT                  0
#define BCHP_HD_DVI_0_I3D_FA_CNVT_CFG_1_HAP_DEFAULT                0x00000780

/***************************************************************************
 *I3D_VBI_CFG_0 - Vertical Blanking Insertion for Frame packed 3D video config
 ***************************************************************************/
/* HD_DVI_0 :: I3D_VBI_CFG_0 :: reserved0 [31:19] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_reserved0_MASK                 0xfff80000
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_reserved0_SHIFT                19

/* HD_DVI_0 :: I3D_VBI_CFG_0 :: ACTIVE_LINES_SKIP [18:04] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_ACTIVE_LINES_SKIP_MASK         0x0007fff0
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_ACTIVE_LINES_SKIP_SHIFT        4
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_ACTIVE_LINES_SKIP_DEFAULT      0x0000044f

/* HD_DVI_0 :: I3D_VBI_CFG_0 :: reserved1 [03:01] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_reserved1_MASK                 0x0000000e
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_reserved1_SHIFT                1

/* HD_DVI_0 :: I3D_VBI_CFG_0 :: EN_VBI_INSERT [00:00] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_EN_VBI_INSERT_MASK             0x00000001
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_EN_VBI_INSERT_SHIFT            0
#define BCHP_HD_DVI_0_I3D_VBI_CFG_0_EN_VBI_INSERT_DEFAULT          0x00000000

/***************************************************************************
 *I3D_VBI_CFG_1 - Vertical Blanking Insertion for Frame packed 3D video config
 ***************************************************************************/
/* HD_DVI_0 :: I3D_VBI_CFG_1 :: reserved0 [31:31] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_reserved0_MASK                 0x80000000
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_reserved0_SHIFT                31

/* HD_DVI_0 :: I3D_VBI_CFG_1 :: VFP [30:16] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_VFP_MASK                       0x7fff0000
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_VFP_SHIFT                      16
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_VFP_DEFAULT                    0x00000002

/* HD_DVI_0 :: I3D_VBI_CFG_1 :: reserved1 [15:15] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_reserved1_MASK                 0x00008000
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_reserved1_SHIFT                15

/* HD_DVI_0 :: I3D_VBI_CFG_1 :: VBI_LINES [14:00] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_VBI_LINES_MASK                 0x00007fff
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_VBI_LINES_SHIFT                0
#define BCHP_HD_DVI_0_I3D_VBI_CFG_1_VBI_LINES_DEFAULT              0x00000016

/***************************************************************************
 *I3D_VBI_CFG_2 - Vertical Blanking Insertion for Frame packed 3D video config
 ***************************************************************************/
/* HD_DVI_0 :: I3D_VBI_CFG_2 :: VSPO [31:16] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_VSPO_MASK                      0xffff0000
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_VSPO_SHIFT                     16
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_VSPO_DEFAULT                   0x0000044c

/* HD_DVI_0 :: I3D_VBI_CFG_2 :: reserved0 [15:15] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_reserved0_MASK                 0x00008000
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_reserved0_SHIFT                15

/* HD_DVI_0 :: I3D_VBI_CFG_2 :: VSP [14:00] */
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_VSP_MASK                       0x00007fff
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_VSP_SHIFT                      0
#define BCHP_HD_DVI_0_I3D_VBI_CFG_2_VSP_DEFAULT                    0x00000005

/***************************************************************************
 *ASR - Active Space Removal
 ***************************************************************************/
/* HD_DVI_0 :: ASR :: TRIGGER_SWAP [31:31] */
#define BCHP_HD_DVI_0_ASR_TRIGGER_SWAP_MASK                        0x80000000
#define BCHP_HD_DVI_0_ASR_TRIGGER_SWAP_SHIFT                       31
#define BCHP_HD_DVI_0_ASR_TRIGGER_SWAP_DEFAULT                     0x00000000

/* HD_DVI_0 :: ASR :: SEPARATE [30:30] */
#define BCHP_HD_DVI_0_ASR_SEPARATE_MASK                            0x40000000
#define BCHP_HD_DVI_0_ASR_SEPARATE_SHIFT                           30
#define BCHP_HD_DVI_0_ASR_SEPARATE_DEFAULT                         0x00000000

/* HD_DVI_0 :: ASR :: reserved0 [29:29] */
#define BCHP_HD_DVI_0_ASR_reserved0_MASK                           0x20000000
#define BCHP_HD_DVI_0_ASR_reserved0_SHIFT                          29

/* HD_DVI_0 :: ASR :: OFFSET [28:16] */
#define BCHP_HD_DVI_0_ASR_OFFSET_MASK                              0x1fff0000
#define BCHP_HD_DVI_0_ASR_OFFSET_SHIFT                             16
#define BCHP_HD_DVI_0_ASR_OFFSET_DEFAULT                           0x00000000

/* HD_DVI_0 :: ASR :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_ASR_reserved1_MASK                           0x0000e000
#define BCHP_HD_DVI_0_ASR_reserved1_SHIFT                          13

/* HD_DVI_0 :: ASR :: LENGTH [12:00] */
#define BCHP_HD_DVI_0_ASR_LENGTH_MASK                              0x00001fff
#define BCHP_HD_DVI_0_ASR_LENGTH_SHIFT                             0
#define BCHP_HD_DVI_0_ASR_LENGTH_DEFAULT                           0x00000000

/***************************************************************************
 *RGB_MONITOR_CFG_1 - RGB Pixel Monitor Configuration Register 1
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved0 [31:19] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved0_MASK             0xfff80000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved0_SHIFT            19

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_UNDER_RANGE [18:18] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_MASK 0x00040000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_SHIFT 18
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_UNDER_RANGE_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_UNDER_RANGE [17:17] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_MASK 0x00020000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_SHIFT 17
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_UNDER_RANGE_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_UNDER_RANGE [16:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_MASK 0x00010000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_SHIFT 16
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_UNDER_RANGE_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved1 [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved1_MASK             0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved1_SHIFT            15

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_MAX_CHANGED [14:14] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_MASK 0x00004000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_SHIFT 14
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MAX_CHANGED_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_MAX_CHANGED [13:13] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_MASK 0x00002000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_SHIFT 13
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MAX_CHANGED_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_MAX_CHANGED [12:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_MASK 0x00001000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_SHIFT 12
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MAX_CHANGED_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved2 [11:11] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved2_MASK             0x00000800
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved2_SHIFT            11

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_RED_MIN_CHANGED [10:10] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_MASK 0x00000400
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_SHIFT 10
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_RED_MIN_CHANGED_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_GREEN_MIN_CHANGED [09:09] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_MASK 0x00000200
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_SHIFT 9
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_GREEN_MIN_CHANGED_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: CLEAR_BLUE_MIN_CHANGED [08:08] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_MASK 0x00000100
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_SHIFT 8
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_CLEAR_BLUE_MIN_CHANGED_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved3 [07:07] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved3_MASK             0x00000080
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved3_SHIFT            7

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: INIT_RED_MONITOR [06:06] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_RED_MONITOR_MASK      0x00000040
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_RED_MONITOR_SHIFT     6
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_RED_MONITOR_DEFAULT   0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: INIT_GREEN_MONITOR [05:05] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_GREEN_MONITOR_MASK    0x00000020
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_GREEN_MONITOR_SHIFT   5
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_GREEN_MONITOR_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: INIT_BLUE_MONITOR [04:04] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_BLUE_MONITOR_MASK     0x00000010
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_BLUE_MONITOR_SHIFT    4
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_INIT_BLUE_MONITOR_DEFAULT  0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: reserved4 [03:03] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved4_MASK             0x00000008
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_reserved4_SHIFT            3

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: ENABLE_RED_MONITOR [02:02] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_MASK    0x00000004
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_SHIFT   2
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_RED_MONITOR_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: ENABLE_GREEN_MONITOR [01:01] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_MASK  0x00000002
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_SHIFT 1
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_GREEN_MONITOR_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_1 :: ENABLE_BLUE_MONITOR [00:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_MASK   0x00000001
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_SHIFT  0
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_1_ENABLE_BLUE_MONITOR_DEFAULT 0x00000000

/***************************************************************************
 *RGB_MONITOR_CFG_2 - RGB Pixel Monitor Configuration Register 2
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved0_MASK             0xff000000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved0_SHIFT            24

/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: RED_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_SHIFT 16
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_UNDER_RANGE_COUNT_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved1_MASK             0x0000f000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_reserved1_SHIFT            12

/* HD_DVI_0 :: RGB_MONITOR_CFG_2 :: RED_RANGE_REQUIRED [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_MASK    0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_SHIFT   0
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_2_RED_RANGE_REQUIRED_DEFAULT 0x00000000

/***************************************************************************
 *RGB_MONITOR_CFG_3 - RGB Pixel Monitor Configuration Register 3
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved0_MASK             0xff000000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved0_SHIFT            24

/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: GREEN_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_SHIFT 16
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_UNDER_RANGE_COUNT_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved1_MASK             0x0000f000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_reserved1_SHIFT            12

/* HD_DVI_0 :: RGB_MONITOR_CFG_3 :: GREEN_RANGE_REQUIRED [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_MASK  0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_SHIFT 0
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_3_GREEN_RANGE_REQUIRED_DEFAULT 0x00000000

/***************************************************************************
 *RGB_MONITOR_CFG_4 - RGB Pixel Monitor Configuration Register 4
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: reserved0 [31:24] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved0_MASK             0xff000000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved0_SHIFT            24

/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: BLUE_UNDER_RANGE_COUNT [23:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_MASK 0x00ff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_SHIFT 16
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_UNDER_RANGE_COUNT_DEFAULT 0x00000000

/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: reserved1 [15:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved1_MASK             0x0000f000
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_reserved1_SHIFT            12

/* HD_DVI_0 :: RGB_MONITOR_CFG_4 :: BLUE_RANGE_REQUIRED [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_MASK   0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_SHIFT  0
#define BCHP_HD_DVI_0_RGB_MONITOR_CFG_4_BLUE_RANGE_REQUIRED_DEFAULT 0x00000000

/***************************************************************************
 *V0_COEFF_C01_C00 - Video Surface 0 Color Matrix coefficients c01 and c00: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C01_C00 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C01_C00 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C01_C00_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C03_C02 - Video Surface 0 Color Matrix coefficients c03 and c02: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C03_C02 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C03_C02 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C03_C02_COEFF_C2_SHIFT              0

/***************************************************************************
 *V0_COEFF_C11_C10 - Video Surface 0 Color Matrix coefficients c11 and c10: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C11_C10 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C11_C10 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C11_C10_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C13_C12 - Video Surface 0 Color Matrix coefficients c13 and c12: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C13_C12 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C13_C12 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C13_C12_COEFF_C2_SHIFT              0

/***************************************************************************
 *V0_COEFF_C21_C20 - Video Surface 0 Color Matrix coefficients c21 and c20: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C21_C20 :: COEFF_C1 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C1_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C1_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C21_C20 :: COEFF_C0 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C0_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C21_C20_COEFF_C0_SHIFT              0

/***************************************************************************
 *V0_COEFF_C23_C22 - Video Surface 0 Color Matrix coefficients c23 and c22: 8-bit in, 8-bit out
 ***************************************************************************/
/* HD_DVI_0 :: V0_COEFF_C23_C22 :: COEFF_C3 [31:16] */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C3_MASK               0xffff0000
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C3_SHIFT              16

/* HD_DVI_0 :: V0_COEFF_C23_C22 :: COEFF_C2 [15:00] */
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C2_MASK               0x0000ffff
#define BCHP_HD_DVI_0_V0_COEFF_C23_C22_COEFF_C2_SHIFT              0

/***************************************************************************
 *DE_GEN_CONFIG1 - DE_GEN_CONFIG1     Register
 ***************************************************************************/
/* HD_DVI_0 :: DE_GEN_CONFIG1 :: VSYNC_POLARITY [31:31] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VSYNC_POLARITY_MASK           0x80000000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VSYNC_POLARITY_SHIFT          31
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VSYNC_POLARITY_DEFAULT        0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG1 :: HSYNC_POLARITY [30:30] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HSYNC_POLARITY_MASK           0x40000000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HSYNC_POLARITY_SHIFT          30
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HSYNC_POLARITY_DEFAULT        0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG1 :: HOR_PIXELS [29:15] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HOR_PIXELS_MASK               0x3fff8000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HOR_PIXELS_SHIFT              15
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_HOR_PIXELS_DEFAULT            0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG1 :: VER_LINES [14:00] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VER_LINES_MASK                0x00007fff
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VER_LINES_SHIFT               0
#define BCHP_HD_DVI_0_DE_GEN_CONFIG1_VER_LINES_DEFAULT             0x00000000

/***************************************************************************
 *DE_GEN_CONFIG2 - DE_GEN_CONFIG2 Register
 ***************************************************************************/
/* HD_DVI_0 :: DE_GEN_CONFIG2 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_reserved0_MASK                0xc0000000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_reserved0_SHIFT               30

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: VER_DELAY1 [29:16] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY1_MASK               0x3fff0000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY1_SHIFT              16
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY1_DEFAULT            0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_reserved1_MASK                0x0000c000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_reserved1_SHIFT               14

/* HD_DVI_0 :: DE_GEN_CONFIG2 :: VER_DELAY2 [13:00] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY2_MASK               0x00003fff
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY2_SHIFT              0
#define BCHP_HD_DVI_0_DE_GEN_CONFIG2_VER_DELAY2_DEFAULT            0x00000000

/***************************************************************************
 *DE_GEN_CONFIG3 - DE_GEN_CONFIG3 Register
 ***************************************************************************/
/* HD_DVI_0 :: DE_GEN_CONFIG3 :: reserved0 [31:31] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_reserved0_MASK                0x80000000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_reserved0_SHIFT               31

/* HD_DVI_0 :: DE_GEN_CONFIG3 :: HOR_DELAY [30:16] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_HOR_DELAY_MASK                0x7fff0000
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_HOR_DELAY_SHIFT               16
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_HOR_DELAY_DEFAULT             0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG3 :: reserved1 [15:03] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_reserved1_MASK                0x0000fff8
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_reserved1_SHIFT               3

/* HD_DVI_0 :: DE_GEN_CONFIG3 :: DE_SELECT [02:02] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_DE_SELECT_MASK                0x00000004
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_DE_SELECT_SHIFT               2
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_DE_SELECT_DEFAULT             0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG3 :: AUTO_POL_DETECT [01:01] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_DETECT_MASK          0x00000002
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_DETECT_SHIFT         1
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_DETECT_DEFAULT       0x00000000

/* HD_DVI_0 :: DE_GEN_CONFIG3 :: AUTO_POL_SELECT [00:00] */
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_SELECT_MASK          0x00000001
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_SELECT_SHIFT         0
#define BCHP_HD_DVI_0_DE_GEN_CONFIG3_AUTO_POL_SELECT_DEFAULT       0x00000000

/***************************************************************************
 *DITHER_LFSR_INIT - DITHER_LFSR_INIT Register
 ***************************************************************************/
/* HD_DVI_0 :: DITHER_LFSR_INIT :: reserved0 [31:22] */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_reserved0_MASK              0xffc00000
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_reserved0_SHIFT             22

/* HD_DVI_0 :: DITHER_LFSR_INIT :: SEQ [21:20] */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_MASK                    0x00300000
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_SHIFT                   20
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_DEFAULT                 0x00000003
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_ONCE                    0
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_SOP            1
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_ONCE_PER_2SOP           2
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_SEQ_NEVER                   3

/* HD_DVI_0 :: DITHER_LFSR_INIT :: VALUE [19:00] */
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_VALUE_MASK                  0x000fffff
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_VALUE_SHIFT                 0
#define BCHP_HD_DVI_0_DITHER_LFSR_INIT_VALUE_DEFAULT               0x00000000

/***************************************************************************
 *DITHER_LFSR_CTRL - DITHER_LFSR_CTRL Register
 ***************************************************************************/
/* HD_DVI_0 :: DITHER_LFSR_CTRL :: reserved0 [31:11] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved0_MASK              0xfffff800
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved0_SHIFT             11

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: T2 [10:08] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_MASK                     0x00000700
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_SHIFT                    8
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_DEFAULT                  0x00000000
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_ZERO                     0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B12                      1
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B13                      2
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B14                      3
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B15                      4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B16                      5
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B17                      6
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T2_B18                      7

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: reserved1 [07:07] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved1_MASK              0x00000080
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved1_SHIFT             7

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: T1 [06:04] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_MASK                     0x00000070
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_SHIFT                    4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_DEFAULT                  0x00000000
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_ZERO                     0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B8                       1
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B9                       2
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B10                      3
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B11                      4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B12                      5
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B13                      6
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T1_B14                      7

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: reserved2 [03:03] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved2_MASK              0x00000008
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_reserved2_SHIFT             3

/* HD_DVI_0 :: DITHER_LFSR_CTRL :: T0 [02:00] */
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_MASK                     0x00000007
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_SHIFT                    0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_DEFAULT                  0x00000000
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B2                       0
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B3                       1
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B4                       2
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B6                       3
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B7                       4
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B8                       5
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B9                       6
#define BCHP_HD_DVI_0_DITHER_LFSR_CTRL_T0_B10                      7

/***************************************************************************
 *DITHER_CTRL - DITHER_CTRL Register
 ***************************************************************************/
/* HD_DVI_0 :: DITHER_CTRL :: MODE [31:30] */
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_MASK                        0xc0000000
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_SHIFT                       30
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_DEFAULT                     0x00000000
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_ROUNDING                    0
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_TRUNCATE                    1
#define BCHP_HD_DVI_0_DITHER_CTRL_MODE_DITHER                      2

/* HD_DVI_0 :: DITHER_CTRL :: OFFSET_CH2 [29:25] */
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH2_MASK                  0x3e000000
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH2_SHIFT                 25
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH2_DEFAULT               0x00000001

/* HD_DVI_0 :: DITHER_CTRL :: SCALE_CH2 [24:20] */
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH2_MASK                   0x01f00000
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH2_SHIFT                  20
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH2_DEFAULT                0x00000000

/* HD_DVI_0 :: DITHER_CTRL :: OFFSET_CH1 [19:15] */
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH1_MASK                  0x000f8000
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH1_SHIFT                 15
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH1_DEFAULT               0x00000001

/* HD_DVI_0 :: DITHER_CTRL :: SCALE_CH1 [14:10] */
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH1_MASK                   0x00007c00
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH1_SHIFT                  10
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH1_DEFAULT                0x00000000

/* HD_DVI_0 :: DITHER_CTRL :: OFFSET_CH0 [09:05] */
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH0_MASK                  0x000003e0
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH0_SHIFT                 5
#define BCHP_HD_DVI_0_DITHER_CTRL_OFFSET_CH0_DEFAULT               0x00000001

/* HD_DVI_0 :: DITHER_CTRL :: SCALE_CH0 [04:00] */
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH0_MASK                   0x0000001f
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH0_SHIFT                  0
#define BCHP_HD_DVI_0_DITHER_CTRL_SCALE_CH0_DEFAULT                0x00000000

/***************************************************************************
 *MUTE_CFG_1 - MUTE_CFG_1  Video Mute configuration register
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CFG_1 :: MUTE_ENABLE [31:31] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_ENABLE_MASK                  0x80000000
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_ENABLE_SHIFT                 31
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_ENABLE_DEFAULT               0x00000000

/* HD_DVI_0 :: MUTE_CFG_1 :: reserved0 [30:26] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_reserved0_MASK                    0x7c000000
#define BCHP_HD_DVI_0_MUTE_CFG_1_reserved0_SHIFT                   26

/* HD_DVI_0 :: MUTE_CFG_1 :: DISABLE_TRICK_MODE_TO_UNMUTE [25:25] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_DISABLE_TRICK_MODE_TO_UNMUTE_MASK 0x02000000
#define BCHP_HD_DVI_0_MUTE_CFG_1_DISABLE_TRICK_MODE_TO_UNMUTE_SHIFT 25
#define BCHP_HD_DVI_0_MUTE_CFG_1_DISABLE_TRICK_MODE_TO_UNMUTE_DEFAULT 0x00000000

/* HD_DVI_0 :: MUTE_CFG_1 :: DISABLE_EXTERNAL_MUTE [24:24] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_DISABLE_EXTERNAL_MUTE_MASK        0x01000000
#define BCHP_HD_DVI_0_MUTE_CFG_1_DISABLE_EXTERNAL_MUTE_SHIFT       24
#define BCHP_HD_DVI_0_MUTE_CFG_1_DISABLE_EXTERNAL_MUTE_DEFAULT     0x00000000

/* HD_DVI_0 :: MUTE_CFG_1 :: MUTE_PIXEL_DATA [23:00] */
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_PIXEL_DATA_MASK              0x00ffffff
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_PIXEL_DATA_SHIFT             0
#define BCHP_HD_DVI_0_MUTE_CFG_1_MUTE_PIXEL_DATA_DEFAULT           0x00000000

/***************************************************************************
 *MUTE_CFG_2 - MUTE_CFG_2  Video Mute Mask register 1
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_PCTR_SPARE [31:26] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PCTR_SPARE_MASK              0xfc000000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PCTR_SPARE_SHIFT             26
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PCTR_SPARE_DEFAULT           0x0000003f

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_HAP_LIMIT [25:25] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HAP_LIMIT_MASK         0x02000000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HAP_LIMIT_SHIFT        25
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HAP_LIMIT_DEFAULT      0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_HAP_LIMIT [24:24] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HAP_LIMIT_MASK         0x01000000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HAP_LIMIT_SHIFT        24
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HAP_LIMIT_DEFAULT      0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_VAL2_LIMIT [23:23] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VAL2_LIMIT_MASK        0x00800000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VAL2_LIMIT_SHIFT       23
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VAL2_LIMIT_DEFAULT     0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_VAL2_LIMIT [22:22] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VAL2_LIMIT_MASK        0x00400000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VAL2_LIMIT_SHIFT       22
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VAL2_LIMIT_DEFAULT     0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_VAL1_LIMIT [21:21] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VAL1_LIMIT_MASK        0x00200000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VAL1_LIMIT_SHIFT       21
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VAL1_LIMIT_DEFAULT     0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_VAL1_LIMIT [20:20] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VAL1_LIMIT_MASK        0x00100000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VAL1_LIMIT_SHIFT       20
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VAL1_LIMIT_DEFAULT     0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_HSYNC_FALL_LIMIT [19:19] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HSYNC_FALL_LIMIT_MASK  0x00080000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HSYNC_FALL_LIMIT_SHIFT 19
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HSYNC_FALL_LIMIT_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_HSYNC_FALL_LIMIT [18:18] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HSYNC_FALL_LIMIT_MASK  0x00040000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HSYNC_FALL_LIMIT_SHIFT 18
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HSYNC_FALL_LIMIT_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_HSYNC_RISE_LIMIT [17:17] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HSYNC_RISE_LIMIT_MASK  0x00020000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HSYNC_RISE_LIMIT_SHIFT 17
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_HSYNC_RISE_LIMIT_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_HSYNC_RISE_LIMIT [16:16] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HSYNC_RISE_LIMIT_MASK  0x00010000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HSYNC_RISE_LIMIT_SHIFT 16
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_HSYNC_RISE_LIMIT_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_VSYNC2_LIMIT [15:15] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VSYNC2_LIMIT_MASK      0x00008000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VSYNC2_LIMIT_SHIFT     15
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VSYNC2_LIMIT_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_VSYNC2_LIMIT [14:14] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VSYNC2_LIMIT_MASK      0x00004000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VSYNC2_LIMIT_SHIFT     14
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VSYNC2_LIMIT_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_ABOVE_VSYNC1_LIMIT [13:13] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VSYNC1_LIMIT_MASK      0x00002000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VSYNC1_LIMIT_SHIFT     13
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_ABOVE_VSYNC1_LIMIT_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_BELOW_VSYNC1_LIMIT [12:12] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VSYNC1_LIMIT_MASK      0x00001000
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VSYNC1_LIMIT_SHIFT     12
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_BELOW_VSYNC1_LIMIT_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_VSYNC_DE_ERROR [11:11] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_VSYNC_DE_ERROR_MASK          0x00000800
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_VSYNC_DE_ERROR_SHIFT         11
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_VSYNC_DE_ERROR_DEFAULT       0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_VSYNC_PICTURE_ERROR [10:10] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_VSYNC_PICTURE_ERROR_MASK     0x00000400
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_VSYNC_PICTURE_ERROR_SHIFT    10
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_VSYNC_PICTURE_ERROR_DEFAULT  0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_DE_WATCHDOG_TIMEOUT [09:09] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_DE_WATCHDOG_TIMEOUT_MASK     0x00000200
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_DE_WATCHDOG_TIMEOUT_SHIFT    9
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_DE_WATCHDOG_TIMEOUT_DEFAULT  0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_PICTURE_FINISH_ERROR [08:08] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PICTURE_FINISH_ERROR_MASK    0x00000100
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PICTURE_FINISH_ERROR_SHIFT   8
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PICTURE_FINISH_ERROR_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_PICTURE_GENERATE_ERROR [07:07] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PICTURE_GENERATE_ERROR_MASK  0x00000080
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PICTURE_GENERATE_ERROR_SHIFT 7
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_PICTURE_GENERATE_ERROR_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_DROPPED_DATA_ERROR [06:06] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_DROPPED_DATA_ERROR_MASK      0x00000040
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_DROPPED_DATA_ERROR_SHIFT     6
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_DROPPED_DATA_ERROR_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_INPUT_STALLED [05:05] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_INPUT_STALLED_MASK           0x00000020
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_INPUT_STALLED_SHIFT          5
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_INPUT_STALLED_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_INPUT_STALLED_ERROR [04:04] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_INPUT_STALLED_ERROR_MASK     0x00000010
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_INPUT_STALLED_ERROR_SHIFT    4
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_INPUT_STALLED_ERROR_DEFAULT  0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_LONG_PICTURE_ERROR [03:03] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_LONG_PICTURE_ERROR_MASK      0x00000008
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_LONG_PICTURE_ERROR_SHIFT     3
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_LONG_PICTURE_ERROR_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_SHORT_PICTURE_ERROR [02:02] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_SHORT_PICTURE_ERROR_MASK     0x00000004
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_SHORT_PICTURE_ERROR_SHIFT    2
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_SHORT_PICTURE_ERROR_DEFAULT  0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_LONG_LINE_ERROR [01:01] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_LONG_LINE_ERROR_MASK         0x00000002
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_LONG_LINE_ERROR_SHIFT        1
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_LONG_LINE_ERROR_DEFAULT      0x00000001

/* HD_DVI_0 :: MUTE_CFG_2 :: MASK_SHORT_LINE_ERROR [00:00] */
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_SHORT_LINE_ERROR_MASK        0x00000001
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_SHORT_LINE_ERROR_SHIFT       0
#define BCHP_HD_DVI_0_MUTE_CFG_2_MASK_SHORT_LINE_ERROR_DEFAULT     0x00000001

/***************************************************************************
 *MUTE_CFG_3 - MUTE_CFG_3  Video Mute Mask register 2
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VSYNC_PERIOD_MASK  0x80000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VSYNC_PERIOD_SHIFT 31
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VSYNC_PERIOD_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_DE [30:30] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_DE_MASK            0x40000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_DE_SHIFT           30
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_DE_DEFAULT         0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_RISE_MASK    0x20000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_RISE_SHIFT   29
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_RISE_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_FALL_MASK    0x10000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_FALL_SHIFT   28
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_FALL_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_HSYNC [27:27] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_MASK         0x08000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_SHIFT        27
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_DEFAULT      0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_VSYNC [26:26] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VSYNC_MASK         0x04000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VSYNC_SHIFT        26
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VSYNC_DEFAULT      0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_VAL [25:25] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VAL_MASK           0x02000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VAL_SHIFT          25
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VAL_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_VFP [24:24] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VFP_MASK           0x01000000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VFP_SHIFT          24
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VFP_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_VBP [23:23] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VBP_MASK           0x00800000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VBP_SHIFT          23
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_VBP_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_DELAY_MASK   0x00400000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_DELAY_SHIFT  22
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_SATURATED_HSYNC_DELAY_DEFAULT 0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_FORMAT_SPARE [21:20] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_FORMAT_SPARE_MASK            0x00300000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_FORMAT_SPARE_SHIFT           20
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_FORMAT_SPARE_DEFAULT         0x00000003

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSYNC_HIGH_MASK      0x00080000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSYNC_HIGH_SHIFT     19
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSYNC_HIGH_DEFAULT   0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSYNC_LOW_MASK       0x00040000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSYNC_LOW_SHIFT      18
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSYNC_LOW_DEFAULT    0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HPOL [17:17] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HPOL_MASK            0x00020000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HPOL_SHIFT           17
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HPOL_DEFAULT         0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HAP [16:16] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HAP_MASK             0x00010000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HAP_SHIFT            16
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HAP_DEFAULT          0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HFP [15:15] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HFP_MASK             0x00008000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HFP_SHIFT            15
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HFP_DEFAULT          0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HSP [14:14] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSP_MASK             0x00004000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSP_SHIFT            14
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HSP_DEFAULT          0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_HBP [13:13] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HBP_MASK             0x00002000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HBP_SHIFT            13
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_HBP_DEFAULT          0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VPOL [12:12] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VPOL_MASK            0x00001000
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VPOL_SHIFT           12
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VPOL_DEFAULT         0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VAL1 [11:11] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VAL1_MASK            0x00000800
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VAL1_SHIFT           11
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VAL1_DEFAULT         0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VFP_1 [10:10] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VFP_1_MASK           0x00000400
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VFP_1_SHIFT          10
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VFP_1_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VSP_1 [09:09] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSP_1_MASK           0x00000200
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSP_1_SHIFT          9
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSP_1_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VBP_1 [08:08] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VBP_1_MASK           0x00000100
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VBP_1_SHIFT          8
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VBP_1_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VSPO_1 [07:07] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSPO_1_MASK          0x00000080
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSPO_1_SHIFT         7
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSPO_1_DEFAULT       0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VAL2 [06:06] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VAL2_MASK            0x00000040
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VAL2_SHIFT           6
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VAL2_DEFAULT         0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VFP_2 [05:05] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VFP_2_MASK           0x00000020
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VFP_2_SHIFT          5
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VFP_2_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VSP_2 [04:04] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSP_2_MASK           0x00000010
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSP_2_SHIFT          4
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSP_2_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VBP_2 [03:03] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VBP_2_MASK           0x00000008
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VBP_2_SHIFT          3
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VBP_2_DEFAULT        0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_VSPO_2 [02:02] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSPO_2_MASK          0x00000004
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSPO_2_SHIFT         2
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_VSPO_2_DEFAULT       0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_PROGRESSIVE_MASK     0x00000002
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_PROGRESSIVE_SHIFT    1
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_PROGRESSIVE_DEFAULT  0x00000001

/* HD_DVI_0 :: MUTE_CFG_3 :: MASK_UPDATED_INTERLACED [00:00] */
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_INTERLACED_MASK      0x00000001
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_INTERLACED_SHIFT     0
#define BCHP_HD_DVI_0_MUTE_CFG_3_MASK_UPDATED_INTERLACED_DEFAULT   0x00000001

/***************************************************************************
 *SIDEBAND_CFG - SIDEBAND_CFG Sideband signal configuration register
 ***************************************************************************/
/* HD_DVI_0 :: SIDEBAND_CFG :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_SIDEBAND_CFG_reserved0_MASK                  0xffffffe0
#define BCHP_HD_DVI_0_SIDEBAND_CFG_reserved0_SHIFT                 5

/* HD_DVI_0 :: SIDEBAND_CFG :: USE_EXT_FIELD [04:04] */
#define BCHP_HD_DVI_0_SIDEBAND_CFG_USE_EXT_FIELD_MASK              0x00000010
#define BCHP_HD_DVI_0_SIDEBAND_CFG_USE_EXT_FIELD_SHIFT             4
#define BCHP_HD_DVI_0_SIDEBAND_CFG_USE_EXT_FIELD_DEFAULT           0x00000000

/* HD_DVI_0 :: SIDEBAND_CFG :: reserved1 [03:02] */
#define BCHP_HD_DVI_0_SIDEBAND_CFG_reserved1_MASK                  0x0000000c
#define BCHP_HD_DVI_0_SIDEBAND_CFG_reserved1_SHIFT                 2

/* HD_DVI_0 :: SIDEBAND_CFG :: CONFIG_SAMPLE_POINT [01:00] */
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_MASK        0x00000003
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_SHIFT       0
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_DEFAULT     0x00000001
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_LAST_LINE   0
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_LAST_BUT_ONE_LINE 1
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_LAST_BUT_SECOND_LINE 2
#define BCHP_HD_DVI_0_SIDEBAND_CFG_CONFIG_SAMPLE_POINT_LAST_BUT_THIRD_LINE 3

/***************************************************************************
 *VID_FORMAT_CFG - Video Format Detection Circuit Configuration Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_CFG :: reserved0 [31:09] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_reserved0_MASK                0xfffffe00
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_reserved0_SHIFT               9

/* HD_DVI_0 :: VID_FORMAT_CFG :: VSYNC_AVERAGING [08:08] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VSYNC_AVERAGING_MASK          0x00000100
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VSYNC_AVERAGING_SHIFT         8
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VSYNC_AVERAGING_DEFAULT       0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: VBLANK_FIELD_DET_MODE [07:07] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VBLANK_FIELD_DET_MODE_MASK    0x00000080
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VBLANK_FIELD_DET_MODE_SHIFT   7
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_VBLANK_FIELD_DET_MODE_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_DE_COUNT_ROLLOVER [06:06] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_DE_COUNT_ROLLOVER_MASK  0x00000040
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_DE_COUNT_ROLLOVER_SHIFT 6
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_DE_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_HSYNC_RISE_COUNT_ROLLOVER [05:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_MASK 0x00000020
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_SHIFT 5
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_RISE_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_HSYNC_FALL_COUNT_ROLLOVER [04:04] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_MASK 0x00000010
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_SHIFT 4
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_FALL_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_HSYNC_COUNT_ROLLOVER [03:03] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_MASK 0x00000008
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_SHIFT 3
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_HSYNC_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_VSYNC_COUNT_ROLLOVER [02:02] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_MASK 0x00000004
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_SHIFT 2
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_VSYNC_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER [01:01] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_MASK 0x00000002
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_SHIFT 1
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_ACTIVE_LINE_COUNT_ROLLOVER_DEFAULT 0x00000001

/* HD_DVI_0 :: VID_FORMAT_CFG :: BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER [00:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_MASK 0x00000001
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_SHIFT 0
#define BCHP_HD_DVI_0_VID_FORMAT_CFG_BLOCK_V_FRONT_PORCH_COUNT_ROLLOVER_DEFAULT 0x00000001

/***************************************************************************
 *VID_FORMAT_1 - VID_FORMAT_1  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_1 :: reserved0 [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved0_MASK                  0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved0_SHIFT                 31

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HPOL [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_MASK                   0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_SHIFT                  30
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HPOL_DEFAULT                0x00000001

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HSP [29:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_MASK                    0x3fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_SHIFT                   16
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HSP_DEFAULT                 0x00000000

/* HD_DVI_0 :: VID_FORMAT_1 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_1_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_1 :: UUT_HBP [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_MASK                    0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_SHIFT                   0
#define BCHP_HD_DVI_0_VID_FORMAT_1_UUT_HBP_DEFAULT                 0x00000000

/***************************************************************************
 *VID_FORMAT_2 - VID_FORMAT_2  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_2 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved0_MASK                  0xc0000000
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved0_SHIFT                 30

/* HD_DVI_0 :: VID_FORMAT_2 :: UUT_HFP [29:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HFP_MASK                    0x3fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HFP_SHIFT                   16
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HFP_DEFAULT                 0x00000000

/* HD_DVI_0 :: VID_FORMAT_2 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_2_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_2 :: UUT_HAP [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_MASK                    0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_SHIFT                   0
#define BCHP_HD_DVI_0_VID_FORMAT_2_UUT_HAP_DEFAULT                 0x00000000

/***************************************************************************
 *VID_FORMAT_3 - VID_FORMAT_3  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_FIELD_LATCHED [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_LATCHED_MASK          0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_LATCHED_SHIFT         31
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_LATCHED_DEFAULT       0x00000000

/* HD_DVI_0 :: VID_FORMAT_3 :: PROGRESSIVE [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_MASK                0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_SHIFT               30
#define BCHP_HD_DVI_0_VID_FORMAT_3_PROGRESSIVE_DEFAULT             0x00000001

/* HD_DVI_0 :: VID_FORMAT_3 :: INTERLACED [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_MASK                 0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_SHIFT                29
#define BCHP_HD_DVI_0_VID_FORMAT_3_INTERLACED_DEFAULT              0x00000000

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VPOL [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_MASK                   0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_SHIFT                  28
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VPOL_DEFAULT                0x00000000

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_FIELD [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_MASK                  0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_SHIFT                 27
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_FIELD_DEFAULT               0x00000000

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VDE [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_MASK                    0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_SHIFT                   26
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VDE_DEFAULT                 0x00000000

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VFP0 [25:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_MASK                   0x03ffe000
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_SHIFT                  13
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VFP0_DEFAULT                0x00000000

/* HD_DVI_0 :: VID_FORMAT_3 :: UUT_VSP0 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_MASK                   0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_SHIFT                  0
#define BCHP_HD_DVI_0_VID_FORMAT_3_UUT_VSP0_DEFAULT                0x00000000

/***************************************************************************
 *VID_FORMAT_4 - VID_FORMAT_4  Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_4 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_4 :: UUT_VBP0 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_SHIFT                  16
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VBP0_DEFAULT                0x00000000

/* HD_DVI_0 :: VID_FORMAT_4 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_4_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_4 :: UUT_VSPO0 [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_MASK                  0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_SHIFT                 0
#define BCHP_HD_DVI_0_VID_FORMAT_4_UUT_VSPO0_DEFAULT               0x00000000

/***************************************************************************
 *VID_FORMAT_5 - VID_FORMAT_5 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_5 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VFP1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_SHIFT                  16
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VFP1_DEFAULT                0x00000000

/* HD_DVI_0 :: VID_FORMAT_5 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved1_MASK                  0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_5_reserved1_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_5 :: UUT_VAL1 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_MASK                   0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_SHIFT                  0
#define BCHP_HD_DVI_0_VID_FORMAT_5_UUT_VAL1_DEFAULT                0x00000000

/***************************************************************************
 *VID_FORMAT_6 - VID_FORMAT_6 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_6 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_6 :: UUT_VBP1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_SHIFT                  16
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VBP1_DEFAULT                0x00000000

/* HD_DVI_0 :: VID_FORMAT_6 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_6_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_6 :: UUT_VSPO1 [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_MASK                  0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_SHIFT                 0
#define BCHP_HD_DVI_0_VID_FORMAT_6_UUT_VSPO1_DEFAULT               0x00000000

/***************************************************************************
 *VID_FORMAT_7 - VID_FORMAT_7 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_7 :: reserved0 [31:19] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved0_MASK                  0xfff80000
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved0_SHIFT                 19

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_FIELD_LATCHED_COPY [18:18] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_LATCHED_COPY_MASK     0x00040000
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_LATCHED_COPY_SHIFT    18
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_LATCHED_COPY_DEFAULT  0x00000000

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_FIELD_COPY [17:17] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_COPY_MASK             0x00020000
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_COPY_SHIFT            17
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_FIELD_COPY_DEFAULT          0x00000000

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_VDE_COPY [16:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_VDE_COPY_MASK               0x00010000
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_VDE_COPY_SHIFT              16
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_VDE_COPY_DEFAULT            0x00000000

/* HD_DVI_0 :: VID_FORMAT_7 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved1_MASK                  0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_7_reserved1_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_7 :: UUT_CURRENT_LINE_COUNT [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_MASK     0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_SHIFT    0
#define BCHP_HD_DVI_0_VID_FORMAT_7_UUT_CURRENT_LINE_COUNT_DEFAULT  0x00000000

/***************************************************************************
 *VID_FORMAT_8 - VID_FORMAT_8 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_8 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved0_MASK                  0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved0_SHIFT                 29

/* HD_DVI_0 :: VID_FORMAT_8 :: UUT_VSP1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VSP1_MASK                   0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VSP1_SHIFT                  16
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VSP1_DEFAULT                0x00000000

/* HD_DVI_0 :: VID_FORMAT_8 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved1_MASK                  0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_8_reserved1_SHIFT                 13

/* HD_DVI_0 :: VID_FORMAT_8 :: UUT_VAL0 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VAL0_MASK                   0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VAL0_SHIFT                  0
#define BCHP_HD_DVI_0_VID_FORMAT_8_UUT_VAL0_DEFAULT                0x00000000

/***************************************************************************
 *VID_FORMAT_9 - VID_FORMAT_9 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_9 :: reserved0 [31:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_9_reserved0_MASK                  0xc0000000
#define BCHP_HD_DVI_0_VID_FORMAT_9_reserved0_SHIFT                 30

/* HD_DVI_0 :: VID_FORMAT_9 :: UUT_HSYNC_HIGH [29:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_9_UUT_HSYNC_HIGH_MASK             0x3fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_9_UUT_HSYNC_HIGH_SHIFT            16
#define BCHP_HD_DVI_0_VID_FORMAT_9_UUT_HSYNC_HIGH_DEFAULT          0x00000000

/* HD_DVI_0 :: VID_FORMAT_9 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_9_reserved1_MASK                  0x0000c000
#define BCHP_HD_DVI_0_VID_FORMAT_9_reserved1_SHIFT                 14

/* HD_DVI_0 :: VID_FORMAT_9 :: UUT_HSYNC_LOW [13:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_9_UUT_HSYNC_LOW_MASK              0x00003fff
#define BCHP_HD_DVI_0_VID_FORMAT_9_UUT_HSYNC_LOW_SHIFT             0
#define BCHP_HD_DVI_0_VID_FORMAT_9_UUT_HSYNC_LOW_DEFAULT           0x00000000

/***************************************************************************
 *VID_FORMAT_10 - VID_FORMAT_10 Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_10 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_10_reserved0_MASK                 0xe0000000
#define BCHP_HD_DVI_0_VID_FORMAT_10_reserved0_SHIFT                29

/* HD_DVI_0 :: VID_FORMAT_10 :: UUT_VBLANK1 [28:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_10_UUT_VBLANK1_MASK               0x1fff0000
#define BCHP_HD_DVI_0_VID_FORMAT_10_UUT_VBLANK1_SHIFT              16
#define BCHP_HD_DVI_0_VID_FORMAT_10_UUT_VBLANK1_DEFAULT            0x00000000

/* HD_DVI_0 :: VID_FORMAT_10 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_10_reserved1_MASK                 0x0000e000
#define BCHP_HD_DVI_0_VID_FORMAT_10_reserved1_SHIFT                13

/* HD_DVI_0 :: VID_FORMAT_10 :: UUT_VBLANK0 [12:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_10_UUT_VBLANK0_MASK               0x00001fff
#define BCHP_HD_DVI_0_VID_FORMAT_10_UUT_VBLANK0_SHIFT              0
#define BCHP_HD_DVI_0_VID_FORMAT_10_UUT_VBLANK0_DEFAULT            0x00000000

/***************************************************************************
 *HSYNC_CNT - HSYNC_CNT    Register
 ***************************************************************************/
/* HD_DVI_0 :: HSYNC_CNT :: HSYNC_RISE_COUNT [31:16] */
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_RISE_COUNT_MASK              0xffff0000
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_RISE_COUNT_SHIFT             16
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_RISE_COUNT_DEFAULT           0x00000000

/* HD_DVI_0 :: HSYNC_CNT :: HSYNC_FALL_COUNT [15:00] */
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_FALL_COUNT_MASK              0x0000ffff
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_FALL_COUNT_SHIFT             0
#define BCHP_HD_DVI_0_HSYNC_CNT_HSYNC_FALL_COUNT_DEFAULT           0x00000000

/***************************************************************************
 *VSYNC_CNT_FIELD0 - VSYNC_CNT_FIELD0 Register
 ***************************************************************************/
/* HD_DVI_0 :: VSYNC_CNT_FIELD0 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_reserved0_SHIFT             28

/* HD_DVI_0 :: VSYNC_CNT_FIELD0 :: VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_MASK              0x0fffffff
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_SHIFT             0
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD0_VSYNC_CNT_DEFAULT           0x0fffffff

/***************************************************************************
 *VSYNC_CNT_FIELD1 - VSYNC_CNT_FIELD1 Register
 ***************************************************************************/
/* HD_DVI_0 :: VSYNC_CNT_FIELD1 :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_reserved0_MASK              0xf0000000
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_reserved0_SHIFT             28

/* HD_DVI_0 :: VSYNC_CNT_FIELD1 :: VSYNC_CNT [27:00] */
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_MASK              0x0fffffff
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_SHIFT             0
#define BCHP_HD_DVI_0_VSYNC_CNT_FIELD1_VSYNC_CNT_DEFAULT           0x0fffffff

/***************************************************************************
 *I3D_FA_DETECT_STATUS_0 - Field Alternative 3D video Status
 ***************************************************************************/
/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_0 :: reserved0 [31:18] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_reserved0_MASK        0xfffc0000
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_reserved0_SHIFT       18

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_0 :: V2_OFFSET [17:04] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_V2_OFFSET_MASK        0x0003fff0
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_V2_OFFSET_SHIFT       4

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_0 :: reserved1 [03:03] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_reserved1_MASK        0x00000008
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_reserved1_SHIFT       3

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_0 :: V3_TO_V2_MISSED [02:02] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_V3_TO_V2_MISSED_MASK  0x00000004
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_V3_TO_V2_MISSED_SHIFT 2

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_0 :: FA3D_TO_FPI3D_ACTIVE [01:01] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_FA3D_TO_FPI3D_ACTIVE_MASK 0x00000002
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_FA3D_TO_FPI3D_ACTIVE_SHIFT 1

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_0 :: FA3D_DETECTED [00:00] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_FA3D_DETECTED_MASK    0x00000001
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_0_FA3D_DETECTED_SHIFT   0

/***************************************************************************
 *I3D_FA_DETECT_STATUS_1 - Field Alternative 3D video Status
 ***************************************************************************/
/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_1 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_reserved0_MASK        0xe0000000
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_reserved0_SHIFT       29

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_1 :: V3_LINES [28:16] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_V3_LINES_MASK         0x1fff0000
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_V3_LINES_SHIFT        16

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_1 :: reserved1 [15:13] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_reserved1_MASK        0x0000e000
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_reserved1_SHIFT       13

/* HD_DVI_0 :: I3D_FA_DETECT_STATUS_1 :: V2_LINES [12:00] */
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_V2_LINES_MASK         0x00001fff
#define BCHP_HD_DVI_0_I3D_FA_DETECT_STATUS_1_V2_LINES_SHIFT        0

/***************************************************************************
 *COUNT_AT_FIRST_PIXEL - The DMA trigger count down value at the time of the first picture pixel
 ***************************************************************************/
/* HD_DVI_0 :: COUNT_AT_FIRST_PIXEL :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_reserved0_MASK          0xf0000000
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_reserved0_SHIFT         28

/* HD_DVI_0 :: COUNT_AT_FIRST_PIXEL :: COUNT_AT_FIRST_PIXEL [27:00] */
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_COUNT_AT_FIRST_PIXEL_MASK 0x0fffffff
#define BCHP_HD_DVI_0_COUNT_AT_FIRST_PIXEL_COUNT_AT_FIRST_PIXEL_SHIFT 0

/***************************************************************************
 *VID_FORMAT_UPDATE_STATUS - Video Format Detection Circuit Update Register
 ***************************************************************************/
/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VSYNC_PERIOD [31:31] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_MASK 0x80000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_PERIOD_SHIFT 31

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_DE [30:30] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_DE_MASK   0x40000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_DE_SHIFT  30

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC_RISE [29:29] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_RISE_MASK 0x20000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_RISE_SHIFT 29

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC_FALL [28:28] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_FALL_MASK 0x10000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_FALL_SHIFT 28

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC [27:27] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_MASK 0x08000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_SHIFT 27

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VSYNC [26:26] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_MASK 0x04000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VSYNC_SHIFT 26

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VAL [25:25] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VAL_MASK  0x02000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VAL_SHIFT 25

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VFP [24:24] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VFP_MASK  0x01000000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VFP_SHIFT 24

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_VBP [23:23] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VBP_MASK  0x00800000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_VBP_SHIFT 23

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: SATURATED_HSYNC_DELAY [22:22] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_DELAY_MASK 0x00400000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_SATURATED_HSYNC_DELAY_SHIFT 22

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VBLANK2 [21:21] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBLANK2_MASK 0x00200000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBLANK2_SHIFT 21

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VBLANK1 [20:20] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBLANK1_MASK 0x00100000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBLANK1_SHIFT 20

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HSYNC_HIGH [19:19] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSYNC_HIGH_MASK 0x00080000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSYNC_HIGH_SHIFT 19

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HSYNC_LOW [18:18] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSYNC_LOW_MASK 0x00040000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSYNC_LOW_SHIFT 18

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HPOL [17:17] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HPOL_MASK   0x00020000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HPOL_SHIFT  17

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HAP [16:16] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HAP_MASK    0x00010000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HAP_SHIFT   16

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HFP [15:15] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HFP_MASK    0x00008000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HFP_SHIFT   15

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HSP [14:14] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSP_MASK    0x00004000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HSP_SHIFT   14

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_HBP [13:13] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HBP_MASK    0x00002000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_HBP_SHIFT   13

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VPOL [12:12] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VPOL_MASK   0x00001000
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VPOL_SHIFT  12

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VAL1 [11:11] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL1_MASK   0x00000800
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL1_SHIFT  11

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VFP_1 [10:10] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_1_MASK  0x00000400
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_1_SHIFT 10

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSP_1 [09:09] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_1_MASK  0x00000200
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_1_SHIFT 9

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VBP_1 [08:08] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_1_MASK  0x00000100
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_1_SHIFT 8

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSPO_1 [07:07] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_1_MASK 0x00000080
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_1_SHIFT 7

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VAL2 [06:06] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL2_MASK   0x00000040
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VAL2_SHIFT  6

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VFP_2 [05:05] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_2_MASK  0x00000020
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VFP_2_SHIFT 5

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSP_2 [04:04] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_2_MASK  0x00000010
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSP_2_SHIFT 4

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VBP_2 [03:03] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_2_MASK  0x00000008
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VBP_2_SHIFT 3

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_VSPO_2 [02:02] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_2_MASK 0x00000004
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_VSPO_2_SHIFT 2

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_PROGRESSIVE [01:01] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_PROGRESSIVE_MASK 0x00000002
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_PROGRESSIVE_SHIFT 1

/* HD_DVI_0 :: VID_FORMAT_UPDATE_STATUS :: UPDATED_INTERLACED [00:00] */
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_INTERLACED_MASK 0x00000001
#define BCHP_HD_DVI_0_VID_FORMAT_UPDATE_STATUS_UPDATED_INTERLACED_SHIFT 0

/***************************************************************************
 *PCTR_ERROR_STATUS - PCTR_ERROR_STATUS    Register
 ***************************************************************************/
/* HD_DVI_0 :: PCTR_ERROR_STATUS :: reserved0 [31:26] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_reserved0_MASK             0xfc000000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_reserved0_SHIFT            26

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_HAP_LIMIT [25:25] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_MASK       0x02000000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_SHIFT      25
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HAP_LIMIT_DEFAULT    0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_HAP_LIMIT [24:24] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_MASK       0x01000000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_SHIFT      24
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HAP_LIMIT_DEFAULT    0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VAL2_LIMIT [23:23] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_MASK      0x00800000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_SHIFT     23
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL2_LIMIT_DEFAULT   0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VAL2_LIMIT [22:22] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_MASK      0x00400000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_SHIFT     22
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL2_LIMIT_DEFAULT   0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VAL1_LIMIT [21:21] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_MASK      0x00200000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_SHIFT     21
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VAL1_LIMIT_DEFAULT   0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VAL1_LIMIT [20:20] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_MASK      0x00100000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_SHIFT     20
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VAL1_LIMIT_DEFAULT   0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_HSYNC_FALL_LIMIT [19:19] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_MASK 0x00080000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_SHIFT 19
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_FALL_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_HSYNC_FALL_LIMIT [18:18] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_MASK 0x00040000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_SHIFT 18
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_FALL_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_HSYNC_RISE_LIMIT [17:17] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_MASK 0x00020000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_SHIFT 17
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_HSYNC_RISE_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_HSYNC_RISE_LIMIT [16:16] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_MASK 0x00010000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_SHIFT 16
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_HSYNC_RISE_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VSYNC2_LIMIT [15:15] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_MASK    0x00008000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_SHIFT   15
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC2_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VSYNC2_LIMIT [14:14] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_MASK    0x00004000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_SHIFT   14
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC2_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: ABOVE_VSYNC1_LIMIT [13:13] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_MASK    0x00002000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_SHIFT   13
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_ABOVE_VSYNC1_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: BELOW_VSYNC1_LIMIT [12:12] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_MASK    0x00001000
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_SHIFT   12
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_BELOW_VSYNC1_LIMIT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: VSYNC_DE_ERROR [11:11] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_DE_ERROR_MASK        0x00000800
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_DE_ERROR_SHIFT       11
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_DE_ERROR_DEFAULT     0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: VSYNC_PICTURE_ERROR [10:10] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_PICTURE_ERROR_MASK   0x00000400
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_PICTURE_ERROR_SHIFT  10
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_VSYNC_PICTURE_ERROR_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: DE_WATCHDOG_TIMEOUT [09:09] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DE_WATCHDOG_TIMEOUT_MASK   0x00000200
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DE_WATCHDOG_TIMEOUT_SHIFT  9
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DE_WATCHDOG_TIMEOUT_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: PICTURE_FINISH_ERROR [08:08] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_FINISH_ERROR_MASK  0x00000100
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_FINISH_ERROR_SHIFT 8
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_FINISH_ERROR_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: PICTURE_GENERATE_ERROR [07:07] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_GENERATE_ERROR_MASK 0x00000080
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_GENERATE_ERROR_SHIFT 7
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_PICTURE_GENERATE_ERROR_DEFAULT 0x00000000

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: DROPPED_DATA_ERROR [06:06] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DROPPED_DATA_ERROR_MASK    0x00000040
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_DROPPED_DATA_ERROR_SHIFT   6

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: INPUT_STALLED [05:05] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_MASK         0x00000020
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_SHIFT        5

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: INPUT_STALLED_ERROR [04:04] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_ERROR_MASK   0x00000010
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_INPUT_STALLED_ERROR_SHIFT  4

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: LONG_PICTURE_ERROR [03:03] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_PICTURE_ERROR_MASK    0x00000008
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_PICTURE_ERROR_SHIFT   3

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: SHORT_PICTURE_ERROR [02:02] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_PICTURE_ERROR_MASK   0x00000004
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_PICTURE_ERROR_SHIFT  2

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: LONG_LINE_ERROR [01:01] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_LINE_ERROR_MASK       0x00000002
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_LONG_LINE_ERROR_SHIFT      1

/* HD_DVI_0 :: PCTR_ERROR_STATUS :: SHORT_LINE_ERROR [00:00] */
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_LINE_ERROR_MASK      0x00000001
#define BCHP_HD_DVI_0_PCTR_ERROR_STATUS_SHORT_LINE_ERROR_SHIFT     0

/***************************************************************************
 *BRIDGE_ERRORS_AUTO_CLR - BRIDGE_ERRORS_AUTO_CLR
 ***************************************************************************/
/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_reserved0_MASK        0xfffffffc
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_reserved0_SHIFT       2

/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: HOST_ERROR_AUTO_CLR [01:01] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_HOST_ERROR_AUTO_CLR_MASK 0x00000002
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_HOST_ERROR_AUTO_CLR_SHIFT 1

/* HD_DVI_0 :: BRIDGE_ERRORS_AUTO_CLR :: MISSED_PICTURE_ERROR_AUTO_CLR [00:00] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_MISSED_PICTURE_ERROR_AUTO_CLR_MASK 0x00000001
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_AUTO_CLR_MISSED_PICTURE_ERROR_AUTO_CLR_SHIFT 0

/***************************************************************************
 *BRIDGE_ERRORS_RDB_CLR - BRIDGE_ERRORS_RDB_CLR
 ***************************************************************************/
/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_reserved0_MASK         0xfffffffc
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_reserved0_SHIFT        2

/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: HOST_ERROR_RDB_CLR [01:01] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_HOST_ERROR_RDB_CLR_MASK 0x00000002
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_HOST_ERROR_RDB_CLR_SHIFT 1

/* HD_DVI_0 :: BRIDGE_ERRORS_RDB_CLR :: MISSED_PICTURE_ERROR_RDB_CLR [00:00] */
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_MISSED_PICTURE_ERROR_RDB_CLR_MASK 0x00000001
#define BCHP_HD_DVI_0_BRIDGE_ERRORS_RDB_CLR_MISSED_PICTURE_ERROR_RDB_CLR_SHIFT 0

/***************************************************************************
 *BUFFER_FIFO - BUFFER_FIFO    Register
 ***************************************************************************/
/* HD_DVI_0 :: BUFFER_FIFO :: reserved0 [31:28] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved0_MASK                   0xf0000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved0_SHIFT                  28

/* HD_DVI_0 :: BUFFER_FIFO :: CLEAR_STATUS [27:27] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_CLEAR_STATUS_MASK                0x08000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_CLEAR_STATUS_SHIFT               27
#define BCHP_HD_DVI_0_BUFFER_FIFO_CLEAR_STATUS_DEFAULT             0x00000000

/* HD_DVI_0 :: BUFFER_FIFO :: HOLD_WR [26:26] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_MASK                     0x04000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_SHIFT                    26
#define BCHP_HD_DVI_0_BUFFER_FIFO_HOLD_WR_DEFAULT                  0x00000000

/* HD_DVI_0 :: BUFFER_FIFO :: ALMOST_FULL [25:25] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_MASK                 0x02000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_SHIFT                25
#define BCHP_HD_DVI_0_BUFFER_FIFO_ALMOST_FULL_DEFAULT              0x00000000

/* HD_DVI_0 :: BUFFER_FIFO :: OVERFLOW [24:24] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_MASK                    0x01000000
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_SHIFT                   24
#define BCHP_HD_DVI_0_BUFFER_FIFO_OVERFLOW_DEFAULT                 0x00000000

/* HD_DVI_0 :: BUFFER_FIFO :: reserved1 [23:21] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved1_MASK                   0x00e00000
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved1_SHIFT                  21

/* HD_DVI_0 :: BUFFER_FIFO :: WR_ADDR [20:12] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_MASK                     0x001ff000
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_SHIFT                    12
#define BCHP_HD_DVI_0_BUFFER_FIFO_WR_ADDR_DEFAULT                  0x00000000

/* HD_DVI_0 :: BUFFER_FIFO :: reserved2 [11:09] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved2_MASK                   0x00000e00
#define BCHP_HD_DVI_0_BUFFER_FIFO_reserved2_SHIFT                  9

/* HD_DVI_0 :: BUFFER_FIFO :: RD_ADDR [08:00] */
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_MASK                     0x000001ff
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_SHIFT                    0
#define BCHP_HD_DVI_0_BUFFER_FIFO_RD_ADDR_DEFAULT                  0x00000000

/***************************************************************************
 *MUTE_STATUS - MUTE Active status Register
 ***************************************************************************/
/* HD_DVI_0 :: MUTE_STATUS :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_MUTE_STATUS_reserved0_MASK                   0xfffffffc
#define BCHP_HD_DVI_0_MUTE_STATUS_reserved0_SHIFT                  2

/* HD_DVI_0 :: MUTE_STATUS :: MUTE_ENABLE [01:01] */
#define BCHP_HD_DVI_0_MUTE_STATUS_MUTE_ENABLE_MASK                 0x00000002
#define BCHP_HD_DVI_0_MUTE_STATUS_MUTE_ENABLE_SHIFT                1
#define BCHP_HD_DVI_0_MUTE_STATUS_MUTE_ENABLE_DEFAULT              0x00000000

/* HD_DVI_0 :: MUTE_STATUS :: MUTE_ACTIVE [00:00] */
#define BCHP_HD_DVI_0_MUTE_STATUS_MUTE_ACTIVE_MASK                 0x00000001
#define BCHP_HD_DVI_0_MUTE_STATUS_MUTE_ACTIVE_SHIFT                0
#define BCHP_HD_DVI_0_MUTE_STATUS_MUTE_ACTIVE_DEFAULT              0x00000000

/***************************************************************************
 *SIDEBAND_STATUS_1 - SIDE BAND signal status Register
 ***************************************************************************/
/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: reserved0 [31:09] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_reserved0_MASK             0xfffffe00
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_reserved0_SHIFT            9

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: VDEC_3D_COMB_OFF [08:08] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_VDEC_3D_COMB_OFF_MASK      0x00000100
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_VDEC_3D_COMB_OFF_SHIFT     8

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: VCR_DETECTED [07:07] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_VCR_DETECTED_MASK          0x00000080
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_VCR_DETECTED_SHIFT         7

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: TRICK_MODE [06:06] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_TRICK_MODE_MASK            0x00000040
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_TRICK_MODE_SHIFT           6

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: SUBCARRIER_TYPE [05:04] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_SUBCARRIER_TYPE_MASK       0x00000030
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_SUBCARRIER_TYPE_SHIFT      4

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: FIELD [03:03] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_FIELD_MASK                 0x00000008
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_FIELD_SHIFT                3

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: PHASE [02:01] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_PHASE_MASK                 0x00000006
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_PHASE_SHIFT                1

/* HD_DVI_0 :: SIDEBAND_STATUS_1 :: EXTERNAL_MUTE [00:00] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_EXTERNAL_MUTE_MASK         0x00000001
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_1_EXTERNAL_MUTE_SHIFT        0

/***************************************************************************
 *SIDEBAND_STATUS_2 - SIDE BAND signal status after sampling register
 ***************************************************************************/
/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: reserved0 [31:09] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_reserved0_MASK             0xfffffe00
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_reserved0_SHIFT            9

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_VDEC_3D_COMB_OFF [08:08] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_VDEC_3D_COMB_OFF_MASK 0x00000100
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_VDEC_3D_COMB_OFF_SHIFT 8

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_VCR_DETECTED [07:07] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_VCR_DETECTED_MASK  0x00000080
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_VCR_DETECTED_SHIFT 7

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_TRICK_MODE [06:06] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_TRICK_MODE_MASK    0x00000040
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_TRICK_MODE_SHIFT   6

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_SUBCARRIER_TYPE [05:04] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_SUBCARRIER_TYPE_MASK 0x00000030
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_SUBCARRIER_TYPE_SHIFT 4

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_FIELD [03:03] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_FIELD_MASK         0x00000008
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_FIELD_SHIFT        3

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_PHASE [02:01] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_PHASE_MASK         0x00000006
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_PHASE_SHIFT        1

/* HD_DVI_0 :: SIDEBAND_STATUS_2 :: SAMPLED_EXTERNAL_MUTE [00:00] */
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_EXTERNAL_MUTE_MASK 0x00000001
#define BCHP_HD_DVI_0_SIDEBAND_STATUS_2_SAMPLED_EXTERNAL_MUTE_SHIFT 0

/***************************************************************************
 *RGB_MONITOR_STATUS_1 - RGB Pixel Monitor Status Register 1
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MAX_CHANGED [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_CHANGED_MASK    0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_CHANGED_SHIFT   31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MAX [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_MASK            0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MAX_SHIFT           16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MIN_CHANGED [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_CHANGED_MASK    0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_CHANGED_SHIFT   15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_1 :: RED_MIN [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_MASK            0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_1_RED_MIN_SHIFT           0

/***************************************************************************
 *RGB_MONITOR_STATUS_2 - RGB Pixel Monitor Status Register 2
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MAX_CHANGED [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_CHANGED_MASK  0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_CHANGED_SHIFT 31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MAX [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_MASK          0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MAX_SHIFT         16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MIN_CHANGED [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_CHANGED_MASK  0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_CHANGED_SHIFT 15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_2 :: GREEN_MIN [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_MASK          0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_2_GREEN_MIN_SHIFT         0

/***************************************************************************
 *RGB_MONITOR_STATUS_3 - RGB Pixel Monitor Status Register 3
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MAX_CHANGED [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_CHANGED_MASK   0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_CHANGED_SHIFT  31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MAX [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_MASK           0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MAX_SHIFT          16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MIN_CHANGED [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_CHANGED_MASK   0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_CHANGED_SHIFT  15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_3 :: BLUE_MIN [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_MASK           0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_3_BLUE_MIN_SHIFT          0

/***************************************************************************
 *RGB_MONITOR_STATUS_4 - RGB Pixel Monitor Status Register 4
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: RED_UNDER_RANGE [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_UNDER_RANGE_MASK    0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_UNDER_RANGE_SHIFT   31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: RED_RANGE [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_RANGE_MASK          0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_RED_RANGE_SHIFT         16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: GREEN_UNDER_RANGE [15:15] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_UNDER_RANGE_MASK  0x00008000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_UNDER_RANGE_SHIFT 15

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: reserved1 [14:12] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved1_MASK          0x00007000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_reserved1_SHIFT         12

/* HD_DVI_0 :: RGB_MONITOR_STATUS_4 :: GREEN_RANGE [11:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_RANGE_MASK        0x00000fff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_4_GREEN_RANGE_SHIFT       0

/***************************************************************************
 *RGB_MONITOR_STATUS_5 - RGB Pixel Monitor Status Register 5
 ***************************************************************************/
/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: BLUE_UNDER_RANGE [31:31] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_UNDER_RANGE_MASK   0x80000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_UNDER_RANGE_SHIFT  31

/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: reserved0 [30:28] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved0_MASK          0x70000000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved0_SHIFT         28

/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: BLUE_RANGE [27:16] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_RANGE_MASK         0x0fff0000
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_BLUE_RANGE_SHIFT        16

/* HD_DVI_0 :: RGB_MONITOR_STATUS_5 :: reserved1 [15:00] */
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved1_MASK          0x0000ffff
#define BCHP_HD_DVI_0_RGB_MONITOR_STATUS_5_reserved1_SHIFT         0

/***************************************************************************
 *TEST_CONFIG - TEST_CONFIG Register
 ***************************************************************************/
/* HD_DVI_0 :: TEST_CONFIG :: USE_TP_IN_FOR_ACCEPT [31:31] */
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_MASK        0x80000000
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_SHIFT       31
#define BCHP_HD_DVI_0_TEST_CONFIG_USE_TP_IN_FOR_ACCEPT_DEFAULT     0x00000000

/* HD_DVI_0 :: TEST_CONFIG :: reserved0 [30:02] */
#define BCHP_HD_DVI_0_TEST_CONFIG_reserved0_MASK                   0x7ffffffc
#define BCHP_HD_DVI_0_TEST_CONFIG_reserved0_SHIFT                  2

/* HD_DVI_0 :: TEST_CONFIG :: TEST_BUS_SEL [01:01] */
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_MASK                0x00000002
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_SHIFT               1
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_BUS_SEL_DEFAULT             0x00000000

/* HD_DVI_0 :: TEST_CONFIG :: TEST_VSYNC_CNT [00:00] */
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_MASK              0x00000001
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_SHIFT             0
#define BCHP_HD_DVI_0_TEST_CONFIG_TEST_VSYNC_CNT_DEFAULT           0x00000000

/***************************************************************************
 *POSTING_MASTER - HD_DVI Posting Master count control
 ***************************************************************************/
/* HD_DVI_0 :: POSTING_MASTER :: reserved0 [31:09] */
#define BCHP_HD_DVI_0_POSTING_MASTER_reserved0_MASK                0xfffffe00
#define BCHP_HD_DVI_0_POSTING_MASTER_reserved0_SHIFT               9

/* HD_DVI_0 :: POSTING_MASTER :: POSTING_COUNT [08:00] */
#define BCHP_HD_DVI_0_POSTING_MASTER_POSTING_COUNT_MASK            0x000001ff
#define BCHP_HD_DVI_0_POSTING_MASTER_POSTING_COUNT_SHIFT           0
#define BCHP_HD_DVI_0_POSTING_MASTER_POSTING_COUNT_DEFAULT         0x000001ff

/***************************************************************************
 *CRC_CHECK_CFG_0 - HD_DVI CRC Checker Configuration 0
 ***************************************************************************/
/* HD_DVI_0 :: CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_reserved0_MASK               0xfffffff8
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_reserved0_SHIFT              3

/* HD_DVI_0 :: CRC_CHECK_CFG_0 :: MASK_SYNCS [02:02] */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_MASK_SYNCS_MASK              0x00000004
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_MASK_SYNCS_SHIFT             2
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_MASK_SYNCS_DEFAULT           0x00000000

/* HD_DVI_0 :: CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK    0x00000002
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT   1
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0x00000000

/* HD_DVI_0 :: CRC_CHECK_CFG_0 :: CRC_INIT_MODE [00:00] */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_CRC_INIT_MODE_MASK           0x00000001
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_CRC_INIT_MODE_SHIFT          0
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_0_CRC_INIT_MODE_DEFAULT        0x00000000

/***************************************************************************
 *CRC_CHECK_CFG_1 - HD_DVI CRC Checker Configuration 1
 ***************************************************************************/
/* HD_DVI_0 :: CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK      0xffff0000
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT     16
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT   0x00000001

/* HD_DVI_0 :: CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK       0x0000ffff
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT      0
#define BCHP_HD_DVI_0_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT    0x00000001

/***************************************************************************
 *CRC_CHECK_CTL - HD_DVI CRC Checker Control
 ***************************************************************************/
/* HD_DVI_0 :: CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_reserved0_MASK                 0xffffffe0
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_reserved0_SHIFT                5

/* HD_DVI_0 :: CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK           0x00000010
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT          4
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT        0x00000000

/* HD_DVI_0 :: CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK           0x00000008
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT          3
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT        0x00000000

/* HD_DVI_0 :: CRC_CHECK_CTL :: INIT_AND_SAVE_CRC [02:02] */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_INIT_AND_SAVE_CRC_MASK         0x00000004
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_INIT_AND_SAVE_CRC_SHIFT        2
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_INIT_AND_SAVE_CRC_DEFAULT      0x00000000

/* HD_DVI_0 :: CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_SAVE_CRC_MASK                  0x00000002
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_SAVE_CRC_SHIFT                 1
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_SAVE_CRC_DEFAULT               0x00000000

/* HD_DVI_0 :: CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_ENABLE_CRC_MASK                0x00000001
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_ENABLE_CRC_SHIFT               0
#define BCHP_HD_DVI_0_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT             0x00000001

/***************************************************************************
 *CRC_CHECK_STATUS_0 - HD_DVI CRC Checker Status 0
 ***************************************************************************/
/* HD_DVI_0 :: CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_0_reserved0_MASK            0xffff0000
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_0_reserved0_SHIFT           16

/* HD_DVI_0 :: CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_0_CRC_VALUE_MASK            0x0000ffff
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT           0

/***************************************************************************
 *CRC_CHECK_STATUS_1 - HD_DVI CRC Checker Status 1
 ***************************************************************************/
/* HD_DVI_0 :: CRC_CHECK_STATUS_1 :: reserved0 [31:25] */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1_reserved0_MASK            0xfe000000
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1_reserved0_SHIFT           25

/* HD_DVI_0 :: CRC_CHECK_STATUS_1 :: CRC_ERR [24:24] */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1_CRC_ERR_MASK              0x01000000
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1_CRC_ERR_SHIFT             24

/* HD_DVI_0 :: CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK    0x00ffffff
#define BCHP_HD_DVI_0_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT   0

/***************************************************************************
 *BVB_OUTPUT_CFG - HD_DVI BVB Output Video parameters - Configuration bits to clear the errors
 ***************************************************************************/
/* HD_DVI_0 :: BVB_OUTPUT_CFG :: reserved0 [31:02] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_reserved0_MASK                0xfffffffc
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_reserved0_SHIFT               2

/* HD_DVI_0 :: BVB_OUTPUT_CFG :: DISABLE_ASR_LINE_CNT [01:01] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_DISABLE_ASR_LINE_CNT_MASK     0x00000002
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_DISABLE_ASR_LINE_CNT_SHIFT    1
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_DISABLE_ASR_LINE_CNT_DEFAULT  0x00000000

/* HD_DVI_0 :: BVB_OUTPUT_CFG :: BVB_CLEAR_ERRORS [00:00] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_BVB_CLEAR_ERRORS_MASK         0x00000001
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_BVB_CLEAR_ERRORS_SHIFT        0
#define BCHP_HD_DVI_0_BVB_OUTPUT_CFG_BVB_CLEAR_ERRORS_DEFAULT      0x00000000

/***************************************************************************
 *BVB_OUTPUT_MONITOR_0 - HD_DVI BVB Output Video parameters - Pixel count and line count Error flags
 ***************************************************************************/
/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_0 :: reserved0 [31:05] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_reserved0_MASK          0xffffffe0
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_reserved0_SHIFT         5

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_0 :: ILLEGAL_RDB_WR_EARLY [04:04] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_ILLEGAL_RDB_WR_EARLY_MASK 0x00000010
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_ILLEGAL_RDB_WR_EARLY_SHIFT 4

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_0 :: ILLEGAL_RDB_WR [03:03] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_ILLEGAL_RDB_WR_MASK     0x00000008
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_ILLEGAL_RDB_WR_SHIFT    3

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_0 :: PARTIAL_PCTR_ERROR [02:02] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_PARTIAL_PCTR_ERROR_MASK 0x00000004
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_PARTIAL_PCTR_ERROR_SHIFT 2

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_0 :: LINE_COUNT_ERROR [01:01] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_LINE_COUNT_ERROR_MASK   0x00000002
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_LINE_COUNT_ERROR_SHIFT  1

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_0 :: PIXEL_COUNT_ERROR [00:00] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_PIXEL_COUNT_ERROR_MASK  0x00000001
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_0_PIXEL_COUNT_ERROR_SHIFT 0

/***************************************************************************
 *BVB_OUTPUT_MONITOR_1 - HD_DVI BVB Output Video parameters - Pixel count and line count
 ***************************************************************************/
/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_1 :: reserved0 [31:29] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_reserved0_MASK          0xe0000000
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_reserved0_SHIFT         29

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_1 :: ACTIVE_LINE_COUNT [28:16] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_ACTIVE_LINE_COUNT_MASK  0x1fff0000
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_ACTIVE_LINE_COUNT_SHIFT 16

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_1 :: reserved1 [15:14] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_reserved1_MASK          0x0000c000
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_reserved1_SHIFT         14

/* HD_DVI_0 :: BVB_OUTPUT_MONITOR_1 :: ACTIVE_PIXEL_COUNT [13:00] */
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_ACTIVE_PIXEL_COUNT_MASK 0x00003fff
#define BCHP_HD_DVI_0_BVB_OUTPUT_MONITOR_1_ACTIVE_PIXEL_COUNT_SHIFT 0

/***************************************************************************
 *SPARE_REG2 - SPARE_REG2   Register
 ***************************************************************************/
/* HD_DVI_0 :: SPARE_REG2 :: SPARE_31_0 [31:00] */
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_31_0_MASK                   0xffffffff
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_31_0_SHIFT                  0
#define BCHP_HD_DVI_0_SPARE_REG2_SPARE_31_0_DEFAULT                0x00000000

#endif /* #ifndef BCHP_HD_DVI_0_H__ */

/* End of File */
