#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x59a5c9a37ad0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x59a5c9a7f750_0 .net "carry", 0 0, v0x59a5c9a7d8e0_0;  1 drivers
v0x59a5c9a7f810_0 .var "clk", 0 0;
v0x59a5c9a7f920_0 .var "data_in_a", 7 0;
v0x59a5c9a7f9c0_0 .var "data_in_b", 7 0;
v0x59a5c9a7fa60_0 .var "instruction", 7 0;
v0x59a5c9a7fba0_0 .net "negative", 0 0, v0x59a5c9a7d980_0;  1 drivers
v0x59a5c9a7fc90_0 .var "reset", 0 0;
v0x59a5c9a7fd30_0 .net "result", 7 0, L_0x59a5c9a3e240;  1 drivers
v0x59a5c9a7fdd0_0 .net "zero", 0 0, v0x59a5c9a7db70_0;  1 drivers
S_0x59a5c9a5eec0 .scope module, "my_cpu" "CPU" 2 11, 3 1 0, S_0x59a5c9a37ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "instruction";
    .port_info 3 /INPUT 8 "data_in_a";
    .port_info 4 /INPUT 8 "data_in_b";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "carry";
    .port_info 8 /OUTPUT 1 "negative";
L_0x59a5c9a3e240 .functor BUFZ 8, v0x59a5c9a7da40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x59a5c9a7e770_0 .net "alu_result", 7 0, v0x59a5c9a7da40_0;  1 drivers
v0x59a5c9a7e880_0 .net "branch", 0 0, v0x59a5c9a7cf40_0;  1 drivers
v0x59a5c9a7e950_0 .net "carry", 0 0, v0x59a5c9a7d8e0_0;  alias, 1 drivers
v0x59a5c9a7ea50_0 .net "clk", 0 0, v0x59a5c9a7f810_0;  1 drivers
v0x59a5c9a7eb20_0 .net "data_in_a", 7 0, v0x59a5c9a7f920_0;  1 drivers
v0x59a5c9a7ec10_0 .net "data_in_b", 7 0, v0x59a5c9a7f9c0_0;  1 drivers
v0x59a5c9a7ecb0_0 .net "instruction", 7 0, v0x59a5c9a7fa60_0;  1 drivers
v0x59a5c9a7ed50_0 .net "mem_data", 7 0, v0x59a5c9a7e510_0;  1 drivers
v0x59a5c9a7ee20_0 .net "mem_read", 0 0, v0x59a5c9a7d000_0;  1 drivers
v0x59a5c9a7eec0_0 .net "mem_write", 0 0, v0x59a5c9a7d0a0_0;  1 drivers
v0x59a5c9a7efb0_0 .net "negative", 0 0, v0x59a5c9a7d980_0;  alias, 1 drivers
v0x59a5c9a7f050_0 .net "opcode", 7 0, v0x59a5c9a55c30_0;  1 drivers
v0x59a5c9a7f140_0 .var "regA", 7 0;
v0x59a5c9a7f230_0 .var "regB", 7 0;
v0x59a5c9a7f340_0 .net "reg_write", 0 0, v0x59a5c9a7d160_0;  1 drivers
v0x59a5c9a7f3e0_0 .net "reset", 0 0, v0x59a5c9a7fc90_0;  1 drivers
v0x59a5c9a7f480_0 .net "result", 7 0, L_0x59a5c9a3e240;  alias, 1 drivers
v0x59a5c9a7f560_0 .net "zero", 0 0, v0x59a5c9a7db70_0;  alias, 1 drivers
E_0x59a5c9a49520 .event posedge, v0x59a5c9a7f3e0_0, v0x59a5c9a7e380_0;
S_0x59a5c9a5f180 .scope module, "CU" "ControlUnit" 3 36, 4 1 0, S_0x59a5c9a5eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /OUTPUT 8 "ALUOp";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "Branch";
v0x59a5c9a55c30_0 .var "ALUOp", 7 0;
v0x59a5c9a7cf40_0 .var "Branch", 0 0;
v0x59a5c9a7d000_0 .var "MemRead", 0 0;
v0x59a5c9a7d0a0_0 .var "MemWrite", 0 0;
v0x59a5c9a7d160_0 .var "RegWrite", 0 0;
v0x59a5c9a7d270_0 .net "opcode", 7 0, v0x59a5c9a7fa60_0;  alias, 1 drivers
E_0x59a5c9a49b00 .event edge, v0x59a5c9a7d270_0;
S_0x59a5c9a7d410 .scope module, "alu" "Alu" 3 46, 5 1 0, S_0x59a5c9a5eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "opcode";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 8 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Carry";
    .port_info 6 /OUTPUT 1 "Negative";
v0x59a5c9a7d700_0 .net "A", 7 0, v0x59a5c9a7f140_0;  1 drivers
v0x59a5c9a7d800_0 .net "B", 7 0, v0x59a5c9a7f230_0;  1 drivers
v0x59a5c9a7d8e0_0 .var "Carry", 0 0;
v0x59a5c9a7d980_0 .var "Negative", 0 0;
v0x59a5c9a7da40_0 .var "Result", 7 0;
v0x59a5c9a7db70_0 .var "Zero", 0 0;
v0x59a5c9a7dc30_0 .net "opcode", 7 0, v0x59a5c9a55c30_0;  alias, 1 drivers
E_0x59a5c9a40850/0 .event edge, v0x59a5c9a55c30_0, v0x59a5c9a7d700_0, v0x59a5c9a7d800_0, v0x59a5c9a7da40_0;
E_0x59a5c9a40850/1 .event edge, v0x59a5c9a7db70_0, v0x59a5c9a7d8e0_0, v0x59a5c9a7d980_0;
E_0x59a5c9a40850 .event/or E_0x59a5c9a40850/0, E_0x59a5c9a40850/1;
S_0x59a5c9a7ddb0 .scope module, "mem" "memory" 3 57, 6 1 0, S_0x59a5c9a5eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
v0x59a5c9a7e0c0_0 .net "MemRead", 0 0, v0x59a5c9a7d000_0;  alias, 1 drivers
v0x59a5c9a7e1b0_0 .net "MemWrite", 0 0, v0x59a5c9a7d0a0_0;  alias, 1 drivers
v0x59a5c9a7e280_0 .net "address", 7 0, v0x59a5c9a7f140_0;  alias, 1 drivers
v0x59a5c9a7e380_0 .net "clk", 0 0, v0x59a5c9a7f810_0;  alias, 1 drivers
v0x59a5c9a7e420_0 .net "data_in", 7 0, v0x59a5c9a7f230_0;  alias, 1 drivers
v0x59a5c9a7e510_0 .var "data_out", 7 0;
v0x59a5c9a7e5b0 .array "mem", 255 0, 7 0;
E_0x59a5c9a7e060 .event posedge, v0x59a5c9a7e380_0;
    .scope S_0x59a5c9a5f180;
T_0 ;
    %wait E_0x59a5c9a49b00;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7d000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7d0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7d160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7cf40_0, 0, 1;
    %load/vec4 v0x59a5c9a7d270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %vpi_call 4 46 "$display", "Control Unit: Invalid operation" {0 0 0};
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5c9a7d160_0, 0, 1;
    %vpi_call 4 22 "$display", "Control Unit: AND operation" {0 0 0};
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5c9a7d160_0, 0, 1;
    %vpi_call 4 27 "$display", "Control Unit: OR operation" {0 0 0};
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5c9a7d160_0, 0, 1;
    %vpi_call 4 32 "$display", "Control Unit: ADD operation" {0 0 0};
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5c9a7d160_0, 0, 1;
    %vpi_call 4 37 "$display", "Control Unit: SUB operation" {0 0 0};
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x59a5c9a55c30_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5c9a7d160_0, 0, 1;
    %vpi_call 4 42 "$display", "Control Unit: XOR operation" {0 0 0};
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x59a5c9a7d410;
T_1 ;
    %wait E_0x59a5c9a40850;
    %vpi_call 5 13 "$display", "ALU Opcode: %b", v0x59a5c9a7dc30_0 {0 0 0};
    %vpi_call 5 14 "$display", "A: %b, B: %b", v0x59a5c9a7d700_0, v0x59a5c9a7d800_0 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7d8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7d980_0, 0, 1;
    %load/vec4 v0x59a5c9a7dc30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %vpi_call 5 45 "$display", "ALU: Invalid operation" {0 0 0};
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x59a5c9a7d700_0;
    %load/vec4 v0x59a5c9a7d800_0;
    %and;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %vpi_call 5 24 "$display", "ALU: AND operation" {0 0 0};
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x59a5c9a7d700_0;
    %load/vec4 v0x59a5c9a7d800_0;
    %or;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %vpi_call 5 28 "$display", "ALU: OR operation" {0 0 0};
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x59a5c9a7d700_0;
    %pad/u 9;
    %load/vec4 v0x59a5c9a7d800_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %store/vec4 v0x59a5c9a7d8e0_0, 0, 1;
    %vpi_call 5 32 "$display", "ALU: ADD operation" {0 0 0};
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x59a5c9a7d700_0;
    %load/vec4 v0x59a5c9a7d800_0;
    %sub;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %load/vec4 v0x59a5c9a7da40_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x59a5c9a7d980_0, 0, 1;
    %vpi_call 5 37 "$display", "ALU: SUB operation" {0 0 0};
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x59a5c9a7d700_0;
    %load/vec4 v0x59a5c9a7d800_0;
    %xor;
    %store/vec4 v0x59a5c9a7da40_0, 0, 8;
    %vpi_call 5 41 "$display", "ALU: XOR operation" {0 0 0};
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0x59a5c9a7da40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x59a5c9a7db70_0, 0, 1;
    %load/vec4 v0x59a5c9a7da40_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x59a5c9a7d980_0, 0, 1;
    %vpi_call 5 52 "$display", "Result: %b, Zero: %b, Carry: %b, Negative: %b", v0x59a5c9a7da40_0, v0x59a5c9a7db70_0, v0x59a5c9a7d8e0_0, v0x59a5c9a7d980_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x59a5c9a7ddb0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59a5c9a7e5b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59a5c9a7e5b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x59a5c9a7e5b0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7e510_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x59a5c9a7ddb0;
T_3 ;
    %wait E_0x59a5c9a7e060;
    %load/vec4 v0x59a5c9a7e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x59a5c9a7e420_0;
    %load/vec4 v0x59a5c9a7e280_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x59a5c9a7e5b0, 0, 4;
T_3.0 ;
    %load/vec4 v0x59a5c9a7e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x59a5c9a7e280_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x59a5c9a7e5b0, 4;
    %assign/vec4 v0x59a5c9a7e510_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x59a5c9a5eec0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7f140_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7f230_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x59a5c9a5eec0;
T_5 ;
    %wait E_0x59a5c9a49520;
    %load/vec4 v0x59a5c9a7f3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5c9a7f140_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x59a5c9a7f230_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x59a5c9a7eb20_0;
    %assign/vec4 v0x59a5c9a7f140_0, 0;
    %load/vec4 v0x59a5c9a7ec10_0;
    %assign/vec4 v0x59a5c9a7f230_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59a5c9a5eec0;
T_6 ;
    %wait E_0x59a5c9a7e060;
    %vpi_call 3 71 "$display", "Debug - Registers: A = %b, B = %b", v0x59a5c9a7f140_0, v0x59a5c9a7f230_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x59a5c9a37ad0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7f810_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x59a5c9a7f810_0;
    %inv;
    %store/vec4 v0x59a5c9a7f810_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x59a5c9a37ad0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a5c9a7fc90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7fa60_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7f920_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7f9c0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a5c9a7fc90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x59a5c9a7f920_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x59a5c9a7f9c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x59a5c9a7fa60_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 49 "$display", "AND Test - Result: %b, Zero: %b, Carry: %b, Negative: %b", v0x59a5c9a7fd30_0, v0x59a5c9a7fdd0_0, v0x59a5c9a7f750_0, v0x59a5c9a7fba0_0 {0 0 0};
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x59a5c9a7fa60_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 54 "$display", "OR Test - Result: %b, Zero: %b, Carry: %b, Negative: %b", v0x59a5c9a7fd30_0, v0x59a5c9a7fdd0_0, v0x59a5c9a7f750_0, v0x59a5c9a7fba0_0 {0 0 0};
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x59a5c9a7fa60_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 59 "$display", "ADD Test - Result: %b, Zero: %b, Carry: %b, Negative: %b", v0x59a5c9a7fd30_0, v0x59a5c9a7fdd0_0, v0x59a5c9a7f750_0, v0x59a5c9a7fba0_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x59a5c9a37ad0;
T_9 ;
    %vpi_call 2 67 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59a5c9a37ad0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "testbench.v";
    "cpu.v";
    "control_unit.v";
    "alu.v";
    "memory.v";
