Release 7.1.02i ngdbuild H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc3s100etq144-4 -nt timestamp -bm system.bmm -uc
system.ucf C:/temp/rufino/flashwriter/implementation/system.ngc system.ngd 

Reading NGO file 'C:/temp/rufino/flashwriter/implementation/system.ngc' ...
Loading design module
"C:/temp/rufino/flashwriter/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/debug_module_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/sram_512kx8_flash_2mx8_wrapper.ngc"..
.
Loading design module
"C:/temp/rufino/flashwriter/implementation/sram_512kx8_flash_2mx8_util_bus_split
_0_wrapper.ngc"...
Loading design module
"C:/temp/rufino/flashwriter/implementation/opb_bram_if_cntlr_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...

Checking timing specifications ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/word_r1_r2_unalignment' has no driver
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/word_r1_imm_unalignment' has no driver
WARNING:NgdBuild:452 - logical net
   'microblaze_0/microblaze_0/Data_Flow_I/halfword_unalignment' has no driver
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   4

Total memory usage is 72284 kilobytes

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...
