<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p615" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_615{left:96px;bottom:47px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2_615{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_615{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_615{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_615{left:96px;bottom:1038px;}
#t6_615{left:124px;bottom:1038px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t7_615{left:96px;bottom:1011px;}
#t8_615{left:124px;bottom:1011px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t9_615{left:96px;bottom:983px;}
#ta_615{left:124px;bottom:983px;letter-spacing:0.13px;word-spacing:0.16px;}
#tb_615{left:712px;bottom:983px;letter-spacing:0.15px;word-spacing:0.28px;}
#tc_615{left:124px;bottom:962px;letter-spacing:0.15px;word-spacing:2.89px;}
#td_615{left:343px;bottom:962px;letter-spacing:0.09px;}
#te_615{left:365px;bottom:962px;letter-spacing:0.09px;word-spacing:2.94px;}
#tf_615{left:701px;bottom:962px;letter-spacing:0.14px;word-spacing:2.94px;}
#tg_615{left:124px;bottom:941px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_615{left:96px;bottom:913px;}
#ti_615{left:124px;bottom:913px;letter-spacing:0.1px;word-spacing:-0.41px;}
#tj_615{left:96px;bottom:886px;}
#tk_615{left:124px;bottom:886px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tl_615{left:96px;bottom:849px;letter-spacing:-0.14px;word-spacing:0.05px;}
#tm_615{left:401px;bottom:848px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_615{left:96px;bottom:827px;letter-spacing:0.1px;word-spacing:-0.43px;}
#to_615{left:96px;bottom:806px;letter-spacing:0.12px;word-spacing:-0.98px;}
#tp_615{left:96px;bottom:784px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_615{left:96px;bottom:763px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tr_615{left:96px;bottom:726px;letter-spacing:-0.13px;word-spacing:-0.15px;}
#ts_615{left:470px;bottom:726px;letter-spacing:0.14px;word-spacing:-1px;}
#tt_615{left:96px;bottom:704px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tu_615{left:96px;bottom:683px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tv_615{left:96px;bottom:661px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tw_615{left:96px;bottom:640px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tx_615{left:96px;bottom:619px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ty_615{left:96px;bottom:597px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tz_615{left:96px;bottom:576px;letter-spacing:0.12px;word-spacing:-0.52px;}
#t10_615{left:96px;bottom:554px;letter-spacing:0.06px;word-spacing:-0.71px;}
#t11_615{left:255px;bottom:554px;letter-spacing:0.14px;}
#t12_615{left:282px;bottom:554px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t13_615{left:96px;bottom:518px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t14_615{left:501px;bottom:517px;letter-spacing:0.1px;word-spacing:-0.96px;}
#t15_615{left:96px;bottom:496px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t16_615{left:96px;bottom:475px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t17_615{left:96px;bottom:453px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t18_615{left:96px;bottom:432px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t19_615{left:96px;bottom:410px;letter-spacing:0.13px;word-spacing:-0.88px;}
#t1a_615{left:96px;bottom:389px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t1b_615{left:96px;bottom:354px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1c_615{left:96px;bottom:332px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1d_615{left:96px;bottom:311px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1e_615{left:96px;bottom:290px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1f_615{left:96px;bottom:268px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1g_615{left:96px;bottom:247px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1h_615{left:96px;bottom:225px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1i_615{left:96px;bottom:204px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1j_615{left:96px;bottom:183px;letter-spacing:0.11px;}
#t1k_615{left:96px;bottom:146px;letter-spacing:-0.11px;}
#t1l_615{left:611px;bottom:146px;letter-spacing:0.14px;word-spacing:-0.91px;}
#t1m_615{left:96px;bottom:124px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1n_615{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_615{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_615{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_615{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_615{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_615{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_615{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_615{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_615{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts615" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg615Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg615" style="-webkit-user-select: none;"><object width="935" height="1210" data="615/615.svg" type="image/svg+xml" id="pdf615" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_615" class="t s1_615">Page Translation and Protection </span><span id="t2_615" class="t s2_615">160 </span>
<span id="t3_615" class="t s3_615">24593—Rev. 3.41—June 2023 </span><span id="t4_615" class="t s3_615">AMD64 Technology </span>
<span id="t5_615" class="t s4_615">• </span><span id="t6_615" class="t s5_615">External initialization of the processor. </span>
<span id="t7_615" class="t s4_615">• </span><span id="t8_615" class="t s5_615">External masking of the A20 address bit (asserting the A20M# input signal). </span>
<span id="t9_615" class="t s4_615">• </span><span id="ta_615" class="t s5_615">Writes to certain model-specific registers with the WRMSR instruction; see the </span><span id="tb_615" class="t s6_615">BIOS and Kernel </span>
<span id="tc_615" class="t s6_615">Developer’s Guide (BKDG) </span><span id="td_615" class="t s5_615">or </span><span id="te_615" class="t s6_615">Processor Programming Reference Manual </span><span id="tf_615" class="t s5_615">applicable to your </span>
<span id="tg_615" class="t s5_615">product for more information. </span>
<span id="th_615" class="t s4_615">• </span><span id="ti_615" class="t s5_615">A MOV to CR4 that changes CR4.PKE from 0 to 1. </span>
<span id="tj_615" class="t s4_615">• </span><span id="tk_615" class="t s5_615">A MOV to CR4 that clears CR4.PCIDE from 1 to 0. </span>
<span id="tl_615" class="t s7_615">Invalidation of Table Entry Upgrades. </span><span id="tm_615" class="t s5_615">If a table entry is updated to remove a page access </span>
<span id="tn_615" class="t s5_615">constraint, such as removing supervisor, read-only, and/or no-execute restrictions, an invalidation is </span>
<span id="to_615" class="t s5_615">not required because the hardware will automatically detect the changes. If a table entry is updated and </span>
<span id="tp_615" class="t s5_615">does not remove a permission violation, it is unpredictable whether the old or updated entry will be </span>
<span id="tq_615" class="t s5_615">used until an invalidation is performed. </span>
<span id="tr_615" class="t s7_615">Speculative Caching of Address Translations. </span><span id="ts_615" class="t s5_615">For performance reasons, AMD64 processors may </span>
<span id="tt_615" class="t s5_615">speculatively load valid address translations into the TLB on false execution paths. Such translations </span>
<span id="tu_615" class="t s5_615">are not based on references that a program makes from an “architectural state” perspective, but which </span>
<span id="tv_615" class="t s5_615">the processor may make in speculatively following an instruction path which turns out to be </span>
<span id="tw_615" class="t s5_615">mispredicted. In general, the processor may create a TLB entry for any linear address for which valid </span>
<span id="tx_615" class="t s5_615">entries exist in the page table structure currently pointed to by CR3. This may occur for both </span>
<span id="ty_615" class="t s5_615">instruction fetches and data references. Such entries remain cached in the TLBs and may be used in </span>
<span id="tz_615" class="t s5_615">subsequent translations. Loading a translation speculatively will set the Accessed bit, if not already </span>
<span id="t10_615" class="t s5_615">set. A translation will </span><span id="t11_615" class="t s6_615">not </span><span id="t12_615" class="t s5_615">be loaded speculatively if the Dirty bit needs to be set. </span>
<span id="t13_615" class="t s7_615">Caching of Upper Level Translation Table Entries. </span><span id="t14_615" class="t s5_615">Similarly, to improve the performance of table </span>
<span id="t15_615" class="t s5_615">walks on TLB misses, AMD64 processors may save upper level translation table entries in special </span>
<span id="t16_615" class="t s5_615">table walk caching structures which are kept coherent with the tables in memory via the same </span>
<span id="t17_615" class="t s5_615">mechanisms as the TLBs—by means of the INVLPG instruction, moves to CR3, and modification of </span>
<span id="t18_615" class="t s5_615">paging control bits in CR0 and CR4. Like address translations in the TLB, these upper level entries </span>
<span id="t19_615" class="t s5_615">may also be cached speculatively and by false-path execution. These entries are never cached if their P </span>
<span id="t1a_615" class="t s5_615">(present) bits are set to 0. </span>
<span id="t1b_615" class="t s5_615">Under certain circumstances, an upper-level table entry that cannot ultimately lead to a valid </span>
<span id="t1c_615" class="t s5_615">translation (because there are no valid entries in the lower level table to which it points) may also be </span>
<span id="t1d_615" class="t s5_615">cached. This can happen while executing down a false path, when an in-progress table walk gets </span>
<span id="t1e_615" class="t s5_615">cancelled by the branch mispredict before the low level table entry that would cause a fault is </span>
<span id="t1f_615" class="t s5_615">encountered. Said another way, the fact that a page table has no valid entries does not guarantee that </span>
<span id="t1g_615" class="t s5_615">upper level table entries won't be accessed and cached in the processor, as long as those upper level </span>
<span id="t1h_615" class="t s5_615">entries are marked as present. For this reason, it is not safe to modify an upper level entry, even if no </span>
<span id="t1i_615" class="t s5_615">valid lower-level entries exist, without first clearing its present bit, followed by an INVLPG </span>
<span id="t1j_615" class="t s5_615">instruction. </span>
<span id="t1k_615" class="t s7_615">Use of Cached Entries When Reporting a Page Fault Exception. </span><span id="t1l_615" class="t s5_615">On current AMD64 </span>
<span id="t1m_615" class="t s5_615">processors, when any type of page fault exception is encountered by the MMU, any cached upper- </span>
<span id="t1n_615" class="t s8_615">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
