{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 19:56:14 2017 " "Info: Processing started: Mon Aug 28 19:56:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Version2 -c Version2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Version2 -c Version2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register Player_Draw:inst9\|Racket_Move:inst\|O_objectStartX\[1\] register Player_Draw:inst9\|Racket_Object:inst1\|drawing_request 31.213 ns " "Info: Slack time is 31.213 ns for clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"Player_Draw:inst9\|Racket_Move:inst\|O_objectStartX\[1\]\" and destination register \"Player_Draw:inst9\|Racket_Object:inst1\|drawing_request\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "171.7 MHz 5.824 ns " "Info: Fmax is 171.7 MHz (period= 5.824 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.827 ns + Largest register register " "Info: + Largest register to register requirement is 36.827 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns + Largest " "Info: + Largest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.602 ns + Shortest register " "Info: + Shortest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 98 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 98; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.537 ns) 2.602 ns Player_Draw:inst9\|Racket_Object:inst1\|drawing_request 3 REG LCFF_X37_Y25_N1 6 " "Info: 3: + IC(0.990 ns) + CELL(0.537 ns) = 2.602 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 6; REG Node = 'Player_Draw:inst9\|Racket_Object:inst1\|drawing_request'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.64 % ) " "Info: Total cell delay = 0.537 ns ( 20.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.065 ns ( 79.36 % ) " "Info: Total interconnect delay = 2.065 ns ( 79.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Object:inst1|drawing_request {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.598 ns - Longest register " "Info: - Longest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 98 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 98; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.537 ns) 2.598 ns Player_Draw:inst9\|Racket_Move:inst\|O_objectStartX\[1\] 3 REG LCFF_X36_Y25_N15 4 " "Info: 3: + IC(0.986 ns) + CELL(0.537 ns) = 2.598 ns; Loc. = LCFF_X36_Y25_N15; Fanout = 4; REG Node = 'Player_Draw:inst9\|Racket_Move:inst\|O_objectStartX\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] } "NODE_NAME" } } { "PLAYER/Racket_Move.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Move.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.67 % ) " "Info: Total cell delay = 0.537 ns ( 20.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.061 ns ( 79.33 % ) " "Info: Total interconnect delay = 2.061 ns ( 79.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] {} } { 0.000ns 1.075ns 0.986ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Object:inst1|drawing_request {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] {} } { 0.000ns 1.075ns 0.986ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "PLAYER/Racket_Move.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Move.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Object:inst1|drawing_request {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] {} } { 0.000ns 1.075ns 0.986ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.614 ns - Longest register register " "Info: - Longest register to register delay is 5.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Player_Draw:inst9\|Racket_Move:inst\|O_objectStartX\[1\] 1 REG LCFF_X36_Y25_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y25_N15; Fanout = 4; REG Node = 'Player_Draw:inst9\|Racket_Move:inst\|O_objectStartX\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] } "NODE_NAME" } } { "PLAYER/Racket_Move.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Move.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.393 ns) 1.404 ns Player_Draw:inst9\|Racket_Object:inst1\|Add0~1 2 COMB LCCOMB_X37_Y24_N12 2 " "Info: 2: + IC(1.011 ns) + CELL(0.393 ns) = 1.404 ns; Loc. = LCCOMB_X37_Y24_N12; Fanout = 2; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.404 ns" { Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] Player_Draw:inst9|Racket_Object:inst1|Add0~1 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.563 ns Player_Draw:inst9\|Racket_Object:inst1\|Add0~3 3 COMB LCCOMB_X37_Y24_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 1.563 ns; Loc. = LCCOMB_X37_Y24_N14; Fanout = 2; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Player_Draw:inst9|Racket_Object:inst1|Add0~1 Player_Draw:inst9|Racket_Object:inst1|Add0~3 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.634 ns Player_Draw:inst9\|Racket_Object:inst1\|Add0~5 4 COMB LCCOMB_X37_Y24_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.634 ns; Loc. = LCCOMB_X37_Y24_N16; Fanout = 2; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player_Draw:inst9|Racket_Object:inst1|Add0~3 Player_Draw:inst9|Racket_Object:inst1|Add0~5 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.705 ns Player_Draw:inst9\|Racket_Object:inst1\|Add0~7 5 COMB LCCOMB_X37_Y24_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.705 ns; Loc. = LCCOMB_X37_Y24_N18; Fanout = 2; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player_Draw:inst9|Racket_Object:inst1|Add0~5 Player_Draw:inst9|Racket_Object:inst1|Add0~7 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.115 ns Player_Draw:inst9\|Racket_Object:inst1\|Add0~8 6 COMB LCCOMB_X37_Y24_N20 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.115 ns; Loc. = LCCOMB_X37_Y24_N20; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|Add0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Player_Draw:inst9|Racket_Object:inst1|Add0~7 Player_Draw:inst9|Racket_Object:inst1|Add0~8 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.485 ns) 3.631 ns Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~13 7 COMB LCCOMB_X37_Y25_N14 1 " "Info: 7: + IC(1.031 ns) + CELL(0.485 ns) = 3.631 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { Player_Draw:inst9|Racket_Object:inst1|Add0~8 Player_Draw:inst9|Racket_Object:inst1|LessThan1~13 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.702 ns Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~15 8 COMB LCCOMB_X37_Y25_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.702 ns; Loc. = LCCOMB_X37_Y25_N16; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player_Draw:inst9|Racket_Object:inst1|LessThan1~13 Player_Draw:inst9|Racket_Object:inst1|LessThan1~15 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.773 ns Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~17 9 COMB LCCOMB_X37_Y25_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.773 ns; Loc. = LCCOMB_X37_Y25_N18; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Player_Draw:inst9|Racket_Object:inst1|LessThan1~15 Player_Draw:inst9|Racket_Object:inst1|LessThan1~17 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.183 ns Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~18 10 COMB LCCOMB_X37_Y25_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 4.183 ns; Loc. = LCCOMB_X37_Y25_N20; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|LessThan1~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Player_Draw:inst9|Racket_Object:inst1|LessThan1~17 Player_Draw:inst9|Racket_Object:inst1|LessThan1~18 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.413 ns) 4.856 ns Player_Draw:inst9\|Racket_Object:inst1\|drawing_request~1 11 COMB LCCOMB_X37_Y25_N26 1 " "Info: 11: + IC(0.260 ns) + CELL(0.413 ns) = 4.856 ns; Loc. = LCCOMB_X37_Y25_N26; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|drawing_request~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { Player_Draw:inst9|Racket_Object:inst1|LessThan1~18 Player_Draw:inst9|Racket_Object:inst1|drawing_request~1 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 5.530 ns Player_Draw:inst9\|Racket_Object:inst1\|drawing_request~4 12 COMB LCCOMB_X37_Y25_N0 1 " "Info: 12: + IC(0.255 ns) + CELL(0.419 ns) = 5.530 ns; Loc. = LCCOMB_X37_Y25_N0; Fanout = 1; COMB Node = 'Player_Draw:inst9\|Racket_Object:inst1\|drawing_request~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Player_Draw:inst9|Racket_Object:inst1|drawing_request~1 Player_Draw:inst9|Racket_Object:inst1|drawing_request~4 } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.614 ns Player_Draw:inst9\|Racket_Object:inst1\|drawing_request 13 REG LCFF_X37_Y25_N1 6 " "Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 5.614 ns; Loc. = LCFF_X37_Y25_N1; Fanout = 6; REG Node = 'Player_Draw:inst9\|Racket_Object:inst1\|drawing_request'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Player_Draw:inst9|Racket_Object:inst1|drawing_request~4 Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "PLAYER/Racket_Object.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/PLAYER/Racket_Object.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.057 ns ( 54.45 % ) " "Info: Total cell delay = 3.057 ns ( 54.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.557 ns ( 45.55 % ) " "Info: Total interconnect delay = 2.557 ns ( 45.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] Player_Draw:inst9|Racket_Object:inst1|Add0~1 Player_Draw:inst9|Racket_Object:inst1|Add0~3 Player_Draw:inst9|Racket_Object:inst1|Add0~5 Player_Draw:inst9|Racket_Object:inst1|Add0~7 Player_Draw:inst9|Racket_Object:inst1|Add0~8 Player_Draw:inst9|Racket_Object:inst1|LessThan1~13 Player_Draw:inst9|Racket_Object:inst1|LessThan1~15 Player_Draw:inst9|Racket_Object:inst1|LessThan1~17 Player_Draw:inst9|Racket_Object:inst1|LessThan1~18 Player_Draw:inst9|Racket_Object:inst1|drawing_request~1 Player_Draw:inst9|Racket_Object:inst1|drawing_request~4 Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] {} Player_Draw:inst9|Racket_Object:inst1|Add0~1 {} Player_Draw:inst9|Racket_Object:inst1|Add0~3 {} Player_Draw:inst9|Racket_Object:inst1|Add0~5 {} Player_Draw:inst9|Racket_Object:inst1|Add0~7 {} Player_Draw:inst9|Racket_Object:inst1|Add0~8 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~13 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~15 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~17 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~18 {} Player_Draw:inst9|Racket_Object:inst1|drawing_request~1 {} Player_Draw:inst9|Racket_Object:inst1|drawing_request~4 {} Player_Draw:inst9|Racket_Object:inst1|drawing_request {} } { 0.000ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 1.031ns 0.000ns 0.000ns 0.000ns 0.260ns 0.255ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.413ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.602 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Object:inst1|drawing_request {} } { 0.000ns 1.075ns 0.990ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.598 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] {} } { 0.000ns 1.075ns 0.986ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.614 ns" { Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] Player_Draw:inst9|Racket_Object:inst1|Add0~1 Player_Draw:inst9|Racket_Object:inst1|Add0~3 Player_Draw:inst9|Racket_Object:inst1|Add0~5 Player_Draw:inst9|Racket_Object:inst1|Add0~7 Player_Draw:inst9|Racket_Object:inst1|Add0~8 Player_Draw:inst9|Racket_Object:inst1|LessThan1~13 Player_Draw:inst9|Racket_Object:inst1|LessThan1~15 Player_Draw:inst9|Racket_Object:inst1|LessThan1~17 Player_Draw:inst9|Racket_Object:inst1|LessThan1~18 Player_Draw:inst9|Racket_Object:inst1|drawing_request~1 Player_Draw:inst9|Racket_Object:inst1|drawing_request~4 Player_Draw:inst9|Racket_Object:inst1|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.614 ns" { Player_Draw:inst9|Racket_Move:inst|O_objectStartX[1] {} Player_Draw:inst9|Racket_Object:inst1|Add0~1 {} Player_Draw:inst9|Racket_Object:inst1|Add0~3 {} Player_Draw:inst9|Racket_Object:inst1|Add0~5 {} Player_Draw:inst9|Racket_Object:inst1|Add0~7 {} Player_Draw:inst9|Racket_Object:inst1|Add0~8 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~13 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~15 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~17 {} Player_Draw:inst9|Racket_Object:inst1|LessThan1~18 {} Player_Draw:inst9|Racket_Object:inst1|drawing_request~1 {} Player_Draw:inst9|Racket_Object:inst1|drawing_request~4 {} Player_Draw:inst9|Racket_Object:inst1|drawing_request {} } { 0.000ns 1.011ns 0.000ns 0.000ns 0.000ns 0.000ns 1.031ns 0.000ns 0.000ns 0.000ns 0.260ns 0.255ns 0.000ns } { 0.000ns 0.393ns 0.159ns 0.071ns 0.071ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.413ns 0.419ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register misc:inst17\|Reset_Delay:r0\|Cont\[4\] register misc:inst17\|Reset_Delay:r0\|Cont\[3\] 32.859 ns " "Info: Slack time is 32.859 ns for clock \"CLOCK_27\" between source register \"misc:inst17\|Reset_Delay:r0\|Cont\[4\]\" and destination register \"misc:inst17\|Reset_Delay:r0\|Cont\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "239.35 MHz 4.178 ns " "Info: Fmax is 239.35 MHz (period= 4.178 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.823 ns + Largest register register " "Info: + Largest register to register requirement is 36.823 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.628 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X12_Y11_N19 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.628 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[4\] 3 REG LCFF_X12_Y11_N21 3 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X12_Y11_N21; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.964 ns - Longest register register " "Info: - Longest register to register delay is 3.964 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|Reset_Delay:r0\|Cont\[4\] 1 REG LCFF_X12_Y11_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N21; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.406 ns) 0.747 ns misc:inst17\|Reset_Delay:r0\|Equal0~2 2 COMB LCCOMB_X12_Y11_N6 1 " "Info: 2: + IC(0.341 ns) + CELL(0.406 ns) = 0.747 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 1; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Equal0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { misc:inst17|Reset_Delay:r0|Cont[4] misc:inst17|Reset_Delay:r0|Equal0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.410 ns) 1.878 ns misc:inst17\|Reset_Delay:r0\|Equal0~5 3 COMB LCCOMB_X12_Y10_N28 2 " "Info: 3: + IC(0.721 ns) + CELL(0.410 ns) = 1.878 ns; Loc. = LCCOMB_X12_Y10_N28; Fanout = 2; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Equal0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { misc:inst17|Reset_Delay:r0|Equal0~2 misc:inst17|Reset_Delay:r0|Equal0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 2.558 ns misc:inst17\|Reset_Delay:r0\|Equal0~6 4 COMB LCCOMB_X12_Y10_N30 20 " "Info: 4: + IC(0.260 ns) + CELL(0.420 ns) = 2.558 ns; Loc. = LCCOMB_X12_Y10_N30; Fanout = 20; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { misc:inst17|Reset_Delay:r0|Equal0~5 misc:inst17|Reset_Delay:r0|Equal0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.660 ns) 3.964 ns misc:inst17\|Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X12_Y11_N19 3 " "Info: 5: + IC(0.746 ns) + CELL(0.660 ns) = 3.964 ns; Loc. = LCFF_X12_Y11_N19; Fanout = 3; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.406 ns" { misc:inst17|Reset_Delay:r0|Equal0~6 misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.896 ns ( 47.83 % ) " "Info: Total cell delay = 1.896 ns ( 47.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.068 ns ( 52.17 % ) " "Info: Total interconnect delay = 2.068 ns ( 52.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { misc:inst17|Reset_Delay:r0|Cont[4] misc:inst17|Reset_Delay:r0|Equal0~2 misc:inst17|Reset_Delay:r0|Equal0~5 misc:inst17|Reset_Delay:r0|Equal0~6 misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.964 ns" { misc:inst17|Reset_Delay:r0|Cont[4] {} misc:inst17|Reset_Delay:r0|Equal0~2 {} misc:inst17|Reset_Delay:r0|Equal0~5 {} misc:inst17|Reset_Delay:r0|Equal0~6 {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.341ns 0.721ns 0.260ns 0.746ns } { 0.000ns 0.406ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[4] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.964 ns" { misc:inst17|Reset_Delay:r0|Cont[4] misc:inst17|Reset_Delay:r0|Equal0~2 misc:inst17|Reset_Delay:r0|Equal0~5 misc:inst17|Reset_Delay:r0|Equal0~6 misc:inst17|Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.964 ns" { misc:inst17|Reset_Delay:r0|Cont[4] {} misc:inst17|Reset_Delay:r0|Equal0~2 {} misc:inst17|Reset_Delay:r0|Equal0~5 {} misc:inst17|Reset_Delay:r0|Equal0~6 {} misc:inst17|Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.341ns 0.721ns 0.260ns 0.746ns } { 0.000ns 0.406ns 0.410ns 0.420ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register KBD:inst\|bitrec:inst\|dout\[1\] register KBD:inst\|byterec:inst3\|present_state.idle 208.81 MHz 4.789 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 208.81 MHz between source register \"KBD:inst\|bitrec:inst\|dout\[1\]\" and destination register \"KBD:inst\|byterec:inst3\|present_state.idle\" (period= 4.789 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.574 ns + Longest register register " "Info: + Longest register to register delay is 4.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KBD:inst\|bitrec:inst\|dout\[1\] 1 REG LCFF_X48_Y32_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y32_N25; Fanout = 3; REG Node = 'KBD:inst\|bitrec:inst\|dout\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD:inst|bitrec:inst|dout[1] } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.150 ns) 0.882 ns KBD:inst\|byterec:inst3\|Equal0~0 2 COMB LCCOMB_X46_Y32_N16 2 " "Info: 2: + IC(0.732 ns) + CELL(0.150 ns) = 0.882 ns; Loc. = LCCOMB_X46_Y32_N16; Fanout = 2; COMB Node = 'KBD:inst\|byterec:inst3\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { KBD:inst|bitrec:inst|dout[1] KBD:inst|byterec:inst3|Equal0~0 } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.150 ns) 1.474 ns KBD:inst\|byterec:inst3\|Equal1~0 3 COMB LCCOMB_X46_Y32_N20 3 " "Info: 3: + IC(0.442 ns) + CELL(0.150 ns) = 1.474 ns; Loc. = LCCOMB_X46_Y32_N20; Fanout = 3; COMB Node = 'KBD:inst\|byterec:inst3\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { KBD:inst|byterec:inst3|Equal0~0 KBD:inst|byterec:inst3|Equal1~0 } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.271 ns) 2.907 ns KBD:inst\|byterec:inst3\|Selector0~1 4 COMB LCCOMB_X47_Y32_N16 1 " "Info: 4: + IC(1.162 ns) + CELL(0.271 ns) = 2.907 ns; Loc. = LCCOMB_X47_Y32_N16; Fanout = 1; COMB Node = 'KBD:inst\|byterec:inst3\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.433 ns" { KBD:inst|byterec:inst3|Equal1~0 KBD:inst|byterec:inst3|Selector0~1 } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.408 ns) 3.594 ns KBD:inst\|byterec:inst3\|Selector0~2 5 COMB LCCOMB_X47_Y32_N4 1 " "Info: 5: + IC(0.279 ns) + CELL(0.408 ns) = 3.594 ns; Loc. = LCCOMB_X47_Y32_N4; Fanout = 1; COMB Node = 'KBD:inst\|byterec:inst3\|Selector0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { KBD:inst|byterec:inst3|Selector0~1 KBD:inst|byterec:inst3|Selector0~2 } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.438 ns) 4.490 ns KBD:inst\|byterec:inst3\|Selector0~3 6 COMB LCCOMB_X47_Y32_N22 1 " "Info: 6: + IC(0.458 ns) + CELL(0.438 ns) = 4.490 ns; Loc. = LCCOMB_X47_Y32_N22; Fanout = 1; COMB Node = 'KBD:inst\|byterec:inst3\|Selector0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { KBD:inst|byterec:inst3|Selector0~2 KBD:inst|byterec:inst3|Selector0~3 } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.574 ns KBD:inst\|byterec:inst3\|present_state.idle 7 REG LCFF_X47_Y32_N23 4 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 4.574 ns; Loc. = LCFF_X47_Y32_N23; Fanout = 4; REG Node = 'KBD:inst\|byterec:inst3\|present_state.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst|byterec:inst3|Selector0~3 KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.501 ns ( 32.82 % ) " "Info: Total cell delay = 1.501 ns ( 32.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.073 ns ( 67.18 % ) " "Info: Total interconnect delay = 3.073 ns ( 67.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { KBD:inst|bitrec:inst|dout[1] KBD:inst|byterec:inst3|Equal0~0 KBD:inst|byterec:inst3|Equal1~0 KBD:inst|byterec:inst3|Selector0~1 KBD:inst|byterec:inst3|Selector0~2 KBD:inst|byterec:inst3|Selector0~3 KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { KBD:inst|bitrec:inst|dout[1] {} KBD:inst|byterec:inst3|Equal0~0 {} KBD:inst|byterec:inst3|Equal1~0 {} KBD:inst|byterec:inst3|Selector0~1 {} KBD:inst|byterec:inst3|Selector0~2 {} KBD:inst|byterec:inst3|Selector0~3 {} KBD:inst|byterec:inst3|present_state.idle {} } { 0.000ns 0.732ns 0.442ns 1.162ns 0.279ns 0.458ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.408ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.679 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 2.679 ns KBD:inst\|byterec:inst3\|present_state.idle 3 REG LCFF_X47_Y32_N23 4 " "Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X47_Y32_N23; Fanout = 4; REG Node = 'KBD:inst\|byterec:inst3\|present_state.idle'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { CLK~clkctrl KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.33 % ) " "Info: Total cell delay = 1.536 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.143 ns ( 42.67 % ) " "Info: Total interconnect delay = 1.143 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|byterec:inst3|present_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns KBD:inst\|bitrec:inst\|dout\[1\] 3 REG LCFF_X48_Y32_N25 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X48_Y32_N25; Fanout = 3; REG Node = 'KBD:inst\|bitrec:inst\|dout\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl KBD:inst|bitrec:inst|dout[1] } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|dout[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|dout[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|byterec:inst3|present_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|dout[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|dout[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "KBD/byterec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/byterec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.574 ns" { KBD:inst|bitrec:inst|dout[1] KBD:inst|byterec:inst3|Equal0~0 KBD:inst|byterec:inst3|Equal1~0 KBD:inst|byterec:inst3|Selector0~1 KBD:inst|byterec:inst3|Selector0~2 KBD:inst|byterec:inst3|Selector0~3 KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.574 ns" { KBD:inst|bitrec:inst|dout[1] {} KBD:inst|byterec:inst3|Equal0~0 {} KBD:inst|byterec:inst3|Equal1~0 {} KBD:inst|byterec:inst3|Selector0~1 {} KBD:inst|byterec:inst3|Selector0~2 {} KBD:inst|byterec:inst3|Selector0~3 {} KBD:inst|byterec:inst3|present_state.idle {} } { 0.000ns 0.732ns 0.442ns 1.162ns 0.279ns 0.458ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.271ns 0.408ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.679 ns" { CLK CLK~clkctrl KBD:inst|byterec:inst3|present_state.idle } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.679 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|byterec:inst3|present_state.idle {} } { 0.000ns 0.000ns 0.118ns 1.025ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|dout[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|dout[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:inst13\|oVGA_V_SYNC_t register VGA_Controller:inst13\|oVGA_V_SYNC_t 391 ps " "Info: Minimum slack time is 391 ps for clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:inst13\|oVGA_V_SYNC_t\" and destination register \"VGA_Controller:inst13\|oVGA_V_SYNC_t\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 1 REG LCFF_X40_Y25_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y25_N9; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:inst13\|oVGA_V_SYNC_t~0 2 COMB LCCOMB_X40_Y25_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y25_N8; Fanout = 1; COMB Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t VGA_Controller:inst13|oVGA_V_SYNC_t~0 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 3 REG LCFF_X40_Y25_N9 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y25_N9; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t~0 VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t VGA_Controller:inst13|oVGA_V_SYNC_t~0 VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t {} VGA_Controller:inst13|oVGA_V_SYNC_t~0 {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.608 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 98 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 98; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 3 REG LCFF_X40_Y25_N9 6 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N9; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.608 ns - Shortest register " "Info: - Shortest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 98 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 98; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 2.608 ns VGA_Controller:inst13\|oVGA_V_SYNC_t 3 REG LCFF_X40_Y25_N9 6 " "Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.608 ns; Loc. = LCFF_X40_Y25_N9; Fanout = 6; REG Node = 'VGA_Controller:inst13\|oVGA_V_SYNC_t'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.59 % ) " "Info: Total cell delay = 0.537 ns ( 20.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 79.41 % ) " "Info: Total interconnect delay = 2.071 ns ( 79.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t VGA_Controller:inst13|oVGA_V_SYNC_t~0 VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:inst13|oVGA_V_SYNC_t {} VGA_Controller:inst13|oVGA_V_SYNC_t~0 {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|oVGA_V_SYNC_t } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.608 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|oVGA_V_SYNC_t {} } { 0.000ns 1.075ns 0.996ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register misc:inst17\|Reset_Delay:r0\|Cont\[0\] register misc:inst17\|Reset_Delay:r0\|Cont\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_27\" between source register \"misc:inst17\|Reset_Delay:r0\|Cont\[0\]\" and destination register \"misc:inst17\|Reset_Delay:r0\|Cont\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 1 REG LCFF_X12_Y11_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\]~0 2 COMB LCCOMB_X12_Y11_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X12_Y11_N0; Fanout = 1; COMB Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { misc:inst17|Reset_Delay:r0|Cont[0] misc:inst17|Reset_Delay:r0|Cont[0]~0 } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X12_Y11_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { misc:inst17|Reset_Delay:r0|Cont[0]~0 misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] misc:inst17|Reset_Delay:r0|Cont[0]~0 misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] {} misc:inst17|Reset_Delay:r0|Cont[0]~0 {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.628 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X12_Y11_N1 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 21 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 21; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns misc:inst17\|Reset_Delay:r0\|Cont\[0\] 3 REG LCFF_X12_Y11_N1 4 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X12_Y11_N1; Fanout = 4; REG Node = 'misc:inst17\|Reset_Delay:r0\|Cont\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/Reset_Delay.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] misc:inst17|Reset_Delay:r0|Cont[0]~0 misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { misc:inst17|Reset_Delay:r0|Cont[0] {} misc:inst17|Reset_Delay:r0|Cont[0]~0 {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { CLOCK_27 CLOCK_27~clkctrl misc:inst17|Reset_Delay:r0|Cont[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} misc:inst17|Reset_Delay:r0|Cont[0] {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "KBD:inst\|bitrec:inst\|present_state.LowClk KBD_DAT CLK 4.358 ns register " "Info: tsu for register \"KBD:inst\|bitrec:inst\|present_state.LowClk\" (data pin = \"KBD_DAT\", clock pin = \"CLK\") is 4.358 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.074 ns + Longest pin register " "Info: + Longest pin to register delay is 7.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns KBD_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'KBD_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -160 -200 -32 -144 "KBD_DAT" "" } { -168 -32 19 -152 "KBD_DAT" "" } { -40 -152 -103 -24 "KBD_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.107 ns) + CELL(0.150 ns) 6.139 ns KBD:inst\|bitrec:inst\|Selector6~0 2 COMB LCCOMB_X48_Y32_N18 1 " "Info: 2: + IC(5.107 ns) + CELL(0.150 ns) = 6.139 ns; Loc. = LCCOMB_X48_Y32_N18; Fanout = 1; COMB Node = 'KBD:inst\|bitrec:inst\|Selector6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { KBD_DAT KBD:inst|bitrec:inst|Selector6~0 } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.420 ns) 6.990 ns KBD:inst\|bitrec:inst\|Selector6~1 3 COMB LCCOMB_X49_Y32_N12 1 " "Info: 3: + IC(0.431 ns) + CELL(0.420 ns) = 6.990 ns; Loc. = LCCOMB_X49_Y32_N12; Fanout = 1; COMB Node = 'KBD:inst\|bitrec:inst\|Selector6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { KBD:inst|bitrec:inst|Selector6~0 KBD:inst|bitrec:inst|Selector6~1 } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.074 ns KBD:inst\|bitrec:inst\|present_state.LowClk 4 REG LCFF_X49_Y32_N13 8 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.074 ns; Loc. = LCFF_X49_Y32_N13; Fanout = 8; REG Node = 'KBD:inst\|bitrec:inst\|present_state.LowClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst|bitrec:inst|Selector6~1 KBD:inst|bitrec:inst|present_state.LowClk } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 21.71 % ) " "Info: Total cell delay = 1.536 ns ( 21.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.538 ns ( 78.29 % ) " "Info: Total interconnect delay = 5.538 ns ( 78.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.074 ns" { KBD_DAT KBD:inst|bitrec:inst|Selector6~0 KBD:inst|bitrec:inst|Selector6~1 KBD:inst|bitrec:inst|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.074 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst|bitrec:inst|Selector6~0 {} KBD:inst|bitrec:inst|Selector6~1 {} KBD:inst|bitrec:inst|present_state.LowClk {} } { 0.000ns 0.000ns 5.107ns 0.431ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns KBD:inst\|bitrec:inst\|present_state.LowClk 3 REG LCFF_X49_Y32_N13 8 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X49_Y32_N13; Fanout = 8; REG Node = 'KBD:inst\|bitrec:inst\|present_state.LowClk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl KBD:inst|bitrec:inst|present_state.LowClk } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|present_state.LowClk {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.074 ns" { KBD_DAT KBD:inst|bitrec:inst|Selector6~0 KBD:inst|bitrec:inst|Selector6~1 KBD:inst|bitrec:inst|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.074 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst|bitrec:inst|Selector6~0 {} KBD:inst|bitrec:inst|Selector6~1 {} KBD:inst|bitrec:inst|present_state.LowClk {} } { 0.000ns 0.000ns 5.107ns 0.431ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.420ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|present_state.LowClk } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|present_state.LowClk {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[7\] VGA_Controller:inst13\|H_Cont\[1\] 12.392 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[7\]\" through register \"VGA_Controller:inst13\|H_Cont\[1\]\" is 12.392 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -688 24 192 -672 "CLOCK_27" "" } { -696 192 257 -680 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.594 ns + Longest register " "Info: + Longest clock path from clock \"misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.594 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 98 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 98; COMB Node = 'misc:inst17\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.537 ns) 2.594 ns VGA_Controller:inst13\|H_Cont\[1\] 3 REG LCFF_X37_Y26_N7 5 " "Info: 3: + IC(0.982 ns) + CELL(0.537 ns) = 2.594 ns; Loc. = LCFF_X37_Y26_N7; Fanout = 5; REG Node = 'VGA_Controller:inst13\|H_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.519 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|H_Cont[1] } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.70 % ) " "Info: Total cell delay = 0.537 ns ( 20.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.057 ns ( 79.30 % ) " "Info: Total interconnect delay = 2.057 ns ( 79.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|H_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|H_Cont[1] {} } { 0.000ns 1.075ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.576 ns + Longest register pin " "Info: + Longest register to pin delay is 8.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:inst13\|H_Cont\[1\] 1 REG LCFF_X37_Y26_N7 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y26_N7; Fanout = 5; REG Node = 'VGA_Controller:inst13\|H_Cont\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:inst13|H_Cont[1] } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.437 ns) 0.979 ns VGA_Controller:inst13\|oVGA_R~1 2 COMB LCCOMB_X36_Y26_N20 2 " "Info: 2: + IC(0.542 ns) + CELL(0.437 ns) = 0.979 ns; Loc. = LCCOMB_X36_Y26_N20; Fanout = 2; COMB Node = 'VGA_Controller:inst13\|oVGA_R~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.979 ns" { VGA_Controller:inst13|H_Cont[1] VGA_Controller:inst13|oVGA_R~1 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 1.508 ns VGA_Controller:inst13\|oVGA_R~3 3 COMB LCCOMB_X36_Y26_N0 1 " "Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 1.508 ns; Loc. = LCCOMB_X36_Y26_N0; Fanout = 1; COMB Node = 'VGA_Controller:inst13\|oVGA_R~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { VGA_Controller:inst13|oVGA_R~1 VGA_Controller:inst13|oVGA_R~3 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 2.412 ns VGA_Controller:inst13\|oVGA_R~4 4 COMB LCCOMB_X36_Y26_N26 5 " "Info: 4: + IC(0.466 ns) + CELL(0.438 ns) = 2.412 ns; Loc. = LCCOMB_X36_Y26_N26; Fanout = 5; COMB Node = 'VGA_Controller:inst13\|oVGA_R~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { VGA_Controller:inst13|oVGA_R~3 VGA_Controller:inst13|oVGA_R~4 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.393 ns) 3.583 ns VGA_Controller:inst13\|oVGA_R\[7\]~5 5 COMB LCCOMB_X35_Y25_N22 1 " "Info: 5: + IC(0.778 ns) + CELL(0.393 ns) = 3.583 ns; Loc. = LCCOMB_X35_Y25_N22; Fanout = 1; COMB Node = 'VGA_Controller:inst13\|oVGA_R\[7\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { VGA_Controller:inst13|oVGA_R~4 VGA_Controller:inst13|oVGA_R[7]~5 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(2.788 ns) 8.576 ns VGA_R\[7\] 6 PIN PIN_H12 0 " "Info: 6: + IC(2.205 ns) + CELL(2.788 ns) = 8.576 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'VGA_R\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.993 ns" { VGA_Controller:inst13|oVGA_R[7]~5 VGA_R[7] } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -576 1344 1520 -560 "VGA_R\[9..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.327 ns ( 50.45 % ) " "Info: Total cell delay = 4.327 ns ( 50.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.249 ns ( 49.55 % ) " "Info: Total interconnect delay = 4.249 ns ( 49.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.576 ns" { VGA_Controller:inst13|H_Cont[1] VGA_Controller:inst13|oVGA_R~1 VGA_Controller:inst13|oVGA_R~3 VGA_Controller:inst13|oVGA_R~4 VGA_Controller:inst13|oVGA_R[7]~5 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.576 ns" { VGA_Controller:inst13|H_Cont[1] {} VGA_Controller:inst13|oVGA_R~1 {} VGA_Controller:inst13|oVGA_R~3 {} VGA_Controller:inst13|oVGA_R~4 {} VGA_Controller:inst13|oVGA_R[7]~5 {} VGA_R[7] {} } { 0.000ns 0.542ns 0.258ns 0.466ns 0.778ns 2.205ns } { 0.000ns 0.437ns 0.271ns 0.438ns 0.393ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.594 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:inst13|H_Cont[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.594 ns" { misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} misc:inst17|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:inst13|H_Cont[1] {} } { 0.000ns 1.075ns 0.982ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.576 ns" { VGA_Controller:inst13|H_Cont[1] VGA_Controller:inst13|oVGA_R~1 VGA_Controller:inst13|oVGA_R~3 VGA_Controller:inst13|oVGA_R~4 VGA_Controller:inst13|oVGA_R[7]~5 VGA_R[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.576 ns" { VGA_Controller:inst13|H_Cont[1] {} VGA_Controller:inst13|oVGA_R~1 {} VGA_Controller:inst13|oVGA_R~3 {} VGA_Controller:inst13|oVGA_R~4 {} VGA_Controller:inst13|oVGA_R[7]~5 {} VGA_R[7] {} } { 0.000ns 0.542ns 0.258ns 0.466ns 0.778ns 2.205ns } { 0.000ns 0.437ns 0.271ns 0.438ns 0.393ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "KBD:inst\|bitrec:inst\|shift_reg\[9\] KBD_DAT CLK -3.277 ns register " "Info: th for register \"KBD:inst\|bitrec:inst\|shift_reg\[9\]\" (data pin = \"KBD_DAT\", clock pin = \"CLK\") is -3.277 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -296 -160 8 -280 "CLK" "" } { -304 8 48 -288 "clk" "" } { -320 320 352 -304 "clk" "" } { -432 8 40 -416 "clk" "" } { 88 256 288 104 "clk" "" } { 120 -152 -112 136 "clk" "" } { 216 -152 -112 232 "clk" "" } { -88 -152 -112 -72 "clk" "" } { -576 200 240 -560 "CLK" "" } { -72 82 112 -56 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns KBD:inst\|bitrec:inst\|shift_reg\[9\] 3 REG LCFF_X48_Y32_N29 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X48_Y32_N29; Fanout = 1; REG Node = 'KBD:inst\|bitrec:inst\|shift_reg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl KBD:inst|bitrec:inst|shift_reg[9] } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|shift_reg[9] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.223 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns KBD_DAT 1 PIN PIN_C24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C24; Fanout = 3; PIN Node = 'KBD_DAT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_DAT } "NODE_NAME" } } { "Main_Scheme.bdf" "" { Schematic "Z:/Project Brick Breaker/Project Version 2/Main_Scheme.bdf" { { -160 -200 -32 -144 "KBD_DAT" "" } { -168 -32 19 -152 "KBD_DAT" "" } { -40 -152 -103 -24 "KBD_DAT" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.108 ns) + CELL(0.149 ns) 6.139 ns KBD:inst\|bitrec:inst\|shift_reg\[9\]~feeder 2 COMB LCCOMB_X48_Y32_N28 1 " "Info: 2: + IC(5.108 ns) + CELL(0.149 ns) = 6.139 ns; Loc. = LCCOMB_X48_Y32_N28; Fanout = 1; COMB Node = 'KBD:inst\|bitrec:inst\|shift_reg\[9\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.257 ns" { KBD_DAT KBD:inst|bitrec:inst|shift_reg[9]~feeder } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.223 ns KBD:inst\|bitrec:inst\|shift_reg\[9\] 3 REG LCFF_X48_Y32_N29 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.223 ns; Loc. = LCFF_X48_Y32_N29; Fanout = 1; REG Node = 'KBD:inst\|bitrec:inst\|shift_reg\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { KBD:inst|bitrec:inst|shift_reg[9]~feeder KBD:inst|bitrec:inst|shift_reg[9] } "NODE_NAME" } } { "KBD/bitrec.vhd" "" { Text "Z:/Project Brick Breaker/Project Version 2/KBD/bitrec.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.115 ns ( 17.92 % ) " "Info: Total cell delay = 1.115 ns ( 17.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.108 ns ( 82.08 % ) " "Info: Total interconnect delay = 5.108 ns ( 82.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { KBD_DAT KBD:inst|bitrec:inst|shift_reg[9]~feeder KBD:inst|bitrec:inst|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst|bitrec:inst|shift_reg[9]~feeder {} KBD:inst|bitrec:inst|shift_reg[9] {} } { 0.000ns 0.000ns 5.108ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl KBD:inst|bitrec:inst|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} KBD:inst|bitrec:inst|shift_reg[9] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.223 ns" { KBD_DAT KBD:inst|bitrec:inst|shift_reg[9]~feeder KBD:inst|bitrec:inst|shift_reg[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.223 ns" { KBD_DAT {} KBD_DAT~combout {} KBD:inst|bitrec:inst|shift_reg[9]~feeder {} KBD:inst|bitrec:inst|shift_reg[9] {} } { 0.000ns 0.000ns 5.108ns 0.000ns } { 0.000ns 0.882ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 19:56:14 2017 " "Info: Processing ended: Mon Aug 28 19:56:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
