==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.39 seconds. CPU system time: 0.65 seconds. Elapsed time: 7.26 seconds; current allocated memory: 209.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:280:25)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:273:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:157:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:253:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:265:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1810_2' (seq_align_multiple.cpp:1810:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1750:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1765_1' (seq_align_multiple.cpp:1765:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1750:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:253:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:265:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:139:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1756:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:141:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:142:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:145:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:148:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:157:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:160:15)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:349:39)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1758:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1750:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1750:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummies' with compact=bit mode in 10-bits (seq_align_multiple.cpp:1750:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:1750:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:1750:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.54 seconds. CPU system time: 0.62 seconds. Elapsed time: 17.2 seconds; current allocated memory: 228.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 228.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.24 seconds; current allocated memory: 299.680 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.06 seconds. CPU system time: 0 seconds. Elapsed time: 12.06 seconds; current allocated memory: 301.000 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_173_1' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_179_2' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_189_4' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_200_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_207_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:216:5) in function 'seq_align'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:355:50) in function 'seq_align'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 13.03 seconds; current allocated memory: 350.617 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:171:14) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_198_5' (seq_align_multiple.cpp:198:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:140:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:181:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:203:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:209:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:101:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:126:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:287:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.8 seconds; current allocated memory: 464.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_173_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_173_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 471.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 471.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_179_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_179_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_179_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 471.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 471.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 471.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 471.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_198_5_VITIS_LOOP_200_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_5_VITIS_LOOP_200_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_198_5_VITIS_LOOP_200_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 473.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 473.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_207_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_207_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_207_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 473.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 473.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_237_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_237_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 474.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.0725ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('dp_mem_157_out_load', seq_align_multiple.cpp:257) on local variable 'dp_mem_157_out' [817]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:257) [924]  (0.403 ns)
	'add' operation ('add_ln859_4') [1131]  (0.787 ns)
	'icmp' operation ('icmp_ln1695_3') [1135]  (0.912 ns)
	'select' operation ('select_ln1695_1') [1136]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_4') [1137]  (0.912 ns)
	'select' operation ('select_ln99_1', seq_align_multiple.cpp:99) [1138]  (0.403 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:104) [1147]  (0.398 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1153]  (0.427 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1153]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1171]  (0.427 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1171]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.99 seconds; current allocated memory: 515.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_302_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_302_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_302_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 524.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_cond')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_cond')) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_cond')) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 524.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 524.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.48 seconds; current allocated memory: 524.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_173_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_173_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0 seconds. Elapsed time: 2.44 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_179_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_179_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 524.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_198_5_VITIS_LOOP_200_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_198_5_VITIS_LOOP_200_6' pipeline 'VITIS_LOOP_198_5_VITIS_LOOP_200_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_198_5_VITIS_LOOP_200_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 527.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_207_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_207_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 529.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_237_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.18 seconds. CPU system time: 0.85 seconds. Elapsed time: 7.11 seconds; current allocated memory: 209.453 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:281:25)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:274:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:157:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:254:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:266:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1832_2' (seq_align_multiple.cpp:1832:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1772:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1787_1' (seq_align_multiple.cpp:1787:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1772:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:254:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:266:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:139:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:139:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1778:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:141:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:142:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:145:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:147:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:148:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:157:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:160:15)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:325:72)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:330:77)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:334:77)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1780:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1772:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1772:0)
INFO: [HLS 214-241] Aggregating scalar variable 'dummies' with compact=bit mode in 10-bits (seq_align_multiple.cpp:1772:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:1772:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:1772:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 16.71 seconds. CPU system time: 0.8 seconds. Elapsed time: 17.54 seconds; current allocated memory: 229.113 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 229.113 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 11.13 seconds; current allocated memory: 295.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 12 seconds; current allocated memory: 300.715 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_174_1' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_180_2' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_190_4' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_201_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:217:5) in function 'seq_align'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:323:9) to (seq_align_multiple.cpp:322:25) in function 'seq_align'... converting 18 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.15 seconds; current allocated memory: 329.223 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:172:14) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_199_5' (seq_align_multiple.cpp:199:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:140:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:182:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:204:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:210:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:101:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:126:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:288:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 442.629 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_174_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_174_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 449.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 449.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_180_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_180_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_180_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 449.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 449.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_190_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 449.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 449.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_201_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_5_VITIS_LOOP_201_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_199_5_VITIS_LOOP_201_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 451.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 451.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_208_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_208_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_208_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 451.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 451.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_238_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_238_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_238_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 452.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.0725ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('dp_mem_166_out_load', seq_align_multiple.cpp:258) on local variable 'dp_mem_166_out' [826]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:258) [942]  (0.403 ns)
	'add' operation ('add_ln859_31') [1941]  (0.787 ns)
	'icmp' operation ('icmp_ln1695_20') [1945]  (0.912 ns)
	'select' operation ('select_ln1695_10') [1946]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_21') [1947]  (0.912 ns)
	'select' operation ('select_ln99_10', seq_align_multiple.cpp:99) [1948]  (0.403 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:104) [1957]  (0.398 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1963]  (0.427 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1963]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1981]  (0.427 ns)
	'phi' operation ('dp_mem') with incoming values : ('dp_mem', seq_align_multiple.cpp:104) [1981]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 17.7 seconds; current allocated memory: 490.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.08 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_303_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_303_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_303_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.12 seconds; current allocated memory: 504.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_322_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_322_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_322_12'
WARNING: [HLS 200-871] Estimated clock period (3.405ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_VITIS_LOOP_322_12' consists of the following:	'load' operation ('traceback_V_load') on array 'traceback_V' [74]  (1.24 ns)
	'mux' operation ('tmp_5') [90]  (0.489 ns)
	'icmp' operation ('icmp_ln1065_3') [95]  (0.446 ns)
	'select' operation ('select_ln1065_1') [102]  (0.403 ns)
	'select' operation ('ultimate_row_value.V') [103]  (0.403 ns)
	'store' operation ('p_Val2_s_write_ln322', seq_align_multiple.cpp:322) of variable 'ultimate_row_value.V' on local variable '__Val2__' [105]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 504.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.638ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align' consists of the following:	'load' operation ('ultimate_col_value_V_load') on local variable 'ultimate_col_value.V' [875]  (0 ns)
	'call' operation ('_ln0') to 'seq_align_Pipeline_VITIS_LOOP_322_12' [877]  (3.64 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 504.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.04 seconds. CPU system time: 0 seconds. Elapsed time: 1.04 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.49 seconds; current allocated memory: 504.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_174_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_174_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.44 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_180_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_180_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_190_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_190_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 504.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_201_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_201_6' pipeline 'VITIS_LOOP_199_5_VITIS_LOOP_201_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_199_5_VITIS_LOOP_201_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 505.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_multiple_align_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.31 seconds. CPU system time: 0.85 seconds. Elapsed time: 7.43 seconds; current allocated memory: 209.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:1092:63)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_multiple_align_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.99 seconds. CPU system time: 0.88 seconds. Elapsed time: 10.98 seconds; current allocated memory: 209.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:1092:63)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_multiple_align_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.29 seconds. CPU system time: 1.3 seconds. Elapsed time: 13.58 seconds; current allocated memory: 209.438 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:1092:63)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_multiple_align_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.84 seconds. CPU system time: 0.98 seconds. Elapsed time: 8.14 seconds; current allocated memory: 209.414 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (seq_align_multiple.cpp:1092:63)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 206.629 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.57 seconds. CPU system time: 0.63 seconds. Elapsed time: 7.21 seconds; current allocated memory: 209.523 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 206.711 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.26 seconds. CPU system time: 0.72 seconds. Elapsed time: 13.02 seconds; current allocated memory: 209.645 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1097:55)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1104:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1112:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1120:53)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1130:47)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1138:49)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'type_t' (aka 'ap_fixed<10, 6>') (seq_align_multiple.cpp:1146:53)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 14.45 seconds. CPU system time: 1.74 seconds. Elapsed time: 13.03 seconds; current allocated memory: 209.258 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.77 seconds. CPU system time: 0.92 seconds. Elapsed time: 6.84 seconds; current allocated memory: 209.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1991_2' (seq_align_multiple.cpp:1991:24) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1958_1' (seq_align_multiple.cpp:1958:21) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'dummies' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1937:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1939:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dummies' with compact=none mode in 16-bits (seq_align_multiple.cpp:1931:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.98 seconds. CPU system time: 0.85 seconds. Elapsed time: 7.03 seconds; current allocated memory: 209.305 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2035_2' (seq_align_multiple.cpp:2035:24) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2002_1' (seq_align_multiple.cpp:2002:21) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'dummies' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1981:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1983:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dummies' with compact=none mode in 16-bits (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.94 seconds. CPU system time: 0.91 seconds. Elapsed time: 7.01 seconds; current allocated memory: 209.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2035_2' (seq_align_multiple.cpp:2035:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2002_1' (seq_align_multiple.cpp:2002:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1981:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1983:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dummies' with compact=none mode in 16-bits (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:1975:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:1975:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.i10' into 'seq_align_multiple(hls::stream<ap_uint<3>, 1024> (&) [1], hls::stream<ap_uint<3>, 1024> (&) [1], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:2038:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 29.39 seconds. CPU system time: 0.69 seconds. Elapsed time: 30.2 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 264.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.41 seconds; current allocated memory: 279.531 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_933_1' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_2' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_949_3' (seq_align_multiple.cpp:949) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_973_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1017:9) to (seq_align_multiple.cpp:1042:21) in function 'seq_align_global'... converting 194 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1054:39) to (seq_align_multiple.cpp:1068:37) in function 'seq_align_global'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.66 seconds; current allocated memory: 350.301 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:931:14) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:940:14) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:907:12) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:952:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:953:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:975:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:1070:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:1071:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.22 seconds; current allocated memory: 421.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_933_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_933_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 426.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 426.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_942_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_942_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 428.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 428.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_949_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_949_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_949_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 428.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 428.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_973_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_973_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_973_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 428.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 428.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1006_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1006_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 430.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.70375ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('dp_mem_157_out_load', seq_align_multiple.cpp:1025) on local variable 'dp_mem_157_out' [560]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1025) [659]  (0.403 ns)
	'add' operation ('ret.V') [725]  (0.781 ns)
	'select' operation ('select_ln1048') [727]  (0 ns)
	'select' operation ('select_ln1048_1') [728]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1042) [735]  (0.403 ns)
	'add' operation ('add_ln859_31') [830]  (0.787 ns)
	'icmp' operation ('icmp_ln1695') [834]  (0.912 ns)
	'select' operation ('Iy_mem', seq_align_multiple.cpp:48) [835]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_2') [841]  (0.912 ns)
	'select' operation ('select_ln1695') [842]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_3') [843]  (0.912 ns)
	'select' operation ('max_value.V', seq_align_multiple.cpp:53) [844]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1042) [848]  (0.403 ns)
	'store' operation ('dp_mem_157_out_write_ln1014', seq_align_multiple.cpp:1014) of variable 'dp_mem', seq_align_multiple.cpp:1042 on local variable 'dp_mem_157_out' [4168]  (0 ns)
	blocking operation 0.384 ns on control path)

==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.14 seconds. CPU system time: 0.78 seconds. Elapsed time: 7.1 seconds; current allocated memory: 209.176 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2032_2' (seq_align_multiple.cpp:2032:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1972:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1999_1' (seq_align_multiple.cpp:1999:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:1972:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:1978:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1980:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:1972:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:1972:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dummies' with compact=none mode in 16-bits (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:1972:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:1972:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.i10' into 'seq_align_multiple(hls::stream<ap_uint<3>, 1024> (&) [1], hls::stream<ap_uint<3>, 1024> (&) [1], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:2035:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 32.76 seconds. CPU system time: 0.72 seconds. Elapsed time: 33.6 seconds; current allocated memory: 238.848 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 238.848 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 16.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.98 seconds; current allocated memory: 315.910 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 19.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.06 seconds; current allocated memory: 318.773 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_933_1' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_2' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_949_3' (seq_align_multiple.cpp:949) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_965_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_973_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1156_11' (seq_align_multiple.cpp:1158) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1017:9) to (seq_align_multiple.cpp:1042:6) in function 'seq_align_global'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 21.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 21.46 seconds; current allocated memory: 357.137 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:931:14) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:940:14) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_963_5' (seq_align_multiple.cpp:963:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:907:12) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:952:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:953:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:968:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:975:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:1070:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:1071:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.78 seconds; current allocated memory: 464.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_933_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_933_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 472.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 472.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_942_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_942_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 474.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 474.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_949_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_949_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_949_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 474.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 474.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_963_5_VITIS_LOOP_965_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_963_5_VITIS_LOOP_965_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_963_5_VITIS_LOOP_965_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 475.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 475.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_973_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_973_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_973_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 476.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 476.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1006_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1006_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 477.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 477.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (7.13075ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('dp_mem_157_out_load', seq_align_multiple.cpp:1025) on local variable 'dp_mem_157_out' [626]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1025) [701]  (0.403 ns)
	'add' operation ('ret.V') [798]  (0.781 ns)
	'select' operation ('select_ln1048') [800]  (0 ns)
	'select' operation ('select_ln1048_1') [801]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1042) [808]  (0.403 ns)
	'add' operation ('a1') [912]  (0.787 ns)
	'icmp' operation ('icmp_ln1695') [916]  (0.912 ns)
	'select' operation ('Iy_mem', seq_align_multiple.cpp:48) [917]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_2') [923]  (0.912 ns)
	'select' operation ('select_ln1695') [924]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_3') [925]  (0.912 ns)
	'select' operation ('max_value.V', seq_align_multiple.cpp:53) [926]  (0.403 ns)
	'store' operation ('dp_mem_157_out_write_ln73', seq_align_multiple.cpp:73) of variable 'max_value.V', seq_align_multiple.cpp:53 on local variable 'dp_mem_157_out' [938]  (0.427 ns)
	blocking operation 0.384 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 35.9 seconds. CPU system time: 0.07 seconds. Elapsed time: 36.03 seconds; current allocated memory: 537.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.19 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1156_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1156_11'.
WARNING: [HLS 200-880] The II Violation in module 'seq_align_global_Pipeline_VITIS_LOOP_1156_11' (loop 'VITIS_LOOP_1156_11'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('ultimate_col_value', seq_align_multiple.cpp:1172) and 'load' operation ('traceback_V_load') on array 'traceback_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_1156_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.03 seconds; current allocated memory: 543.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 543.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.79 seconds. CPU system time: 0 seconds. Elapsed time: 1.79 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.82 seconds; current allocated memory: 543.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.8 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.64 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_949_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_949_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 543.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_963_5_VITIS_LOOP_965_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_963_5_VITIS_LOOP_965_6' pipeline 'VITIS_LOOP_963_5_VITIS_LOOP_965_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_963_5_VITIS_LOOP_965_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 543.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_973_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_973_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 547.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' pipeline 'VITIS_LOOP_1006_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1006_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 550.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_3_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.3 seconds; current allocated memory: 603.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1156_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1156_11' pipeline 'VITIS_LOOP_1156_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1156_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.35 seconds. CPU system time: 0.18 seconds. Elapsed time: 19.76 seconds; current allocated memory: 684.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 698.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.72 seconds. CPU system time: 0.6 seconds. Elapsed time: 2.39 seconds; current allocated memory: -1033.531 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.05 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.17 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3433] redefinition of 'gap' with a different type: 'int' vs 'bool' (seq_align_multiple.cpp:1161:6)
INFO: [HLS 207-71] previous definition is here (seq_align_multiple.cpp:1084:10)
WARNING: [HLS 207-4973] enumeration value 'END' not handled in switch (seq_align_multiple.cpp:1164:14)
WARNING: [HLS 207-5169] shift count is negative (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1036:13)
INFO: [HLS 207-4526] in instantiation of member function 'ap_fixed_base<10, 6, true, AP_TRN, AP_WRAP, 0>::to_ap_int_base' requested here (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:399:18)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_int_base<2, false>::ap_int_base<10, 6, true, AP_TRN, AP_WRAP, 0>' requested here (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:278:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'ap_uint<2>::ap_uint<10, 6, AP_TRN, AP_WRAP, 0>' requested here (seq_align_multiple.cpp:80:22)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.76 seconds. CPU system time: 0.31 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.453 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.930 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4973] enumeration value 'END' not handled in switch (seq_align_multiple.cpp:1163:14)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.16 seconds. CPU system time: 0.59 seconds. Elapsed time: 6.8 seconds; current allocated memory: 211.930 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2097_2' (seq_align_multiple.cpp:2097:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2037:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2064_1' (seq_align_multiple.cpp:2064:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2037:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2043:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2045:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2037:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2037:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dummies' with compact=none mode in 16-bits (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2037:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2037:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.i10' into 'seq_align_multiple(hls::stream<ap_uint<3>, 1024> (&) [1], hls::stream<ap_uint<3>, 1024> (&) [1], ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:2100:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.68 seconds. CPU system time: 0.79 seconds. Elapsed time: 29.58 seconds; current allocated memory: 237.883 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.883 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.99 seconds; current allocated memory: 266.629 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.1 seconds; current allocated memory: 280.695 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_933_1' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_942_2' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_949_3' (seq_align_multiple.cpp:949) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_973_7' (seq_align_multiple.cpp:973) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1162_11' (seq_align_multiple.cpp:1160) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score.V' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx.V' in function 'seq_align_global'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.31 seconds; current allocated memory: 345.629 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:931:14) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:940:14) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:907:12) in function 'seq_align_global' more than one sub loop.
WARNING: [XFORM 203-561] 'VITIS_LOOP_1162_11' (seq_align_multiple.cpp:1160:8) in function 'seq_align_global' is an infinite loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:952:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:953:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference.V' (seq_align_multiple.cpp:975:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score.V' (seq_align_multiple.cpp:1070:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx.V' (seq_align_multiple.cpp:1071:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.38 seconds; current allocated memory: 424.113 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_933_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_933_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.83 seconds; current allocated memory: 429.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 429.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_942_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_942_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 430.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 430.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_949_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_949_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_949_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 430.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_973_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_973_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_973_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 432.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 432.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1006_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1006_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 433.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 433.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (7.63075ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('dp_mem_157_out_load', seq_align_multiple.cpp:1025) on local variable 'dp_mem_157_out' [463]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1025) [533]  (0.403 ns)
	'add' operation ('ret.V') [634]  (0.781 ns)
	'select' operation ('select_ln1048') [635]  (0.384 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('ret.V') ('select_ln1048') [638]  (0.427 ns)
	'phi' operation ('ret.V') with incoming values : ('ret.V') ('select_ln1048') [638]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem') with incoming values : ('diag_prev_V_read') ('dp_mem') [650]  (0.476 ns)
	'phi' operation ('dp_mem') with incoming values : ('diag_prev_V_read') ('dp_mem') [650]  (0 ns)
	'add' operation ('add_ln859_28') [751]  (0.787 ns)
	'icmp' operation ('icmp_ln1695') [755]  (0.912 ns)
	'select' operation ('Iy_mem', seq_align_multiple.cpp:48) [756]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_2') [762]  (0.912 ns)
	'select' operation ('select_ln1695') [763]  (0.403 ns)
	'icmp' operation ('icmp_ln1695_3') [764]  (0.912 ns)
	'select' operation ('max_value.V', seq_align_multiple.cpp:53) [765]  (0.403 ns)
	multiplexor before 'phi' operation ('max_value.V') with incoming values : ('max_value.V', seq_align_multiple.cpp:53) [770]  (0.427 ns)
	'phi' operation ('max_value.V') with incoming values : ('max_value.V', seq_align_multiple.cpp:53) [770]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 26.82 seconds; current allocated memory: 479.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.27 seconds; current allocated memory: 479.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.91 seconds; current allocated memory: 479.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 479.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.11 seconds; current allocated memory: 479.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 479.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_933_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0 seconds. Elapsed time: 2.89 seconds; current allocated memory: 479.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_942_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 479.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_949_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_949_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 480.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_973_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_973_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 481.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1006_10' pipeline 'VITIS_LOOP_1006_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1006_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 484.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_3_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 536.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.61 seconds. CPU system time: 0.16 seconds. Elapsed time: 14.14 seconds; current allocated memory: 624.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.24 seconds. CPU system time: 0.73 seconds. Elapsed time: 7.01 seconds; current allocated memory: -1033.531 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.633 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.07 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.75 seconds; current allocated memory: 210.738 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2107_2' (seq_align_multiple.cpp:2107:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2074_1' (seq_align_multiple.cpp:2074:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2053:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2055:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-241] Aggregating maxi variable 'dummies' with compact=none mode in 16-bits (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1017:9)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
WARNING: [HLS 200-1504] Ignoring flow_target 'vitis' from previously saved solution
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_rtl -register_reset_num=0
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: source ./local_seq_multiple_align_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.85 seconds. CPU system time: 0.93 seconds. Elapsed time: 7.06 seconds; current allocated memory: 209.703 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1062:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1056:29)
INFO: [HLS 214-131] Inlining function 'PE(ap_uint<3>, ap_uint<3>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:1046:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1021:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1038:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2107_2' (seq_align_multiple.cpp:2107:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2074_1' (seq_align_multiple.cpp:2074:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2047:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1021:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1038:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<ap_uint<3>, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::shift(ap_uint<3>)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<ap_uint<3>, 32>::operator[](int)' into 'seq_align_global(hls::stream<ap_uint<3>, 1024>&, hls::stream<ap_uint<3>, 1024>&, ap_fixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (seq_align_multiple.cpp:902:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2053:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:903:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:907:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:908:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:909:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:918:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:921:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2055:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2047:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
WARNING: [HLS 200-1504] Ignoring flow_target 'vivado' from previously saved solution
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 723.168 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<2>' (seq_align_multiple.cpp:1740:28)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<3>' (seq_align_multiple.cpp:1761:23)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.67 seconds. CPU system time: 1.14 seconds. Elapsed time: 6.25 seconds; current allocated memory: 209.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1673:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1663:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1654:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1646:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1489:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1620:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1497:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1610:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1506:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1601:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1515:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1593:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1541:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1566:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1549:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1558:33)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:1339:33)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1446:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1473:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2160_2' (seq_align_multiple.cpp:2160:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2139_1' (seq_align_multiple.cpp:2139:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1446:13) in function 'seq_align_banded' completely with a factor of 8 (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1473:13) in function 'seq_align_banded' completely with a factor of 8 (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 8>::shift' completely with a factor of 7 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::shift(char)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::operator[](int)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1324:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2106:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1326:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1327:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1328:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1329:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1339:33)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1342:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2108:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'last_pe_score' due to pipeline pragma (seq_align_multiple.cpp:1442:9)
INFO: [HLS 214-248] Applying array_partition to 'last_pe_score': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1330:12)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2100:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.09 seconds. CPU system time: 0.79 seconds. Elapsed time: 14.09 seconds; current allocated memory: 218.512 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.512 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.35 seconds; current allocated memory: 245.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.51 seconds; current allocated memory: 255.977 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1354_1' (seq_align_multiple.cpp:1327) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1370_3' (seq_align_multiple.cpp:1370) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1383_6' in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1391_7' (seq_align_multiple.cpp:1342) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:1704) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1442:9) to (seq_align_multiple.cpp:1477:6) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1704:13) to (seq_align_multiple.cpp:1727:43) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'seq_align_banded' (seq_align_multiple.cpp:0:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.46 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.52 seconds; current allocated memory: 313.016 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:1327:12) in function 'seq_align_banded'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1381_5' (seq_align_multiple.cpp:1381:33) in function 'seq_align_banded'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1397:9) in function 'seq_align_banded' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1372:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1386:31)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1681:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1628:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1574:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1524:55)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.44 seconds; current allocated memory: 412.016 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_1354_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_1354_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.65 seconds; current allocated memory: 422.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 422.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1370_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1370_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 423.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 423.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1391_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1391_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 424.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 424.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1430_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1430_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 425.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.701ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_banded_Pipeline_kernel1' consists of the following:	'load' operation ('ii', seq_align_multiple.cpp:1479) on local variable 'ii' [182]  (0 ns)
	'icmp' operation ('cmp137', seq_align_multiple.cpp:1479) [218]  (0.785 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1450) [233]  (0.449 ns)
	'add' operation ('a1', seq_align_multiple.cpp:101) [3573]  (1.02 ns)
	'icmp' operation ('icmp_ln106_112', seq_align_multiple.cpp:106) [3578]  (0.991 ns)
	'select' operation ('select_ln106_111', seq_align_multiple.cpp:106) [3579]  (0.449 ns)
	'icmp' operation ('icmp_ln106_113', seq_align_multiple.cpp:106) [3580]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [3581]  (0.449 ns)
	'select' operation ('dp_matrix', seq_align_multiple.cpp:121) [3605]  (0.418 ns)
	multiplexor before 'phi' operation ('dp_matrix') with incoming values : ('dp_matrix', seq_align_multiple.cpp:121) [3608]  (0.476 ns)
	'phi' operation ('dp_matrix') with incoming values : ('dp_matrix', seq_align_multiple.cpp:121) [3608]  (0 ns)
	'store' operation ('last_pe_score_1_addr_1_write_ln1574', seq_align_multiple.cpp:1574) of variable 'dp_matrix' on array 'last_pe_score_1' [3613]  (0.677 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.45 seconds; current allocated memory: 501.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.72 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1727', seq_align_multiple.cpp:1727)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1727', seq_align_multiple.cpp:1727)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.56 seconds; current allocated memory: 501.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 501.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.54 seconds. CPU system time: 0 seconds. Elapsed time: 2.54 seconds; current allocated memory: 501.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0 seconds. Elapsed time: 2.49 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' pipeline 'VITIS_LOOP_1430_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 501.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_326_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 502.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3232_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.6 seconds; current allocated memory: 576.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 576.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<2>' (seq_align_multiple.cpp:1740:28)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<3>' (seq_align_multiple.cpp:1761:23)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.11 seconds. CPU system time: 0.78 seconds. Elapsed time: 6 seconds; current allocated memory: 209.316 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1673:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1663:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1654:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1646:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1489:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1620:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1497:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1610:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1506:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1601:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1515:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1593:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1541:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1566:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1549:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1558:33)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:1339:33)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1446:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1473:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2160_2' (seq_align_multiple.cpp:2160:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2139_1' (seq_align_multiple.cpp:2139:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1446:13) in function 'seq_align_banded' completely with a factor of 8 (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1473:13) in function 'seq_align_banded' completely with a factor of 8 (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 8>::shift' completely with a factor of 7 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::shift(char)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::operator[](int)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1324:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2106:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1326:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1327:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1328:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1329:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1339:33)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1342:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2108:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'last_pe_score' due to pipeline pragma (seq_align_multiple.cpp:1442:9)
INFO: [HLS 214-248] Applying array_partition to 'last_pe_score': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1330:12)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2100:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.92 seconds. CPU system time: 0.57 seconds. Elapsed time: 12.63 seconds; current allocated memory: 218.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 218.543 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 4.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.8 seconds; current allocated memory: 246.016 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 5.49 seconds. CPU system time: 0 seconds. Elapsed time: 5.52 seconds; current allocated memory: 255.992 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1354_1' (seq_align_multiple.cpp:1327) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1370_3' (seq_align_multiple.cpp:1370) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1383_6' in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1391_7' (seq_align_multiple.cpp:1342) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:1704) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1442:9) to (seq_align_multiple.cpp:1477:6) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1704:13) to (seq_align_multiple.cpp:1727:43) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'seq_align_banded' (seq_align_multiple.cpp:0:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.44 seconds; current allocated memory: 313.117 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:1327:12) in function 'seq_align_banded'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1381_5' (seq_align_multiple.cpp:1381:33) in function 'seq_align_banded'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1397:9) in function 'seq_align_banded' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1372:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1386:31)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1681:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1628:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1574:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1524:55)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.39 seconds; current allocated memory: 412.039 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_1354_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_1354_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 422.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 422.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1370_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1370_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 422.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 422.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 423.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 423.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1391_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1391_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 424.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 424.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1430_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1430_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 425.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 425.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.701ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_banded_Pipeline_kernel1' consists of the following:	'load' operation ('ii', seq_align_multiple.cpp:1479) on local variable 'ii' [182]  (0 ns)
	'icmp' operation ('cmp137', seq_align_multiple.cpp:1479) [218]  (0.785 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1450) [233]  (0.449 ns)
	'add' operation ('a1', seq_align_multiple.cpp:101) [1343]  (1.02 ns)
	'icmp' operation ('icmp_ln106_116', seq_align_multiple.cpp:106) [1348]  (0.991 ns)
	'select' operation ('select_ln106_115', seq_align_multiple.cpp:106) [1349]  (0.449 ns)
	'icmp' operation ('icmp_ln106_117', seq_align_multiple.cpp:106) [1350]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [1351]  (0.449 ns)
	'select' operation ('dp_matrix', seq_align_multiple.cpp:121) [1375]  (0.418 ns)
	multiplexor before 'phi' operation ('dp_matrix') with incoming values : ('dp_matrix', seq_align_multiple.cpp:121) [1378]  (0.476 ns)
	'phi' operation ('dp_matrix') with incoming values : ('dp_matrix', seq_align_multiple.cpp:121) [1378]  (0 ns)
	'store' operation ('last_pe_score_1_addr_1_write_ln1681', seq_align_multiple.cpp:1681) of variable 'dp_matrix' on array 'last_pe_score_1' [1383]  (0.677 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.58 seconds; current allocated memory: 501.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.88 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1727', seq_align_multiple.cpp:1727)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1727', seq_align_multiple.cpp:1727)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.66 seconds; current allocated memory: 501.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 501.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.58 seconds; current allocated memory: 501.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' pipeline 'VITIS_LOOP_1430_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 501.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_326_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 502.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3232_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.54 seconds. CPU system time: 0.1 seconds. Elapsed time: 10.81 seconds; current allocated memory: 576.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 576.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0 seconds. Elapsed time: 2.94 seconds; current allocated memory: 577.523 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_banded_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_banded_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.37 seconds; current allocated memory: 583.223 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 593.898 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 97.5 seconds. CPU system time: 1.8 seconds. Elapsed time: 97.89 seconds; current allocated memory: -645.359 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<2>' (seq_align_multiple.cpp:1740:28)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<3>' (seq_align_multiple.cpp:1761:23)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.33 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.96 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1673:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1663:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1654:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1646:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1489:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1620:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1497:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1610:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1506:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1601:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1515:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1593:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1541:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1566:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1549:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1558:33)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:1339:33)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1446:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1473:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2160_2' (seq_align_multiple.cpp:2160:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2139_1' (seq_align_multiple.cpp:2139:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1446:13) in function 'seq_align_banded' completely with a factor of 8 (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1473:13) in function 'seq_align_banded' completely with a factor of 8 (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 8>::shift' completely with a factor of 7 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::shift(char)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1324:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::operator[](int)' into 'seq_align_banded(hls::stream<char, 32>&, hls::stream<char, 32>&, int*)' (seq_align_multiple.cpp:1324:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2106:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1326:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1327:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1328:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1329:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1339:33)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1342:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2108:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'last_pe_score' due to pipeline pragma (seq_align_multiple.cpp:1442:9)
INFO: [HLS 214-248] Applying array_partition to 'last_pe_score': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1330:12)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2100:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 12.19 seconds. CPU system time: 0.54 seconds. Elapsed time: 12.84 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.4 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.55 seconds; current allocated memory: 595.852 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1354_1' (seq_align_multiple.cpp:1327) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1370_3' (seq_align_multiple.cpp:1370) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1383_6' in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1391_7' (seq_align_multiple.cpp:1342) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:1704) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1442:9) to (seq_align_multiple.cpp:1477:6) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:108:20) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1704:13) to (seq_align_multiple.cpp:1727:43) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'seq_align_banded' (seq_align_multiple.cpp:0:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.69 seconds; current allocated memory: 595.852 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:1327:12) in function 'seq_align_banded'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1381_5' (seq_align_multiple.cpp:1381:33) in function 'seq_align_banded'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1397:9) in function 'seq_align_banded' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1372:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1386:31)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1681:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1628:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1574:55)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1524:55)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.61 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_1354_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_1354_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.66 seconds; current allocated memory: 595.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1370_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1370_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 595.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 595.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1391_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1391_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 595.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1430_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1430_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 595.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 595.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.701ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_banded_Pipeline_kernel1' consists of the following:	'load' operation ('ii', seq_align_multiple.cpp:1479) on local variable 'ii' [182]  (0 ns)
	'icmp' operation ('cmp137', seq_align_multiple.cpp:1479) [218]  (0.785 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:1450) [232]  (0.449 ns)
	'add' operation ('a3', seq_align_multiple.cpp:102) [4652]  (1.02 ns)
	'icmp' operation ('icmp_ln106_108', seq_align_multiple.cpp:106) [4656]  (0.991 ns)
	'select' operation ('select_ln106_107', seq_align_multiple.cpp:106) [4657]  (0.449 ns)
	'icmp' operation ('icmp_ln106_109', seq_align_multiple.cpp:106) [4658]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [4659]  (0.449 ns)
	'select' operation ('dp_matrix', seq_align_multiple.cpp:121) [4683]  (0.418 ns)
	multiplexor before 'phi' operation ('dp_matrix') with incoming values : ('dp_matrix', seq_align_multiple.cpp:121) [4686]  (0.476 ns)
	'phi' operation ('dp_matrix') with incoming values : ('dp_matrix', seq_align_multiple.cpp:121) [4686]  (0 ns)
	'store' operation ('last_pe_score_1_addr_1_write_ln1524', seq_align_multiple.cpp:1524) of variable 'dp_matrix' on array 'last_pe_score_1' [4691]  (0.677 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.59 seconds; current allocated memory: 629.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.88 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1727', seq_align_multiple.cpp:1727)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1727', seq_align_multiple.cpp:1727)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.79 seconds; current allocated memory: 629.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 629.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.58 seconds. CPU system time: 0 seconds. Elapsed time: 2.58 seconds; current allocated memory: 629.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1354_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.52 seconds. CPU system time: 0 seconds. Elapsed time: 2.52 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1370_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1381_5_VITIS_LOOP_1383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1391_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10' pipeline 'VITIS_LOOP_1430_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_VITIS_LOOP_1430_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 629.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_21_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_326_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 629.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_banded_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_3232_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.51 seconds. CPU system time: 0.14 seconds. Elapsed time: 11.06 seconds; current allocated memory: 704.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_banded' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_banded'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 704.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.94 seconds; current allocated memory: 705.195 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_banded_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_banded_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.38 seconds; current allocated memory: 710.789 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.89 seconds; current allocated memory: 719.461 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 101.15 seconds. CPU system time: 1.65 seconds. Elapsed time: 103.64 seconds; current allocated memory: 123.609 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 719.461 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.27 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.99 seconds; current allocated memory: 719.461 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2160_2' (seq_align_multiple.cpp:2160:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2127_1' (seq_align_multiple.cpp:2127:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2106:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2108:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2100:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIy': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:894:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2100:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2100:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.2 seconds. CPU system time: 0.91 seconds. Elapsed time: 6.21 seconds; current allocated memory: 209.145 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2145_2' (seq_align_multiple.cpp:2145:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2112_1' (seq_align_multiple.cpp:2112:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2091:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2093:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIy': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:894:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2085:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.15 seconds. CPU system time: 1.52 seconds. Elapsed time: 11.53 seconds; current allocated memory: 209.090 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2145_2' (seq_align_multiple.cpp:2145:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2112_1' (seq_align_multiple.cpp:2112:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2091:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2093:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2085:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.14 seconds. CPU system time: 0.6 seconds. Elapsed time: 10.14 seconds; current allocated memory: 210.023 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.023 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.66 seconds; current allocated memory: 227.500 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.62 seconds; current allocated memory: 235.129 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:922) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1006:9) to (seq_align_multiple.cpp:1031:21) in function 'seq_align_global'... converting 184 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1043:39) to (seq_align_multiple.cpp:1057:37) in function 'seq_align_global'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.3 seconds; current allocated memory: 287.473 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.37 seconds; current allocated memory: 343.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 346.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 346.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 348.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 349.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.661ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out1_load', seq_align_multiple.cpp:43) on local variable 'p_out1' [3852]  (0 ns)
	'add' operation ('add_ln43', seq_align_multiple.cpp:43) [3930]  (1.02 ns)
	'select' operation ('a1', seq_align_multiple.cpp:43) [3931]  (0.449 ns)
	'icmp' operation ('icmp_ln48_30', seq_align_multiple.cpp:48) [3934]  (0.991 ns)
	'select' operation ('select_ln48_31', seq_align_multiple.cpp:48) [3935]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [3939]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [3940]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [3941]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [3942]  (0 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3950]  (0.449 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3951]  (0.449 ns)
	'store' operation ('p_out1_write_ln1062', seq_align_multiple.cpp:1062) of variable 'max_value', seq_align_multiple.cpp:1043 on local variable 'p_out1' [3959]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 78.21 seconds. CPU system time: 0.11 seconds. Elapsed time: 78.43 seconds; current allocated memory: 405.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.27 seconds; current allocated memory: 405.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.03 seconds; current allocated memory: 407.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.7 seconds; current allocated memory: 407.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 7.05 seconds; current allocated memory: 407.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0 seconds. Elapsed time: 2.81 seconds; current allocated memory: 407.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.55 seconds; current allocated memory: 407.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 407.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 410.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.35 seconds; current allocated memory: 466.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.77 seconds. CPU system time: 0.17 seconds. Elapsed time: 21.06 seconds; current allocated memory: 553.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.8 seconds. CPU system time: 1.3 seconds. Elapsed time: 10.68 seconds; current allocated memory: 209.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2145_2' (seq_align_multiple.cpp:2145:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2112_1' (seq_align_multiple.cpp:2112:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2091:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2093:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2085:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.34 seconds. CPU system time: 0.62 seconds. Elapsed time: 9.09 seconds; current allocated memory: 210.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.090 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.53 seconds; current allocated memory: 227.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 234.664 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:922) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1006:9) to (seq_align_multiple.cpp:1031:21) in function 'seq_align_global'... converting 184 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1043:39) to (seq_align_multiple.cpp:1057:37) in function 'seq_align_global'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.3 seconds; current allocated memory: 288.504 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.84 seconds; current allocated memory: 343.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 346.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 346.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 348.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 348.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 349.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 349.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.661ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out1_load', seq_align_multiple.cpp:43) on local variable 'p_out1' [3852]  (0 ns)
	'add' operation ('add_ln43', seq_align_multiple.cpp:43) [3930]  (1.02 ns)
	'select' operation ('a1', seq_align_multiple.cpp:43) [3931]  (0.449 ns)
	'icmp' operation ('icmp_ln48_30', seq_align_multiple.cpp:48) [3934]  (0.991 ns)
	'select' operation ('select_ln48_31', seq_align_multiple.cpp:48) [3935]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [3939]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [3940]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [3941]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [3942]  (0 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3950]  (0.449 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3951]  (0.449 ns)
	'store' operation ('p_out1_write_ln1062', seq_align_multiple.cpp:1062) of variable 'max_value', seq_align_multiple.cpp:1043 on local variable 'p_out1' [3959]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 50.26 seconds. CPU system time: 0.11 seconds. Elapsed time: 50.39 seconds; current allocated memory: 404.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.94 seconds; current allocated memory: 404.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.5 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.6 seconds; current allocated memory: 407.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 407.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.69 seconds; current allocated memory: 407.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.61 seconds; current allocated memory: 407.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.95 seconds; current allocated memory: 407.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 407.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 410.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 466.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 25.67 seconds. CPU system time: 0.23 seconds. Elapsed time: 26.2 seconds; current allocated memory: 553.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.34 seconds. CPU system time: 1.29 seconds. Elapsed time: 11.35 seconds; current allocated memory: 209.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2145_2' (seq_align_multiple.cpp:2145:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2112_1' (seq_align_multiple.cpp:2112:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2091:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2093:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2085:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.93 seconds. CPU system time: 0.7 seconds. Elapsed time: 11.78 seconds; current allocated memory: 210.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.53 seconds; current allocated memory: 227.422 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.26 seconds; current allocated memory: 235.148 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:922) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1006:9) to (seq_align_multiple.cpp:1031:36) in function 'seq_align_global'... converting 184 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1043:39) to (seq_align_multiple.cpp:1057:37) in function 'seq_align_global'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.08 seconds; current allocated memory: 287.508 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.4 seconds; current allocated memory: 343.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.79 seconds; current allocated memory: 346.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 346.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 348.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 348.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 349.297 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 349.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.661ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out1_load', seq_align_multiple.cpp:43) on local variable 'p_out1' [3852]  (0 ns)
	'add' operation ('add_ln43', seq_align_multiple.cpp:43) [3930]  (1.02 ns)
	'select' operation ('a1', seq_align_multiple.cpp:43) [3931]  (0.449 ns)
	'icmp' operation ('icmp_ln48_30', seq_align_multiple.cpp:48) [3934]  (0.991 ns)
	'select' operation ('select_ln48_31', seq_align_multiple.cpp:48) [3935]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [3939]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [3940]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [3941]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [3942]  (0 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3950]  (0.449 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3951]  (0.449 ns)
	'store' operation ('p_out1_write_ln1062', seq_align_multiple.cpp:1062) of variable 'max_value', seq_align_multiple.cpp:1043 on local variable 'p_out1' [3959]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 72.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 72.4 seconds; current allocated memory: 404.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.35 seconds; current allocated memory: 404.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.03 seconds; current allocated memory: 407.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.07 seconds. CPU system time: 0 seconds. Elapsed time: 3.1 seconds; current allocated memory: 407.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.42 seconds; current allocated memory: 407.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 407.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.05 seconds. CPU system time: 0 seconds. Elapsed time: 7.07 seconds; current allocated memory: 407.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 407.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 410.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 4 seconds; current allocated memory: 466.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 30.88 seconds. CPU system time: 0.21 seconds. Elapsed time: 31.47 seconds; current allocated memory: 553.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.43 seconds. CPU system time: 1.35 seconds. Elapsed time: 11.37 seconds; current allocated memory: 209.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2145_2' (seq_align_multiple.cpp:2145:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2112_1' (seq_align_multiple.cpp:2112:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2091:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2093:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2085:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2085:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 10.91 seconds. CPU system time: 0.71 seconds. Elapsed time: 11.77 seconds; current allocated memory: 210.086 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.086 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.54 seconds; current allocated memory: 227.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.8 seconds; current allocated memory: 234.656 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:922) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'kernel1' (seq_align_multiple.cpp:969) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:969:12) to (seq_align_multiple.cpp:1031:21) in function 'seq_align_global'... converting 184 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1043:39) to (seq_align_multiple.cpp:1057:37) in function 'seq_align_global'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.46 seconds; current allocated memory: 287.508 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 6 seconds; current allocated memory: 343.520 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 346.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 346.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 348.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 348.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 349.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 349.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
WARNING: [HLS 200-880] The II Violation in module 'seq_align_global_Pipeline_kernel1' (loop 'kernel1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('p_out120_write_ln1003', seq_align_multiple.cpp:1003) of variable 'max_value', seq_align_multiple.cpp:1043 on local variable 'p_out120' and 'load' operation ('p_out120_load', seq_align_multiple.cpp:1014) on local variable 'p_out120'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'kernel1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 19.65 seconds. CPU system time: 0.08 seconds. Elapsed time: 19.76 seconds; current allocated memory: 390.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.36 seconds; current allocated memory: 390.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.5 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.7 seconds; current allocated memory: 390.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.86 seconds; current allocated memory: 390.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.01 seconds. CPU system time: 0 seconds. Elapsed time: 7.02 seconds; current allocated memory: 390.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 390.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.96 seconds; current allocated memory: 390.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 390.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 390.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 431.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 19.68 seconds. CPU system time: 0.19 seconds. Elapsed time: 20.17 seconds; current allocated memory: 509.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3777] use of undeclared identifier 'ultimate_col_val'; did you mean 'ultimate_col_value'? (seq_align_multiple.cpp:1077:36)
INFO: [HLS 207-4436] 'ultimate_col_value' declared here (seq_align_multiple.cpp:904:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.86 seconds. CPU system time: 0.44 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.438 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.734 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.53 seconds. CPU system time: 0.82 seconds. Elapsed time: 7.35 seconds; current allocated memory: 211.734 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2149_2' (seq_align_multiple.cpp:2149:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2089:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2116_1' (seq_align_multiple.cpp:2116:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2089:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2095:9)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2097:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2089:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2089:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2089:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.2 seconds. CPU system time: 0.94 seconds. Elapsed time: 10.62 seconds; current allocated memory: 211.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.7 seconds; current allocated memory: 231.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.95 seconds; current allocated memory: 238.965 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1006:9) to (seq_align_multiple.cpp:1031:21) in function 'seq_align_global'... converting 184 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1043:39) to (seq_align_multiple.cpp:1057:37) in function 'seq_align_global'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 11.69 seconds; current allocated memory: 296.105 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 8.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.44 seconds; current allocated memory: 372.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.54 seconds; current allocated memory: 377.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 377.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 379.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 379.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 379.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 379.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 380.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 380.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 381.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 381.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 35, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.661ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out1_load', seq_align_multiple.cpp:43) on local variable 'p_out1' [3852]  (0 ns)
	'add' operation ('add_ln43', seq_align_multiple.cpp:43) [3930]  (1.02 ns)
	'select' operation ('a1', seq_align_multiple.cpp:43) [3931]  (0.449 ns)
	'icmp' operation ('icmp_ln48_30', seq_align_multiple.cpp:48) [3934]  (0.991 ns)
	'select' operation ('select_ln48_31', seq_align_multiple.cpp:48) [3935]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [3939]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [3940]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [3941]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [3942]  (0 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3950]  (0.449 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:1043) [3951]  (0.449 ns)
	'store' operation ('p_out1_write_ln1062', seq_align_multiple.cpp:1062) of variable 'max_value', seq_align_multiple.cpp:1043 on local variable 'p_out1' [3959]  (0.427 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 81.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 113.56 seconds; current allocated memory: 434.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.35 seconds; current allocated memory: 434.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.66 seconds; current allocated memory: 438.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.55 seconds; current allocated memory: 438.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.1 seconds; current allocated memory: 438.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.85 seconds; current allocated memory: 438.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.04 seconds; current allocated memory: 438.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 443.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 447.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 449.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 452.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.53 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.84 seconds; current allocated memory: 507.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 31.27 seconds. CPU system time: 0.46 seconds. Elapsed time: 44.74 seconds; current allocated memory: 585.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.13 seconds. CPU system time: 1.05 seconds. Elapsed time: 6.06 seconds; current allocated memory: 209.469 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2165_2' (seq_align_multiple.cpp:2165:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2105:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2132_1' (seq_align_multiple.cpp:2132:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2105:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2111:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2113:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2105:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2105:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2105:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.64 seconds. CPU system time: 0.51 seconds. Elapsed time: 9.28 seconds; current allocated memory: 213.141 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.141 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 15.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 16 seconds; current allocated memory: 283.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 17.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.7 seconds; current allocated memory: 287.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_954_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1077_11' (seq_align_multiple.cpp:1078) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1078:7) to (seq_align_multiple.cpp:1093:35) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 19.7 seconds; current allocated memory: 320.445 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_952_5' (seq_align_multiple.cpp:952:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:957:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.36 seconds; current allocated memory: 421.348 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 428.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 428.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 431.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 431.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 431.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 431.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 432.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 432.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 433.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 433.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 434.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 434.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1016) on local variable 'p_out3' [654]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1016) [757]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [5410]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [5413]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [5414]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [5418]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [5419]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [5420]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [5421]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 28.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 29.04 seconds; current allocated memory: 490.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.48 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1077_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1077_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1093', seq_align_multiple.cpp:1093)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1093', seq_align_multiple.cpp:1093)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_1077_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.09 seconds; current allocated memory: 506.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 506.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.18 seconds. CPU system time: 0 seconds. Elapsed time: 4.18 seconds; current allocated memory: 506.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.97 seconds. CPU system time: 0 seconds. Elapsed time: 3.97 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline 'VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 506.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.21 seconds; current allocated memory: 555.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1077_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1077_11' pipeline 'VITIS_LOOP_1077_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1077_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 16.76 seconds. CPU system time: 0.13 seconds. Elapsed time: 17.2 seconds; current allocated memory: 652.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 665.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3430] redefinition of 'index' (seq_align_multiple.cpp:1099:6)
INFO: [HLS 207-71] previous definition is here (seq_align_multiple.cpp:1097:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.8 seconds. CPU system time: 0.49 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.391 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.699 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.25 seconds. CPU system time: 0.75 seconds. Elapsed time: 7 seconds; current allocated memory: 211.699 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2199_2' (seq_align_multiple.cpp:2199:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2166_1' (seq_align_multiple.cpp:2166:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2145:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIy': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:894:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2139:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2139:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2139:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2139:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2139:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2139:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3776] use of undeclared identifier 'performTraceback' (seq_align_multiple.cpp:1077:2)
ERROR: [HLS 207-3801] unknown type name 'TracebackData' (seq_align_multiple.cpp:1201:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.83 seconds. CPU system time: 0.4 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.402 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.777 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3801] unknown type name 'TracebackData' (seq_align_multiple.cpp:1082:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.87 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.08 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.2 seconds. CPU system time: 1.28 seconds. Elapsed time: 11.54 seconds; current allocated memory: 209.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2068_1' (seq_align_multiple.cpp:2068:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2041:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.87 seconds. CPU system time: 0.82 seconds. Elapsed time: 21.84 seconds; current allocated memory: 212.844 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.844 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 30.45 seconds. CPU system time: 0.08 seconds. Elapsed time: 30.55 seconds; current allocated memory: 283.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 33.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 33.41 seconds; current allocated memory: 287.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_954_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_11' (seq_align_multiple.cpp:1109) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1109:7) to (seq_align_multiple.cpp:1124:35) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 38.12 seconds. CPU system time: 0.1 seconds. Elapsed time: 38.25 seconds; current allocated memory: 320.152 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_952_5' (seq_align_multiple.cpp:952:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:957:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 10.21 seconds; current allocated memory: 421.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.18 seconds; current allocated memory: 427.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 427.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 431.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 431.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 431.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 431.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 432.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 432.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 432.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 432.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 434.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 434.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1016) on local variable 'p_out3' [654]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1016) [757]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [5410]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [5413]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [5414]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [5418]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [5419]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [5420]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [5421]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 66.95 seconds. CPU system time: 0.1 seconds. Elapsed time: 67.07 seconds; current allocated memory: 489.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.25 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1108_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1108_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1124', seq_align_multiple.cpp:1124)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1124', seq_align_multiple.cpp:1124)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_1108_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.5 seconds; current allocated memory: 505.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0 seconds. Elapsed time: 1.39 seconds; current allocated memory: 505.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.46 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.07 seconds; current allocated memory: 505.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.53 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline 'VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 505.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.58 seconds; current allocated memory: 555.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1108_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1108_11' pipeline 'VITIS_LOOP_1108_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1108_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 36.68 seconds. CPU system time: 0.31 seconds. Elapsed time: 37.27 seconds; current allocated memory: 651.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 665.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
WARNING: [HLS 200-1504] Ignoring flow_target 'vivado' from previously saved solution
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-i 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: source ./local_seq_multiple_align_sa/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name seq_align_multiple seq_align_multiple 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.96 seconds. CPU system time: 0.88 seconds. Elapsed time: 6.93 seconds; current allocated memory: 209.504 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:288:25)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:281:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:261:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:273:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2056_1' (seq_align_multiple.cpp:2056:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:261:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:273:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:149:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:153:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:155:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2041:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.68 seconds. CPU system time: 0.61 seconds. Elapsed time: 9.33 seconds; current allocated memory: 212.102 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.102 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 16.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.06 seconds; current allocated memory: 281.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 17.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 17.86 seconds; current allocated memory: 285.359 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (seq_align_multiple.cpp:150) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_2' (seq_align_multiple.cpp:187) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_4' (seq_align_multiple.cpp:153) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:358) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:320:32) to (seq_align_multiple.cpp:224:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 19.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 19.73 seconds; current allocated memory: 317.367 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:150:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_5' (seq_align_multiple.cpp:206:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:153:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:189:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:211:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:295:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.2 seconds; current allocated memory: 419.559 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 426.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 426.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 426.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 426.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_197_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 427.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 427.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 429.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 429.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 430.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 431.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 431.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.617ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out61_load', seq_align_multiple.cpp:265) on local variable 'p_out61' [848]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:265) [985]  (0.449 ns)
	'add' operation ('a1', seq_align_multiple.cpp:101) [1132]  (1.02 ns)
	'icmp' operation ('icmp_ln106', seq_align_multiple.cpp:106) [1137]  (0.991 ns)
	'select' operation ('select_ln106', seq_align_multiple.cpp:106) [1138]  (0.449 ns)
	'icmp' operation ('icmp_ln106_1', seq_align_multiple.cpp:106) [1139]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [1140]  (0.449 ns)
	'select' operation ('select_ln113', seq_align_multiple.cpp:113) [1151]  (0.418 ns)
	multiplexor before 'phi' operation ('empty_66', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1157]  (0.427 ns)
	'phi' operation ('empty_66', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1157]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1176]  (0.427 ns)
	'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1176]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 55.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 56.01 seconds; current allocated memory: 486.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.01 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_310_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.69 seconds; current allocated memory: 501.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 501.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 501.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0 seconds. Elapsed time: 1.11 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.78 seconds; current allocated memory: 501.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0 seconds. Elapsed time: 2.66 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_187_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_197_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline 'VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_215_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_245_10' pipeline 'VITIS_LOOP_245_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_245_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 501.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'seq_align_Pipeline_kernel1' is 6389 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 549.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_310_11' pipeline 'VITIS_LOOP_310_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_310_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.08 seconds. CPU system time: 0.11 seconds. Elapsed time: 15.41 seconds; current allocated memory: 638.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 643.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 655.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.62 seconds; current allocated memory: 672.340 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.25 seconds; current allocated memory: 676.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 206.543 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.77 seconds. CPU system time: 0.76 seconds. Elapsed time: 10.18 seconds; current allocated memory: 209.348 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:288:25)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:281:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:261:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:273:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2056_1' (seq_align_multiple.cpp:2056:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:261:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:273:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:149:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:153:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:155:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2041:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.96 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.94 seconds; current allocated memory: 211.547 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.547 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 11.43 seconds; current allocated memory: 274.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.07 seconds; current allocated memory: 278.953 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (seq_align_multiple.cpp:150) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_2' (seq_align_multiple.cpp:187) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_4' (seq_align_multiple.cpp:153) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:358) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:320:32) to (seq_align_multiple.cpp:224:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 13.33 seconds; current allocated memory: 310.285 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:150:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_5' (seq_align_multiple.cpp:206:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:153:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:189:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:211:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:295:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.71 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.81 seconds; current allocated memory: 409.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.77 seconds; current allocated memory: 416.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 416.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_197_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 418.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 418.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 419.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 419.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.617ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out51_load', seq_align_multiple.cpp:265) on local variable 'p_out51' [830]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:265) [966]  (0.449 ns)
	'add' operation ('a3', seq_align_multiple.cpp:102) [1616]  (1.02 ns)
	'icmp' operation ('icmp_ln106_12', seq_align_multiple.cpp:106) [1620]  (0.991 ns)
	'select' operation ('select_ln106_12', seq_align_multiple.cpp:106) [1621]  (0.449 ns)
	'icmp' operation ('icmp_ln106_13', seq_align_multiple.cpp:106) [1622]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [1623]  (0.449 ns)
	'select' operation ('select_ln113_6', seq_align_multiple.cpp:113) [1634]  (0.418 ns)
	multiplexor before 'phi' operation ('empty_72', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_6', seq_align_multiple.cpp:113) [1640]  (0.427 ns)
	'phi' operation ('empty_72', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_6', seq_align_multiple.cpp:113) [1640]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_6', seq_align_multiple.cpp:113) [1655]  (0.427 ns)
	'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_6', seq_align_multiple.cpp:113) [1655]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.6 seconds; current allocated memory: 459.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.05 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_310_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.14 seconds; current allocated memory: 468.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 468.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 468.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.42 seconds; current allocated memory: 468.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.32 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_187_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 468.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_197_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 468.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline 'VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 473.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_215_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 475.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_245_10' pipeline 'VITIS_LOOP_245_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_245_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 477.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 510.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_310_11' pipeline 'VITIS_LOOP_310_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_310_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.76 seconds; current allocated memory: 582.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 582.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 582.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.27 seconds; current allocated memory: 597.758 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.66 seconds; current allocated memory: 602.312 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 617.703 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7 seconds. CPU system time: 0.76 seconds. Elapsed time: 5.92 seconds; current allocated memory: 209.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:288:25)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:281:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:261:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:273:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2056_1' (seq_align_multiple.cpp:2056:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:261:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:273:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:149:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:153:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:155:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2041:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.52 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.12 seconds; current allocated memory: 211.398 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.398 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.19 seconds; current allocated memory: 273.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.06 seconds; current allocated memory: 278.863 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (seq_align_multiple.cpp:150) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_2' (seq_align_multiple.cpp:187) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_4' (seq_align_multiple.cpp:153) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:358) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:320:32) to (seq_align_multiple.cpp:224:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.71 seconds; current allocated memory: 310.160 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:150:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_5' (seq_align_multiple.cpp:206:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:153:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:189:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:211:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:295:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.76 seconds; current allocated memory: 409.477 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.64 seconds; current allocated memory: 416.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 416.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 416.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 416.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_197_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 416.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 417.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 417.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 418.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 419.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.617ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out31_load', seq_align_multiple.cpp:265) on local variable 'p_out31' [850]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:265) [986]  (0.449 ns)
	'add' operation ('a3', seq_align_multiple.cpp:102) [2516]  (1.02 ns)
	'icmp' operation ('icmp_ln106_32', seq_align_multiple.cpp:106) [2520]  (0.991 ns)
	'select' operation ('select_ln106_32', seq_align_multiple.cpp:106) [2521]  (0.449 ns)
	'icmp' operation ('icmp_ln106_33', seq_align_multiple.cpp:106) [2522]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [2523]  (0.449 ns)
	'select' operation ('select_ln113_16', seq_align_multiple.cpp:113) [2534]  (0.418 ns)
	multiplexor before 'phi' operation ('empty_82', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_16', seq_align_multiple.cpp:113) [2540]  (0.427 ns)
	'phi' operation ('empty_82', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_16', seq_align_multiple.cpp:113) [2540]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_16', seq_align_multiple.cpp:113) [2555]  (0.427 ns)
	'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113_16', seq_align_multiple.cpp:113) [2555]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.61 seconds; current allocated memory: 459.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_310_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.18 seconds; current allocated memory: 468.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 468.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 468.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.42 seconds; current allocated memory: 468.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.02 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0 seconds. Elapsed time: 2.36 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_187_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 468.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_197_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline 'VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 473.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_215_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 475.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_245_10' pipeline 'VITIS_LOOP_245_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_245_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 477.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 510.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_310_11' pipeline 'VITIS_LOOP_310_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_310_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 10.88 seconds; current allocated memory: 582.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 582.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 582.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.37 seconds; current allocated memory: 597.641 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.4 seconds; current allocated memory: 602.191 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 617.570 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 106.78 seconds. CPU system time: 1.75 seconds. Elapsed time: 108.44 seconds; current allocated memory: -621.629 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.29 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.51 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:288:25)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:281:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:261:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:273:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2056_1' (seq_align_multiple.cpp:2056:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:261:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:273:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:147:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:149:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:153:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:155:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2041:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.57 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.4 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.63 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 12.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.88 seconds; current allocated memory: 619.266 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (seq_align_multiple.cpp:150) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_2' (seq_align_multiple.cpp:187) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_4' (seq_align_multiple.cpp:153) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:358) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:320:32) to (seq_align_multiple.cpp:224:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 14.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.26 seconds; current allocated memory: 619.266 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:150:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_5' (seq_align_multiple.cpp:206:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:153:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:189:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:211:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:295:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.79 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.64 seconds; current allocated memory: 619.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 619.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_197_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 619.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 619.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 619.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 619.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 619.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.617ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out61_load', seq_align_multiple.cpp:265) on local variable 'p_out61' [820]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:265) [956]  (0.449 ns)
	'add' operation ('a1', seq_align_multiple.cpp:101) [1071]  (1.02 ns)
	'icmp' operation ('icmp_ln106', seq_align_multiple.cpp:106) [1076]  (0.991 ns)
	'select' operation ('select_ln106', seq_align_multiple.cpp:106) [1077]  (0.449 ns)
	'icmp' operation ('icmp_ln106_1', seq_align_multiple.cpp:106) [1078]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [1079]  (0.449 ns)
	'select' operation ('select_ln113', seq_align_multiple.cpp:113) [1090]  (0.418 ns)
	multiplexor before 'phi' operation ('empty_66', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1096]  (0.427 ns)
	'phi' operation ('empty_66', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1096]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1115]  (0.427 ns)
	'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1115]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.69 seconds; current allocated memory: 619.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_310_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.21 seconds; current allocated memory: 634.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 634.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 634.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.37 seconds; current allocated memory: 634.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_187_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_197_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline 'VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 634.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_215_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 634.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_245_10' pipeline 'VITIS_LOOP_245_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_245_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 636.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 669.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_310_11' pipeline 'VITIS_LOOP_310_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_310_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 10.09 seconds. CPU system time: 0.12 seconds. Elapsed time: 10.5 seconds; current allocated memory: 742.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 746.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 755.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 771.609 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.35 seconds; current allocated memory: 776.035 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.75 seconds; current allocated memory: 787.875 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 107.23 seconds. CPU system time: 1.79 seconds. Elapsed time: 110.68 seconds; current allocated memory: 169.121 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.93 seconds. CPU system time: 0.92 seconds. Elapsed time: 5.98 seconds; current allocated memory: 209.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2068_1' (seq_align_multiple.cpp:2068:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2041:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.06 seconds. CPU system time: 0.5 seconds. Elapsed time: 8.69 seconds; current allocated memory: 212.469 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.469 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 12.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.65 seconds; current allocated memory: 276.184 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 13.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.58 seconds; current allocated memory: 281.066 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_954_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1108_11' (seq_align_multiple.cpp:1109) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1109:7) to (seq_align_multiple.cpp:1124:35) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 16.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.28 seconds; current allocated memory: 313.059 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_952_5' (seq_align_multiple.cpp:952:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:957:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.6 seconds; current allocated memory: 409.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 417.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 417.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 419.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 419.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 419.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 419.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 419.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 419.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 419.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 419.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 421.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 421.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1016) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1016) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.51 seconds; current allocated memory: 469.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.41 seconds; current allocated memory: 473.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1108_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1108_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1124', seq_align_multiple.cpp:1124)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln1124', seq_align_multiple.cpp:1124)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_1108_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.5 seconds; current allocated memory: 473.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 473.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 473.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.55 seconds; current allocated memory: 473.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.24 seconds; current allocated memory: 473.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0 seconds. Elapsed time: 1.55 seconds; current allocated memory: 473.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.92 seconds; current allocated memory: 473.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 473.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 474.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline 'VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 476.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 478.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 480.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 517.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1108_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1108_11' pipeline 'VITIS_LOOP_1108_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1108_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.64 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.13 seconds; current allocated memory: 595.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 595.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.76 seconds; current allocated memory: 607.203 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.13 seconds; current allocated memory: 617.305 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.88 seconds; current allocated memory: 630.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 127.75 seconds. CPU system time: 1.95 seconds. Elapsed time: 128.99 seconds; current allocated memory: -608.273 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 632.477 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.42 seconds. CPU system time: 0.7 seconds. Elapsed time: 6.13 seconds; current allocated memory: 632.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2068_1' (seq_align_multiple.cpp:2068:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 1024>&, hls::stream<char, 1024>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIy': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:894:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.26 seconds. CPU system time: 0.83 seconds. Elapsed time: 6.14 seconds; current allocated memory: 209.184 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2101_2' (seq_align_multiple.cpp:2101:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2068_1' (seq_align_multiple.cpp:2068:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2047:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2049:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2041:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIy': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:894:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2041:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2041:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<2>' (seq_align_multiple.cpp:1731:28)
WARNING: [HLS 207-4855] format specifies type 'int' but the argument has type 'ap_uint<3>' (seq_align_multiple.cpp:1752:23)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.93 seconds. CPU system time: 0.92 seconds. Elapsed time: 6.99 seconds; current allocated memory: 209.301 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1664:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1654:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1645:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1637:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1480:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1611:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1488:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1601:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1497:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1592:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1506:33)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1584:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1532:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1557:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1540:37)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*, int*)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1549:33)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:1330:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1437:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1464:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2151_2' (seq_align_multiple.cpp:2151:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2130_1' (seq_align_multiple.cpp:2130:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1437:13) in function 'seq_align_banded' completely with a factor of 32 (seq_align_multiple.cpp:1315:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1464:13) in function 'seq_align_banded' completely with a factor of 32 (seq_align_multiple.cpp:1315:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1315:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_banded(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1315:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2097:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:1317:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1318:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1319:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:1320:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1330:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:1333:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2099:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'last_pe_score' due to pipeline pragma (seq_align_multiple.cpp:1433:9)
INFO: [HLS 214-248] Applying array_partition to 'last_pe_score': Cyclic partitioning with factor 2 on dimension 1. (seq_align_multiple.cpp:1321:12)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2091:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 20.81 seconds. CPU system time: 0.52 seconds. Elapsed time: 21.48 seconds; current allocated memory: 214.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 214.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 32.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 32.18 seconds; current allocated memory: 276.406 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 36.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 36.14 seconds; current allocated memory: 280.934 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1345_1' (seq_align_multiple.cpp:1318) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1361_3' (seq_align_multiple.cpp:1361) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1374_6' in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1382_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:1695) in function 'seq_align_banded' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1433:9) to (seq_align_multiple.cpp:1570:26) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:102:35) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_banded'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:1695:13) to (seq_align_multiple.cpp:1718:43) in function 'seq_align_banded'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 43.94 seconds. CPU system time: 0.08 seconds. Elapsed time: 44.04 seconds; current allocated memory: 369.570 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:1318:12) in function 'seq_align_banded'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1372_5' (seq_align_multiple.cpp:1372:33) in function 'seq_align_banded'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1318:12) in function 'seq_align_banded' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1363:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1377:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1384:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1672:56)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1619:56)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 32.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 32.66 seconds; current allocated memory: 481.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_local_dpmem_loop_VITIS_LOOP_1345_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_1345_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_1345_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.72 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.94 seconds; current allocated memory: 495.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 495.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1361_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1361_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1361_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 495.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 495.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1372_5_VITIS_LOOP_1374_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1372_5_VITIS_LOOP_1374_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1372_5_VITIS_LOOP_1374_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 496.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 496.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_banded_Pipeline_VITIS_LOOP_1382_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1382_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1382_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 497.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3776] use of undeclared identifier 'DIAG' (seq_align_multiple.cpp:1152:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'DIAG' (seq_align_multiple.cpp:1153:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:1156:41)
ERROR: [HLS 207-3776] use of undeclared identifier 'UP' (seq_align_multiple.cpp:1156:70)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:1159:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'STOP' (seq_align_multiple.cpp:1165:37)
ERROR: [HLS 207-3776] use of undeclared identifier 'DIAG' (seq_align_multiple.cpp:1172:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:1175:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:1182:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'FINAL_TRACEBACK_LENGTH' (seq_align_multiple.cpp:1191:51)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.71 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.500 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.754 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.29 seconds. CPU system time: 0.63 seconds. Elapsed time: 6.96 seconds; current allocated memory: 211.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2151_2' (seq_align_multiple.cpp:2151:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2118_1' (seq_align_multiple.cpp:2118:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2097:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2099:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2091:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.93 seconds. CPU system time: 0.56 seconds. Elapsed time: 10.59 seconds; current allocated memory: 213.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.79 seconds; current allocated memory: 255.676 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.39 seconds; current allocated memory: 259.250 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_954_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1155_11' (seq_align_multiple.cpp:1156) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.35 seconds; current allocated memory: 301.504 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_952_5' (seq_align_multiple.cpp:952:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:957:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.62 seconds; current allocated memory: 400.066 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 407.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 407.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 409.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 409.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 409.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 409.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 409.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 410.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 410.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 411.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 411.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1016) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1016) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.05 seconds; current allocated memory: 458.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.7 seconds; current allocated memory: 463.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1155_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('mux' operation ('tmp_1')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' (loop 'VITIS_LOOP_1155_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln1184', seq_align_multiple.cpp:1184) and 'load' operation ('traceback_V_load') on array 'traceback_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_1155_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.94 seconds; current allocated memory: 463.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 463.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 463.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.69 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 463.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.49 seconds. CPU system time: 0 seconds. Elapsed time: 4.51 seconds; current allocated memory: 463.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 463.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.26 seconds; current allocated memory: 463.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 463.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 465.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline 'VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 466.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 469.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 471.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 507.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' pipeline 'VITIS_LOOP_1155_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1155_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.96 seconds. CPU system time: 0.09 seconds. Elapsed time: 15.25 seconds; current allocated memory: 586.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 586.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.02 seconds. CPU system time: 0.98 seconds. Elapsed time: 6.99 seconds; current allocated memory: 209.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2151_2' (seq_align_multiple.cpp:2151:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2118_1' (seq_align_multiple.cpp:2118:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2097:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2099:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIy' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIy': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:894:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2091:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.8 seconds. CPU system time: 0.91 seconds. Elapsed time: 6.7 seconds; current allocated memory: 209.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2151_2' (seq_align_multiple.cpp:2151:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2118_1' (seq_align_multiple.cpp:2118:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2097:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2099:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2091:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2091:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.73 seconds. CPU system time: 0.55 seconds. Elapsed time: 10.4 seconds; current allocated memory: 212.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.63 seconds; current allocated memory: 253.051 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 10.26 seconds. CPU system time: 0 seconds. Elapsed time: 10.28 seconds; current allocated memory: 257.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_954_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1155_11' (seq_align_multiple.cpp:1156) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.11 seconds; current allocated memory: 299.805 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_952_5' (seq_align_multiple.cpp:952:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:957:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.56 seconds; current allocated memory: 398.441 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.73 seconds; current allocated memory: 406.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 406.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 408.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 408.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 408.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 408.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 408.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 408.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 408.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 408.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 410.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 410.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1016) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1016) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.58 seconds; current allocated memory: 457.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.62 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1155_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('mux' operation ('tmp_1')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' (loop 'VITIS_LOOP_1155_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln1184', seq_align_multiple.cpp:1184) and 'load' operation ('traceback_V_load') on array 'traceback_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_1155_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.83 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.39 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.14 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 464.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline 'VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 465.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 467.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 469.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.41 seconds; current allocated memory: 506.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' pipeline 'VITIS_LOOP_1155_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1155_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.58 seconds. CPU system time: 0.14 seconds. Elapsed time: 14.9 seconds; current allocated memory: 584.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 584.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3776] use of undeclared identifier 'state' (seq_align_multiple.cpp:1220:14)
ERROR: [HLS 207-3776] use of undeclared identifier 'GAP_IN_ROW' (seq_align_multiple.cpp:1220:23)
ERROR: [HLS 207-3776] use of undeclared identifier 'state' (seq_align_multiple.cpp:1222:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'MATCH' (seq_align_multiple.cpp:1222:26)
ERROR: [HLS 207-3776] use of undeclared identifier 'state' (seq_align_multiple.cpp:1234:18)
ERROR: [HLS 207-3776] use of undeclared identifier 'MATCH' (seq_align_multiple.cpp:1234:26)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.59 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.469 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.754 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.69 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.31 seconds; current allocated memory: 211.754 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2155_2' (seq_align_multiple.cpp:2155:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2095:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2122_1' (seq_align_multiple.cpp:2122:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2095:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2101:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2103:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2095:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2095:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=31 dim=1' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=32 dim=2' for array 'tracebackIx' due to pipeline pragma (seq_align_multiple.cpp:1006:9)
INFO: [HLS 214-248] Applying array_partition to 'tracebackIx': Cyclic partitioning with factor 31 on dimension 1. Cyclic partitioning with factor 32 on dimension 2. (seq_align_multiple.cpp:893:16)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2095:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2095:0)
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.24 seconds. CPU system time: 0.96 seconds. Elapsed time: 6.27 seconds; current allocated memory: 209.164 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1051:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1045:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1035:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1010:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1027:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2154_2' (seq_align_multiple.cpp:2154:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2094:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2121_1' (seq_align_multiple.cpp:2121:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2094:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1010:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1027:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:891:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2100:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:892:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:896:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:897:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:898:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:907:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:910:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2102:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2094:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2094:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2094:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.65 seconds. CPU system time: 0.47 seconds. Elapsed time: 9.24 seconds; current allocated memory: 212.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.34 seconds; current allocated memory: 253.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.92 seconds. CPU system time: 0 seconds. Elapsed time: 9.93 seconds; current allocated memory: 257.664 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_922_1' (seq_align_multiple.cpp:896) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_931_2' (seq_align_multiple.cpp:897) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_938_3' (seq_align_multiple.cpp:938) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_954_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_962_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1155_11' (seq_align_multiple.cpp:1156) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.43 seconds; current allocated memory: 299.785 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:896:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:897:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_952_5' (seq_align_multiple.cpp:952:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:974:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:941:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:942:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:957:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:964:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1059:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1060:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.17 seconds; current allocated memory: 398.449 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_922_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 406.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 406.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_931_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 408.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 408.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_938_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_938_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 408.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 408.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_952_5_VITIS_LOOP_954_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 408.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 408.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_962_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_962_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 408.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 408.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_995_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_995_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 410.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 410.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1016) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1016) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.14 seconds; current allocated memory: 457.391 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.47 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1155_11'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('mux' operation ('tmp_1')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' (loop 'VITIS_LOOP_1155_11'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('add_ln1184', seq_align_multiple.cpp:1184) and 'load' operation ('traceback_V_load') on array 'traceback_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'VITIS_LOOP_1155_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.71 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.33 seconds; current allocated memory: 462.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_922_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.09 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_931_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 462.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_938_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_938_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 464.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline 'VITIS_LOOP_952_5_VITIS_LOOP_954_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_952_5_VITIS_LOOP_954_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 465.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_962_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_962_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 467.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_995_10' pipeline 'VITIS_LOOP_995_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_995_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 469.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.28 seconds; current allocated memory: 506.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1155_11' pipeline 'VITIS_LOOP_1155_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1155_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.32 seconds. CPU system time: 0.11 seconds. Elapsed time: 14.72 seconds; current allocated memory: 584.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 584.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.99 seconds; current allocated memory: 597.664 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.55 seconds; current allocated memory: 607.797 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.98 seconds; current allocated memory: 621.777 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 121.61 seconds. CPU system time: 1.95 seconds. Elapsed time: 122.47 seconds; current allocated memory: -617.441 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3801] unknown type name 'TracebackData' (seq_align_multiple.cpp:890:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'ref_length' (seq_align_multiple.cpp:904:42)
ERROR: [HLS 207-3801] unknown type name 'TracebackData' (seq_align_multiple.cpp:907:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'DIAG' (seq_align_multiple.cpp:911:38)
ERROR: [HLS 207-3776] use of undeclared identifier 'DIAG' (seq_align_multiple.cpp:913:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:917:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'UP' (seq_align_multiple.cpp:917:72)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:921:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'STOP' (seq_align_multiple.cpp:932:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'DIAG' (seq_align_multiple.cpp:940:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:944:42)
ERROR: [HLS 207-3776] use of undeclared identifier 'LEFT' (seq_align_multiple.cpp:956:42)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.73 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3802] unknown type name 'TracebackData'; did you mean 'TracebackValue'? (seq_align_multiple.cpp:896:29)
INFO: [HLS 207-4436] 'TracebackValue' declared here (seq_align_multiple.cpp:889:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'ref_length' (seq_align_multiple.cpp:910:42)
ERROR: [HLS 207-3802] unknown type name 'TracebackData'; did you mean 'TracebackValue'? (seq_align_multiple.cpp:913:2)
ERROR: [HLS 207-3339] no matching function for call to 'performTraceback' (seq_align_multiple.cpp:1165:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'ap_uint<2> [256][256]' to 'const TracebackValue (*)[256]' for 1st argument (seq_align_multiple.cpp:896:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3776] use of undeclared identifier 'ref_length' (seq_align_multiple.cpp:910:42)
ERROR: [HLS 207-3339] no matching function for call to 'performTraceback' (seq_align_multiple.cpp:1165:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'ap_uint<2> [256][256]' to 'const TracebackValue (*)[256]' for 1st argument (seq_align_multiple.cpp:896:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.76 seconds. CPU system time: 0.15 seconds. Elapsed time: 0.91 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.73 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.35 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(ap_uint<2> (*) [256], int&, int&, ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1164:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1138:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1132:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1122:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:994:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1097:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1114:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2242_2' (seq_align_multiple.cpp:2242:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2182:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2209_1' (seq_align_multiple.cpp:2209:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2182:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1097:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:978:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1114:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:978:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:978:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:978:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2188:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:979:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:983:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:984:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:985:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:994:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:997:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2190:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2182:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2182:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2182:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.67 seconds. CPU system time: 0.66 seconds. Elapsed time: 9.53 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.48 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.22 seconds. CPU system time: 0 seconds. Elapsed time: 11.22 seconds; current allocated memory: 622.566 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1009_1' (seq_align_multiple.cpp:983) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1018_2' (seq_align_multiple.cpp:984) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1025_3' (seq_align_multiple.cpp:1025) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1041_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1049_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.72 seconds; current allocated memory: 622.566 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:983:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:984:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1039_5' (seq_align_multiple.cpp:1039:33) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1061:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1028:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1029:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1044:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1051:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1146:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1147:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.28 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_1009_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_1009_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_1009_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.74 seconds; current allocated memory: 622.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1018_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_1018_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_1018_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 622.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1025_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1025_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1025_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 622.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1039_5_VITIS_LOOP_1041_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1039_5_VITIS_LOOP_1041_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1039_5_VITIS_LOOP_1041_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 622.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1049_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1049_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1049_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 622.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1082_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1082_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1082_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 622.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 622.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1103) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1103) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.18 seconds; current allocated memory: 634.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.43 seconds; current allocated memory: 639.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:923)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.146ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:913) on array 'traceback_V' [56]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:913) [72]  (0.489 ns)
	'icmp' operation ('icmp_ln1065_2') [78]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:927) [84]  (0.449 ns)
	'store' operation ('ultimate_col_value_write_ln927', seq_align_multiple.cpp:927) of variable 'ultimate_col_value', seq_align_multiple.cpp:927 on local variable 'ultimate_col_value' [86]  (0.525 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.8 seconds; current allocated memory: 639.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 639.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 639.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 639.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.35 seconds; current allocated memory: 639.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 639.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_1009_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_1009_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.11 seconds; current allocated memory: 639.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1018_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1018_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 639.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1025_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1025_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 641.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1039_5_VITIS_LOOP_1041_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1039_5_VITIS_LOOP_1041_6' pipeline 'VITIS_LOOP_1039_5_VITIS_LOOP_1041_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1039_5_VITIS_LOOP_1041_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 642.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1049_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1049_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 644.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1082_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1082_10' pipeline 'VITIS_LOOP_1082_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1082_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 646.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 683.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.34 seconds. CPU system time: 0.12 seconds. Elapsed time: 14.73 seconds; current allocated memory: 761.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 761.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3802] unknown type name 'TracebackData'; did you mean 'TracebackValue'? (seq_align_multiple.cpp:898:29)
INFO: [HLS 207-4436] 'TracebackValue' declared here (seq_align_multiple.cpp:889:6)
ERROR: [HLS 207-3802] unknown type name 'TracebackData'; did you mean 'TracebackValue'? (seq_align_multiple.cpp:909:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'ref_length' (seq_align_multiple.cpp:915:42)
ERROR: [HLS 207-3339] no matching function for call to 'performTraceback' (seq_align_multiple.cpp:1148:2)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'ap_uint<2> [256][256]' to 'const TracebackValue (*)[256]' for 1st argument (seq_align_multiple.cpp:898:6)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.61 seconds. CPU system time: 0.37 seconds. Elapsed time: 1 seconds; current allocated memory: 1.469 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.785 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.76 seconds. CPU system time: 0.6 seconds. Elapsed time: 6.36 seconds; current allocated memory: 211.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(ap_uint<2> (*) [256], int&, int&, ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1148:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1122:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1116:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1106:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:978:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1081:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1098:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2226_2' (seq_align_multiple.cpp:2226:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2166:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2193_1' (seq_align_multiple.cpp:2193:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2166:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1081:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:962:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1098:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:962:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:962:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:962:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2172:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:963:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:967:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:968:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:969:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:978:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:981:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2174:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2166:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2166:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2166:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.84 seconds. CPU system time: 0.48 seconds. Elapsed time: 9.43 seconds; current allocated memory: 213.426 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.426 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 10.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 10.12 seconds; current allocated memory: 255.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.59 seconds. CPU system time: 0 seconds. Elapsed time: 9.61 seconds; current allocated memory: 261.910 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_993_1' (seq_align_multiple.cpp:967) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1002_2' (seq_align_multiple.cpp:968) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1009_3' (seq_align_multiple.cpp:1009) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1025_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1033_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.1 seconds; current allocated memory: 307.008 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:967:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:968:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1023_5' (seq_align_multiple.cpp:1023:33) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1045:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1012:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1013:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1028:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1035:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1130:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1131:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.95 seconds; current allocated memory: 408.426 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_993_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_993_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_993_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.73 seconds; current allocated memory: 416.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 416.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1002_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_1002_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_1002_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 418.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1009_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1009_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1009_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 418.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 418.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1023_5_VITIS_LOOP_1025_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1023_5_VITIS_LOOP_1025_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 418.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 418.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1033_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1033_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1033_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 418.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 418.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1066_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1066_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1066_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 420.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 420.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1087) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1087) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.31 seconds; current allocated memory: 467.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.54 seconds; current allocated memory: 472.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:938)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.097ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:918) on array 'traceback_V' [54]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:918) [70]  (0.489 ns)
	'icmp' operation ('icmp_ln1065_1') [74]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:942) [80]  (0.449 ns)
	'store' operation ('ultimate_col_value_write_ln942', seq_align_multiple.cpp:942) of variable 'ultimate_col_value', seq_align_multiple.cpp:942 on local variable 'ultimate_col_value' [82]  (0.476 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.57 seconds; current allocated memory: 472.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 472.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 472.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 472.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.37 seconds; current allocated memory: 472.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 472.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_993_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_993_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.12 seconds. CPU system time: 0 seconds. Elapsed time: 4.13 seconds; current allocated memory: 472.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1002_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_1002_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 472.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1009_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1009_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 473.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6' pipeline 'VITIS_LOOP_1023_5_VITIS_LOOP_1025_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1023_5_VITIS_LOOP_1025_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 474.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1033_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1033_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 477.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1066_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1066_10' pipeline 'VITIS_LOOP_1066_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1066_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 479.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.31 seconds; current allocated memory: 515.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 14.81 seconds; current allocated memory: 594.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 594.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.05 seconds; current allocated memory: 606.059 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.53 seconds. CPU system time: 0.07 seconds. Elapsed time: 8.64 seconds; current allocated memory: 616.125 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.08 seconds; current allocated memory: 629.980 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 119.75 seconds. CPU system time: 1.68 seconds. Elapsed time: 122.04 seconds; current allocated memory: 419.016 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
ERROR: [HLS 207-797] #endif without #if (seq_align_multiple.cpp:1357:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.15 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.24 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.68 seconds. CPU system time: 0.66 seconds. Elapsed time: 6.38 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1123:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1097:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1091:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1081:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1056:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1073:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2201_2' (seq_align_multiple.cpp:2201:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2168_1' (seq_align_multiple.cpp:2168:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1056:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1073:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:938:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:942:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:943:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:944:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:956:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2149:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2141:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.78 seconds. CPU system time: 0.65 seconds. Elapsed time: 9.53 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.16 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.33 seconds; current allocated memory: 630.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_1' (seq_align_multiple.cpp:942) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_977_2' (seq_align_multiple.cpp:943) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_984_3' (seq_align_multiple.cpp:984) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1000_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1008_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 13.34 seconds; current allocated memory: 630.801 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:942:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:943:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_998_5' (seq_align_multiple.cpp:998:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1020:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:987:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:988:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1003:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1010:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1105:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1106:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.02 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_968_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.75 seconds; current allocated memory: 630.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_977_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 630.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_984_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 630.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 630.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1008_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1008_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 630.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1041_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1041_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 630.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 630.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1062) on local variable 'p_out3' [627]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1062) [729]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [4358]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [4361]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [4362]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [4366]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [4367]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [4368]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [4369]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [4405]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [4415]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 14.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 14.44 seconds; current allocated memory: 640.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.57 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:918)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.097ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:911) on array 'traceback_V' [54]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:911) [70]  (0.489 ns)
	'icmp' operation ('icmp_ln1065_1') [74]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:921) [80]  (0.449 ns)
	'store' operation ('ultimate_col_value_assign_write_ln921', seq_align_multiple.cpp:921) of variable 'ultimate_col_value', seq_align_multiple.cpp:921 on local variable 'ultimate_col_value' [82]  (0.476 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.55 seconds; current allocated memory: 646.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 646.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.64 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.36 seconds; current allocated memory: 646.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0 seconds. Elapsed time: 1.63 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.13 seconds. CPU system time: 0 seconds. Elapsed time: 4.12 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_984_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 646.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 647.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1008_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 649.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' pipeline 'VITIS_LOOP_1041_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1041_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 651.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.32 seconds; current allocated memory: 688.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.49 seconds. CPU system time: 0.12 seconds. Elapsed time: 14.86 seconds; current allocated memory: 765.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 765.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.04 seconds; current allocated memory: 777.426 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 8.62 seconds; current allocated memory: 787.383 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.6 seconds; current allocated memory: 799.590 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 125.38 seconds. CPU system time: 1.93 seconds. Elapsed time: 127.83 seconds; current allocated memory: 168.789 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0 seconds; current allocated memory: 799.590 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.63 seconds. CPU system time: 0.74 seconds. Elapsed time: 6.37 seconds; current allocated memory: 799.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1123:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1097:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1091:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1081:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1056:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1073:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2201_2' (seq_align_multiple.cpp:2201:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2168_1' (seq_align_multiple.cpp:2168:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1056:13) in function 'seq_align_global' completely with a factor of 16 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1073:13) in function 'seq_align_global' completely with a factor of 16 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 16>::shift' completely with a factor of 15 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 16>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 16>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:938:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:942:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:943:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:944:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 16 on dimension 1. (seq_align_multiple.cpp:956:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2149:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2141:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.36 seconds. CPU system time: 0.6 seconds. Elapsed time: 7.21 seconds; current allocated memory: 799.590 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 799.590 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 6.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.07 seconds; current allocated memory: 799.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.31 seconds; current allocated memory: 799.590 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_1' (seq_align_multiple.cpp:942) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_977_2' (seq_align_multiple.cpp:943) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_984_3' (seq_align_multiple.cpp:984) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1000_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1008_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.42 seconds; current allocated memory: 799.590 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:942:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:943:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_998_5' (seq_align_multiple.cpp:998:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1020:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:987:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:988:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1003:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1010:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1105:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1106:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.69 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_968_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.3 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_977_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_984_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1008_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1008_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1041_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1041_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1062) on local variable 'p_out3' [334]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1062) [389]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [2162]  (1.02 ns)
	'icmp' operation ('icmp_ln49_30', seq_align_multiple.cpp:49) [2165]  (0.991 ns)
	'select' operation ('select_ln49_30', seq_align_multiple.cpp:49) [2166]  (0.449 ns)
	'icmp' operation ('icmp_ln53_60', seq_align_multiple.cpp:53) [2170]  (0.991 ns)
	'select' operation ('select_ln53_60', seq_align_multiple.cpp:53) [2171]  (0.449 ns)
	'icmp' operation ('icmp_ln53_61', seq_align_multiple.cpp:53) [2172]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [2173]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [2209]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [2209]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [2219]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [2219]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.84 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.53 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:918)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.097ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:911) on array 'traceback_V' [54]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:911) [70]  (0.489 ns)
	'icmp' operation ('icmp_ln1065_1') [74]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:921) [80]  (0.449 ns)
	'store' operation ('ultimate_col_value_assign_write_ln921', seq_align_multiple.cpp:921) of variable 'ultimate_col_value', seq_align_multiple.cpp:921 on local variable 'ultimate_col_value' [82]  (0.476 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.42 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.37 seconds. CPU system time: 0 seconds. Elapsed time: 2.37 seconds; current allocated memory: 806.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.01 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.24 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_984_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1008_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' pipeline 'VITIS_LOOP_1041_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1041_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_164_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.29 seconds; current allocated memory: 806.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 818.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.43 seconds; current allocated memory: 828.000 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.3 seconds; current allocated memory: 833.094 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.64 seconds; current allocated memory: 847.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 67.75 seconds. CPU system time: 1.79 seconds. Elapsed time: 70.13 seconds; current allocated memory: 47.910 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.33 seconds. CPU system time: 0.79 seconds. Elapsed time: 6.23 seconds; current allocated memory: 209.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1123:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1097:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1091:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1081:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:953:33)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1056:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1073:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2201_2' (seq_align_multiple.cpp:2201:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2168_1' (seq_align_multiple.cpp:2168:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1056:13) in function 'seq_align_global' completely with a factor of 8 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1073:13) in function 'seq_align_global' completely with a factor of 8 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 8>::shift' completely with a factor of 7 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 8>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:938:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:942:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:943:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:944:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:953:33)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:956:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2149:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2141:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.93 seconds. CPU system time: 0.49 seconds. Elapsed time: 5.53 seconds; current allocated memory: 210.809 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 210.809 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.75 seconds; current allocated memory: 246.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.73 seconds; current allocated memory: 251.242 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_1' (seq_align_multiple.cpp:942) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_977_2' (seq_align_multiple.cpp:943) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_984_3' (seq_align_multiple.cpp:984) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1000_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1008_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:943:12) to (seq_align_multiple.cpp:977:27) in function 'seq_align_global'... converting 18 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'seq_align_global' (seq_align_multiple.cpp:0:17)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 280.980 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:942:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:943:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_998_5' (seq_align_multiple.cpp:998:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1020:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:987:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:988:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1003:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1010:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1105:51)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1106:53)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 360.578 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_968_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 363.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 363.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_977_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 364.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 364.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_984_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 364.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 364.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 364.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 364.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1008_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1008_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 364.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 364.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1041_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1041_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 365.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 365.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1062) on local variable 'p_out3' [174]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1062) [205]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [922]  (1.02 ns)
	'icmp' operation ('icmp_ln49_14', seq_align_multiple.cpp:49) [925]  (0.991 ns)
	'select' operation ('select_ln49_14', seq_align_multiple.cpp:49) [926]  (0.449 ns)
	'icmp' operation ('icmp_ln53_28', seq_align_multiple.cpp:53) [930]  (0.991 ns)
	'select' operation ('select_ln53_28', seq_align_multiple.cpp:53) [931]  (0.449 ns)
	'icmp' operation ('icmp_ln53_29', seq_align_multiple.cpp:53) [932]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [933]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [969]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [969]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [979]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [979]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 376.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 376.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:918)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.329ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:911) on array 'traceback_V' [38]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:911) [46]  (0.721 ns)
	'icmp' operation ('icmp_ln1065_1') [50]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:921) [56]  (0.449 ns)
	'store' operation ('ultimate_col_value_assign_write_ln921', seq_align_multiple.cpp:921) of variable 'ultimate_col_value', seq_align_multiple.cpp:921 on local variable 'ultimate_col_value' [58]  (0.476 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 376.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 376.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 376.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 376.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 376.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 376.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 376.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 376.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_984_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 379.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 380.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1008_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 381.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' pipeline 'VITIS_LOOP_1041_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1041_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 383.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 391.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.92 seconds; current allocated memory: 408.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 411.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.73 seconds. CPU system time: 0.89 seconds. Elapsed time: 6.59 seconds; current allocated memory: 209.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1123:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1097:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1091:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1081:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1056:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1073:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2201_2' (seq_align_multiple.cpp:2201:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2168_1' (seq_align_multiple.cpp:2168:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1056:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1073:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:938:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:942:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:943:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:944:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:956:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2149:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2141:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2141:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.29 seconds. CPU system time: 0.5 seconds. Elapsed time: 9.92 seconds; current allocated memory: 211.961 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 211.961 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.42 seconds; current allocated memory: 254.465 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 8.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.22 seconds; current allocated memory: 259.609 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_1' (seq_align_multiple.cpp:942) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_977_2' (seq_align_multiple.cpp:943) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_984_3' (seq_align_multiple.cpp:984) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1000_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1008_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.42 seconds; current allocated memory: 301.184 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:942:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:943:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_998_5' (seq_align_multiple.cpp:998:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1020:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:987:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:988:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1003:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1010:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1105:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1106:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.19 seconds; current allocated memory: 401.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_968_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 408.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 408.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_977_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 410.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 410.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_984_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 410.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 410.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 410.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 410.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1008_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1008_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 410.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 410.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1041_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1041_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 412.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 412.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
WARNING: [HLS 200-885] The II Violation in module 'seq_align_global_Pipeline_kernel1' (loop 'kernel1'): Unable to schedule 'store' operation ('traceback_V_addr_4_write_ln80', seq_align_multiple.cpp:80) of constant 0 on array 'traceback_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'traceback_V'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.416ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('local_reference_load_31', seq_align_multiple.cpp:1097) on array 'local_reference' [3815]  (0.677 ns)
	'mux' operation ('local_ref_val', seq_align_multiple.cpp:1097) [3823]  (0.721 ns)
	'icmp' operation ('icmp_ln51_31', seq_align_multiple.cpp:51) [3841]  (0.849 ns)
	'select' operation ('select_ln51_31', seq_align_multiple.cpp:51) [3842]  (0 ns)
	'add' operation ('match', seq_align_multiple.cpp:51) [3843]  (1.02 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [3846]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [3847]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [3883]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [3883]  (0 ns)
	'store' operation ('last_pe_score_addr_1_write_ln1105', seq_align_multiple.cpp:1105) of variable 'max_value' on array 'last_pe_score' [3886]  (1.24 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.21 seconds; current allocated memory: 458.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.14 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:918)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.329ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:911) on array 'traceback_V' [38]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:911) [46]  (0.721 ns)
	'icmp' operation ('icmp_ln1065_1') [50]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:921) [56]  (0.449 ns)
	'store' operation ('ultimate_col_value_assign_write_ln921', seq_align_multiple.cpp:921) of variable 'ultimate_col_value', seq_align_multiple.cpp:921 on local variable 'ultimate_col_value' [58]  (0.476 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.45 seconds; current allocated memory: 460.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 460.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.66 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.42 seconds; current allocated memory: 460.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.18 seconds. CPU system time: 0 seconds. Elapsed time: 4.19 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 460.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_984_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 461.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 462.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1008_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 464.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' pipeline 'VITIS_LOOP_1041_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1041_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 465.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_8_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 495.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_83_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 11.1 seconds. CPU system time: 0.09 seconds. Elapsed time: 11.4 seconds; current allocated memory: 563.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 563.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 11.36 seconds; current allocated memory: 574.918 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.46 seconds; current allocated memory: 584.930 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 601.766 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.86 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 106.86 seconds. CPU system time: 1.92 seconds. Elapsed time: 114.1 seconds; current allocated memory: -638.242 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.73 seconds. CPU system time: 0.68 seconds. Elapsed time: 6.42 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1123:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1097:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1091:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1081:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1056:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1073:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2201_2' (seq_align_multiple.cpp:2201:24) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2168_1' (seq_align_multiple.cpp:2168:21) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1056:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1073:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:937:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'dummies' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:938:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:942:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:943:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:944:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:953:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:956:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2149:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2141:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2141:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.6 seconds. CPU system time: 0.58 seconds. Elapsed time: 10.28 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 15.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 15.46 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 16.2 seconds; current allocated memory: 601.766 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_968_1' (seq_align_multiple.cpp:942) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_977_2' (seq_align_multiple.cpp:943) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_984_3' (seq_align_multiple.cpp:984) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1000_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1008_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 17.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 20.09 seconds; current allocated memory: 601.766 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:942:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:943:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_998_5' (seq_align_multiple.cpp:998:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1020:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:987:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:988:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1003:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1010:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1105:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1106:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.28 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_968_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.27 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_977_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_984_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_984_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1008_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1008_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1041_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1041_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 601.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 601.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1062) on local variable 'p_out3' [654]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1062) [757]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [5410]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [5413]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [5414]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [5418]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [5419]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [5420]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [5421]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 31.76 seconds; current allocated memory: 647.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.74 seconds; current allocated memory: 654.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:918)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'loop_tb'
WARNING: [HLS 200-871] Estimated clock period (3.39689ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_loop_tb' consists of the following:	'load' operation ('traceback_V_load', seq_align_multiple.cpp:911) on array 'traceback_V' [86]  (1.24 ns)
	'mux' operation ('current_traceback.V', seq_align_multiple.cpp:911) [118]  (0.789 ns)
	'icmp' operation ('icmp_ln1065_1') [122]  (0.446 ns)
	'select' operation ('ultimate_col_value', seq_align_multiple.cpp:921) [128]  (0.449 ns)
	'store' operation ('ultimate_col_value_assign_write_ln921', seq_align_multiple.cpp:921) of variable 'ultimate_col_value', seq_align_multiple.cpp:921 on local variable 'ultimate_col_value' [130]  (0.476 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.2 seconds; current allocated memory: 654.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 654.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 654.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.75 seconds. CPU system time: 0 seconds. Elapsed time: 1.76 seconds; current allocated memory: 654.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.52 seconds; current allocated memory: 654.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 11.28 seconds. CPU system time: 0 seconds. Elapsed time: 11.28 seconds; current allocated memory: 654.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_968_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 32.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 32.26 seconds; current allocated memory: 654.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_977_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 654.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_984_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_984_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 655.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline 'VITIS_LOOP_998_5_VITIS_LOOP_1000_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_998_5_VITIS_LOOP_1000_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 657.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1008_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1008_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 660.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1041_10' pipeline 'VITIS_LOOP_1041_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1041_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 663.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 713.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.36 seconds. CPU system time: 0.15 seconds. Elapsed time: 17.77 seconds; current allocated memory: 793.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 806.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.92 seconds; current allocated memory: 822.262 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 37.57 seconds. CPU system time: 0.09 seconds. Elapsed time: 37.71 seconds; current allocated memory: 832.730 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.01 seconds; current allocated memory: 849.867 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 232.97 seconds. CPU system time: 2.03 seconds. Elapsed time: 238.03 seconds; current allocated memory: 248.102 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 849.867 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.61 seconds. CPU system time: 0.73 seconds. Elapsed time: 6.33 seconds; current allocated memory: 849.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1121:2)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1095:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1089:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1079:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:951:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1054:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1071:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2199_2' (seq_align_multiple.cpp:2199:24) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2166_1' (seq_align_multiple.cpp:2166:21) in function 'seq_align_multiple' completely with a factor of 8 (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1054:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:935:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1071:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:935:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:935:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:935:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'dummies' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2145:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:936:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:940:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:941:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:942:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:951:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:954:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2147:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2139:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2139:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.3 seconds. CPU system time: 0.65 seconds. Elapsed time: 10.06 seconds; current allocated memory: 849.867 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 849.867 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 14.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.92 seconds; current allocated memory: 849.867 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.41 seconds; current allocated memory: 849.867 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_966_1' (seq_align_multiple.cpp:940) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_975_2' (seq_align_multiple.cpp:941) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_982_3' (seq_align_multiple.cpp:982) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_998_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1006_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_tb' (seq_align_multiple.cpp:909) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 17.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 17.76 seconds; current allocated memory: 849.867 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:940:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:941:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_996_5' (seq_align_multiple.cpp:996:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1018:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:985:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:986:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1001:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1008:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1103:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1104:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.16 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_966_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_966_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_966_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.28 seconds; current allocated memory: 854.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_975_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_975_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_975_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 854.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_982_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_982_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_982_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 854.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_996_5_VITIS_LOOP_998_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_996_5_VITIS_LOOP_998_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_996_5_VITIS_LOOP_998_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 854.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1006_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1006_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1006_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 854.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1039_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1039_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1039_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 854.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 854.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1060) on local variable 'p_out3' [654]  (0 ns)
	'select' operation ('Ix_mem', seq_align_multiple.cpp:1060) [757]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [5410]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [5413]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [5414]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [5418]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [5419]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [5420]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [5421]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 31.2 seconds; current allocated memory: 862.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.68 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:916)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_tb'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.26 seconds; current allocated memory: 870.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 870.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.38 seconds. CPU system time: 0 seconds. Elapsed time: 4.38 seconds; current allocated memory: 870.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.99 seconds. CPU system time: 0 seconds. Elapsed time: 10.99 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_966_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_966_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 32.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 32.11 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_975_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_Ixmem_loop_VITIS_LOOP_975_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_982_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_982_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_996_5_VITIS_LOOP_998_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_996_5_VITIS_LOOP_998_6' pipeline 'VITIS_LOOP_996_5_VITIS_LOOP_998_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_996_5_VITIS_LOOP_998_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1006_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1006_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1039_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1039_10' pipeline 'VITIS_LOOP_1039_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1039_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 870.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.09 seconds; current allocated memory: 906.773 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
ERROR: [HLS 207-3339] no matching function for call to 'PE' (seq_align_multiple.cpp:281:25)
INFO: [HLS 207-4373] candidate function not viable: requires 8 arguments, but 7 were provided (seq_align_multiple.cpp:90:6)
ERROR: [HLS 207-3339] no matching function for call to 'PE' (seq_align_multiple.cpp:288:25)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2.66 seconds. CPU system time: 0.62 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.406 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 211.898 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.51 seconds. CPU system time: 0.8 seconds. Elapsed time: 11.14 seconds; current allocated memory: 211.898 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:288:25)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:281:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:261:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:273:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2249_2' (seq_align_multiple.cpp:2249:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2204_1' (seq_align_multiple.cpp:2204:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:261:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:273:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:147:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:147:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2195:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:149:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:150:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:153:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:155:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:156:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:165:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:168:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2197:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2189:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 14.12 seconds. CPU system time: 0.78 seconds. Elapsed time: 16.02 seconds; current allocated memory: 213.070 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 213.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 15.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 16.03 seconds; current allocated memory: 256.539 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 11.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.1 seconds; current allocated memory: 259.219 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_181_1' (seq_align_multiple.cpp:150) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_187_2' (seq_align_multiple.cpp:187) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_197_4' (seq_align_multiple.cpp:153) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_208_6' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_215_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:358) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:320:32) to (seq_align_multiple.cpp:224:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 13.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.18 seconds; current allocated memory: 309.570 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:150:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_5' (seq_align_multiple.cpp:206:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:153:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:189:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:211:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:217:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:295:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.9 seconds; current allocated memory: 418.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_181_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 425.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 425.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_187_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_187_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 425.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 425.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_197_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_197_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 426.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 426.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_206_5_VITIS_LOOP_208_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 428.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 428.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_215_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_215_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 429.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 429.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_245_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_245_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 430.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 430.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 9, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.617ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out61_load', seq_align_multiple.cpp:265) on local variable 'p_out61' [848]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:265) [985]  (0.449 ns)
	'add' operation ('a1', seq_align_multiple.cpp:101) [1132]  (1.02 ns)
	'icmp' operation ('icmp_ln106', seq_align_multiple.cpp:106) [1137]  (0.991 ns)
	'select' operation ('select_ln106', seq_align_multiple.cpp:106) [1138]  (0.449 ns)
	'icmp' operation ('icmp_ln106_1', seq_align_multiple.cpp:106) [1139]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [1140]  (0.449 ns)
	'select' operation ('select_ln113', seq_align_multiple.cpp:113) [1151]  (0.418 ns)
	multiplexor before 'phi' operation ('empty_66', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1157]  (0.427 ns)
	'phi' operation ('empty_66', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1157]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1176]  (0.427 ns)
	'phi' operation ('dp_mem', seq_align_multiple.cpp:113) with incoming values : ('select_ln113', seq_align_multiple.cpp:113) [1176]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 53.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 53.03 seconds; current allocated memory: 485.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.68 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_310_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_310_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.61 seconds; current allocated memory: 500.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln364', seq_align_multiple.cpp:364)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 500.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 500.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0 seconds. Elapsed time: 1.03 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.52 seconds; current allocated memory: 500.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_181_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.45 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_187_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_187_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_197_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_197_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline 'VITIS_LOOP_206_5_VITIS_LOOP_208_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_206_5_VITIS_LOOP_208_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_215_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_215_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_245_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_245_10' pipeline 'VITIS_LOOP_245_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_245_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 500.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'seq_align_Pipeline_kernel1' is 7005 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.98 seconds; current allocated memory: 549.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_310_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_310_11' pipeline 'VITIS_LOOP_310_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_310_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 0.16 seconds. Elapsed time: 14.48 seconds; current allocated memory: 638.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 643.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 655.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.31 seconds; current allocated memory: 672.328 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.74 seconds; current allocated memory: 676.977 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 696.957 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 178.03 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 166.66 seconds. CPU system time: 2.26 seconds. Elapsed time: 171.87 seconds; current allocated memory: 485.059 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 696.957 MB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.55 seconds. CPU system time: 0.8 seconds. Elapsed time: 6.35 seconds; current allocated memory: 696.957 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:586:25)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:578:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:442:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:554:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:570:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2249_2' (seq_align_multiple.cpp:2249:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2204_1' (seq_align_multiple.cpp:2204:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:554:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:570:13) in function 'seq_align' completely with a factor of 32 (seq_align_multiple.cpp:418:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:418:0)
INFO: [HLS 214-178] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:418:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2195:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:420:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:424:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:425:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:426:12)
INFO: [HLS 214-248] Applying array_partition to 'max_score': Complete partitioning on dimension 1. (seq_align_multiple.cpp:430:12)
INFO: [HLS 214-248] Applying array_partition to 'max_row_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:432:12)
INFO: [HLS 214-248] Applying array_partition to 'max_col_value': Complete partitioning on dimension 1. (seq_align_multiple.cpp:433:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:442:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:445:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2197:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2189:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.63 seconds. CPU system time: 0.75 seconds. Elapsed time: 9.6 seconds; current allocated memory: 696.957 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 696.957 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 16.46 seconds. CPU system time: 0.05 seconds. Elapsed time: 16.51 seconds; current allocated memory: 696.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 16.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 16.54 seconds; current allocated memory: 696.957 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_460_1' (seq_align_multiple.cpp:424) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_469_2' (seq_align_multiple.cpp:425) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_476_3' (seq_align_multiple.cpp:476) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_487_5' (seq_align_multiple.cpp:430) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_498_7' in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_508_8' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_tb' (seq_align_multiple.cpp:392) in function 'seq_align' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:619:32) to (seq_align_multiple.cpp:517:5) in function 'seq_align'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 18.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 18.88 seconds; current allocated memory: 696.957 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:424:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'local_Ixmem_loop' (seq_align_multiple.cpp:425:12) in function 'seq_align'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_496_6' (seq_align_multiple.cpp:496:32) in function 'seq_align'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:430:12) in function 'seq_align' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:478:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:479:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:501:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:510:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:593:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:594:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.9 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_460_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_460_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_460_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_469_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_Ixmem_loop_VITIS_LOOP_469_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_Ixmem_loop_VITIS_LOOP_469_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_476_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_476_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_476_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_487_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_487_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_487_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_496_6_VITIS_LOOP_498_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_496_6_VITIS_LOOP_498_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_496_6_VITIS_LOOP_498_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_508_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_508_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_508_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_538_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_538_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_538_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 702.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 702.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (7.057ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_Pipeline_kernel1' consists of the following:	'load' operation ('p_out124_load', seq_align_multiple.cpp:558) on local variable 'p_out124' [912]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:558) [1049]  (0.449 ns)
	'add' operation ('a1', seq_align_multiple.cpp:43) [1200]  (1.02 ns)
	'icmp' operation ('icmp_ln48', seq_align_multiple.cpp:48) [1205]  (0.991 ns)
	'select' operation ('select_ln48', seq_align_multiple.cpp:48) [1206]  (0.449 ns)
	'icmp' operation ('icmp_ln53', seq_align_multiple.cpp:53) [1212]  (0.991 ns)
	'select' operation ('select_ln53', seq_align_multiple.cpp:53) [1213]  (0.449 ns)
	'icmp' operation ('icmp_ln53_1', seq_align_multiple.cpp:53) [1214]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [1215]  (0.449 ns)
	'select' operation ('select_ln65', seq_align_multiple.cpp:65) [1226]  (0.418 ns)
	multiplexor before 'phi' operation ('empty_69', seq_align_multiple.cpp:65) with incoming values : ('select_ln65', seq_align_multiple.cpp:65) [1234]  (0.427 ns)
	'phi' operation ('empty_69', seq_align_multiple.cpp:65) with incoming values : ('select_ln65', seq_align_multiple.cpp:65) [1234]  (0 ns)
	multiplexor before 'phi' operation ('dp_mem', seq_align_multiple.cpp:65) with incoming values : ('select_ln65', seq_align_multiple.cpp:65) [1255]  (0.427 ns)
	'phi' operation ('dp_mem', seq_align_multiple.cpp:65) with incoming values : ('select_ln65', seq_align_multiple.cpp:65) [1255]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 57.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 57.46 seconds; current allocated memory: 737.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.32 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_VITIS_LOOP_609_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_609_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_609_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.37 seconds; current allocated memory: 741.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:399)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_tb'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 741.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 741.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.1 seconds; current allocated memory: 741.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.25 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_460_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_dpmem_loop_VITIS_LOOP_460_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.05 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_469_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_local_Ixmem_loop_VITIS_LOOP_469_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_476_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_476_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_487_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_487_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 741.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_496_6_VITIS_LOOP_498_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_496_6_VITIS_LOOP_498_7' pipeline 'VITIS_LOOP_496_6_VITIS_LOOP_498_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_496_6_VITIS_LOOP_498_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 741.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_508_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_508_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 745.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_538_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_538_11' pipeline 'VITIS_LOOP_538_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_538_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 748.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'seq_align_Pipeline_kernel1' is 5953, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), (1'b1 == ap_condition_6456)
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.27 seconds; current allocated memory: 800.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_VITIS_LOOP_609_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_VITIS_LOOP_609_12' pipeline 'VITIS_LOOP_609_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_VITIS_LOOP_609_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 15.76 seconds. CPU system time: 0.17 seconds. Elapsed time: 16.19 seconds; current allocated memory: 882.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 900.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.97 seconds; current allocated memory: 918.805 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.32 seconds. CPU system time: 1.14 seconds. Elapsed time: 6.52 seconds; current allocated memory: 209.332 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1145:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1139:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1129:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:1001:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1104:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1121:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2249_2' (seq_align_multiple.cpp:2249:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2216_1' (seq_align_multiple.cpp:2216:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1104:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1121:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-178] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:985:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2195:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:986:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:990:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:991:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:992:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1001:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:1004:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2197:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2189:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.48 seconds. CPU system time: 0.59 seconds. Elapsed time: 9.24 seconds; current allocated memory: 212.781 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.781 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.97 seconds; current allocated memory: 255.605 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.69 seconds; current allocated memory: 259.930 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1016_1' (seq_align_multiple.cpp:1016) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1032_3' (seq_align_multiple.cpp:1032) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1048_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1056_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_tb' (seq_align_multiple.cpp:959) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.51 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.67 seconds; current allocated memory: 306.922 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1046_5' (seq_align_multiple.cpp:1046:33) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1068:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1035:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1036:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1051:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1058:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1153:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1154:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.43 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.48 seconds; current allocated memory: 391.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1032_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1032_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1032_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 396.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1046_5_VITIS_LOOP_1048_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1046_5_VITIS_LOOP_1048_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 398.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1056_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1056_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1056_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 399.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 399.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1089_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1089_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1089_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 400.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 400.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1110) on local variable 'p_out3' [654]  (0 ns)
	'select' operation ('Ix_prev', seq_align_multiple.cpp:1110) [757]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [5410]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [5413]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [5414]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [5418]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [5419]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [5420]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [5421]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 30.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 30.4 seconds; current allocated memory: 456.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.54 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:966)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_tb'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.98 seconds; current allocated memory: 462.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 462.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.6 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.17 seconds; current allocated memory: 462.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1032_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1032_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.93 seconds. CPU system time: 0 seconds. Elapsed time: 3.94 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' pipeline 'VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1056_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1056_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 462.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1089_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1089_10' pipeline 'VITIS_LOOP_1089_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1089_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 462.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 513.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.02 seconds. CPU system time: 0.22 seconds. Elapsed time: 17.64 seconds; current allocated memory: 593.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 605.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.72 seconds. CPU system time: 1.24 seconds. Elapsed time: 6.68 seconds; current allocated memory: 209.141 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1145:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1139:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, int, int*, int, int*, ap_uint<2>*, ap_uint<1>*, ap_uint<1>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:1129:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:1001:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1104:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:1121:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2249_2' (seq_align_multiple.cpp:2249:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2216_1' (seq_align_multiple.cpp:2216:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:1104:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:1121:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:985:0)
INFO: [HLS 214-178] Inlining function 'performTraceback(int, int, ap_uint<2> (*) [256], ap_uint<3>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:985:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2195:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:986:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:990:12)
INFO: [HLS 214-248] Applying array_partition to 'Iy_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:991:12)
INFO: [HLS 214-248] Applying array_partition to 'Ix_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:992:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:1001:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:1004:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2197:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2189:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.51 seconds. CPU system time: 0.53 seconds. Elapsed time: 9.19 seconds; current allocated memory: 212.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 5.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.93 seconds; current allocated memory: 255.430 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 6.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.7 seconds; current allocated memory: 259.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1016_1' (seq_align_multiple.cpp:1016) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1032_3' (seq_align_multiple.cpp:1032) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1048_6' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_1056_7' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'loop_tb' (seq_align_multiple.cpp:959) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_scoreIx' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:22) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:43:37) to (seq_align_multiple.cpp:73:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.67 seconds; current allocated memory: 306.938 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_1046_5' (seq_align_multiple.cpp:1046:33) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:1068:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1035:27)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1036:29)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:1051:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:1058:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:55:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:80:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:1153:52)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_scoreIx' (seq_align_multiple.cpp:1154:54)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.41 seconds; current allocated memory: 391.109 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1032_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1032_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1032_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 396.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 396.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1046_5_VITIS_LOOP_1048_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1046_5_VITIS_LOOP_1048_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 398.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 398.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1056_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1056_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_1056_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 399.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 399.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_1089_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1089_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_1089_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 400.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 400.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (6.688ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out3_load', seq_align_multiple.cpp:1110) on local variable 'p_out3' [654]  (0 ns)
	'select' operation ('Ix_prev', seq_align_multiple.cpp:1110) [757]  (0.449 ns)
	'add' operation ('a4', seq_align_multiple.cpp:46) [5410]  (1.02 ns)
	'icmp' operation ('icmp_ln49_62', seq_align_multiple.cpp:49) [5413]  (0.991 ns)
	'select' operation ('select_ln49_62', seq_align_multiple.cpp:49) [5414]  (0.449 ns)
	'icmp' operation ('icmp_ln53_124', seq_align_multiple.cpp:53) [5418]  (0.991 ns)
	'select' operation ('select_ln53_124', seq_align_multiple.cpp:53) [5419]  (0.449 ns)
	'icmp' operation ('icmp_ln53_125', seq_align_multiple.cpp:53) [5420]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:53) [5421]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:53) [5457]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:53) with incoming values : ('max_value', seq_align_multiple.cpp:53) [5467]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 31.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 31.12 seconds; current allocated memory: 456.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.63 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_tb'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('bitselect' operation ('tmp_1', seq_align_multiple.cpp:966)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'loop_tb'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.05 seconds; current allocated memory: 462.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 462.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.26 seconds; current allocated memory: 462.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.61 seconds. CPU system time: 0 seconds. Elapsed time: 1.6 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1032_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1032_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' pipeline 'VITIS_LOOP_1046_5_VITIS_LOOP_1048_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1046_5_VITIS_LOOP_1048_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1056_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1056_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 462.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_1089_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_1089_10' pipeline 'VITIS_LOOP_1089_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_1089_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 462.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 512.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_loop_tb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_loop_tb' pipeline 'loop_tb' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_loop_tb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.2 seconds. CPU system time: 0.18 seconds. Elapsed time: 17.7 seconds; current allocated memory: 593.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 605.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/reference_string_comp_7_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_multiple'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.99 seconds; current allocated memory: 622.969 MB.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_traceback_V_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_last_pe_score_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'seq_align_multiple_seq_align_global_local_reference_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 9.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 9.3 seconds; current allocated memory: 633.168 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 650.004 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for seq_align_multiple.
INFO: [VLOG 209-307] Generating Verilog RTL for seq_align_multiple.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 149.52 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 133.38 seconds. CPU system time: 2.46 seconds. Elapsed time: 134.46 seconds; current allocated memory: -590.004 MB.
INFO: [HLS 200-1510] Running: open_project local_seq_multiple_align_sa 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-1510] Running: open_solution -flow_target vitis local_seq_multiple_align_sa/solution1 
INFO: [HLS 200-10] Opening project '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa'.
INFO: [HLS 200-10] Opening solution '/home/AD.UCSD.EDU/jsliang/DP-HLS/local_seq_align_multiple_sa/local_seq_multiple_align_sa/solution1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-i'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] Analyzing design file 'seq_align_multiple.cpp' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:345)
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4186] remove extraneous parentheses around the comparison to silence this warning (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 207-4187] use '=' to turn this equality comparison into an assignment (/usr/include/x86_64-linux-gnu/gmp.h:2142:383)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.32 seconds. CPU system time: 0.89 seconds. Elapsed time: 6.19 seconds; current allocated memory: 209.246 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:877:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:872:29)
INFO: [HLS 214-131] Inlining function 'PE(char, char, int, int, int, int*, ap_uint<2>*)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:863:25)
INFO: [HLS 214-210] Disaggregating variable 'query' (seq_align_multiple.cpp:754:34)
INFO: [HLS 214-210] Disaggregating variable 'reference'
INFO: [HLS 214-291] Loop 'cbuff' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:843:13)
INFO: [HLS 214-291] Loop 'peloop' is marked as complete unroll implied by the pipeline pragma (seq_align_multiple.cpp:855:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_1' is marked as complete unroll implied by the pipeline pragma (./shift_reg.h:15:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2249_2' (seq_align_multiple.cpp:2249:24) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_2216_1' (seq_align_multiple.cpp:2216:21) in function 'seq_align_multiple' completely with a factor of 1 (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-186] Unrolling loop 'cbuff' (seq_align_multiple.cpp:843:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:744:0)
INFO: [HLS 214-186] Unrolling loop 'peloop' (seq_align_multiple.cpp:855:13) in function 'seq_align_global' completely with a factor of 32 (seq_align_multiple.cpp:744:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_15_1' (./shift_reg.h:15:26) in function 'ShiftRegister<char, 32>::shift' completely with a factor of 31 (./shift_reg.h:14:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::shift(char)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:744:0)
INFO: [HLS 214-178] Inlining function 'ShiftRegister<char, 32>::operator[](int)' into 'seq_align_global(hls::stream<char, 256>&, hls::stream<char, 256>&, int*)' (seq_align_multiple.cpp:744:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'dummies'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (seq_align_multiple.cpp:2195:9)
INFO: [HLS 214-248] Applying array_partition to 'traceback': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:745:16)
INFO: [HLS 214-248] Applying array_partition to 'dp_mem': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (seq_align_multiple.cpp:746:12)
INFO: [HLS 214-248] Applying array_partition to 'query': Complete partitioning on dimension 1. (seq_align_multiple.cpp:754:34)
INFO: [HLS 214-248] Applying array_partition to 'local_reference': Cyclic partitioning with factor 32 on dimension 1. (seq_align_multiple.cpp:757:15)
INFO: [HLS 214-248] Applying array_partition to 'dummies_inner': Complete partitioning on dimension 1. (seq_align_multiple.cpp:2197:9)
INFO: [HLS 214-248] Applying array_partition to 'query_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
INFO: [HLS 214-248] Applying array_partition to 'reference_string_comp': Cyclic partitioning with factor 8 on dimension 1. (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'query_string_comp_7' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_1' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_2' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_3' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_4' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_5' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_6' (seq_align_multiple.cpp:2189:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'reference_string_comp_7' (seq_align_multiple.cpp:2189:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.08 seconds. CPU system time: 0.54 seconds. Elapsed time: 8.79 seconds; current allocated memory: 212.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 8.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.6 seconds; current allocated memory: 255.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 9.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 9.21 seconds; current allocated memory: 258.082 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_767_1' (seq_align_multiple.cpp:746) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_773_2' (seq_align_multiple.cpp:773) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_788_5' in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_795_6' (/home/AD.UCSD.EDU/swalia/xilinx/vitis/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'seq_align_global' automatically.
INFO: [XFORM 203-510] Pipelining loop 'traceback_logic' (seq_align_multiple.cpp:925) in function 'seq_align_global' automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'last_pe_score' in function 'seq_align_global'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:22) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (seq_align_multiple.cpp:101:37) to (seq_align_multiple.cpp:130:5) in function 'seq_align_global'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 11.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.23 seconds; current allocated memory: 303.152 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'local_dpmem_loop' (seq_align_multiple.cpp:746:12) in function 'seq_align_global'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_786_4' (seq_align_multiple.cpp:786:32) in function 'seq_align_global'.
WARNING: [HLS 200-960] Cannot flatten loop 'kernel' (seq_align_multiple.cpp:807:14) in function 'seq_align_global' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:776:27)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:791:31)
INFO: [HLS 200-472] Inferring partial write operation for 'local_reference' (seq_align_multiple.cpp:797:28)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:108:20)
INFO: [HLS 200-472] Inferring partial write operation for 'traceback.V' (seq_align_multiple.cpp:135:20)
INFO: [HLS 200-472] Inferring partial write operation for 'last_pe_score' (seq_align_multiple.cpp:884:52)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.6 seconds; current allocated memory: 393.582 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'seq_align_multiple' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'local_dpmem_loop_VITIS_LOOP_767_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'local_dpmem_loop_VITIS_LOOP_767_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 401.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 401.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_773_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_773_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_773_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 401.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 401.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_786_4_VITIS_LOOP_788_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_786_4_VITIS_LOOP_788_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 402.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 402.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_795_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_795_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_795_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 403.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 403.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_VITIS_LOOP_828_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_828_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_828_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 404.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 404.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'kernel1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'kernel1'
WARNING: [HLS 200-871] Estimated clock period (5.248ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'seq_align_global_Pipeline_kernel1' consists of the following:	'load' operation ('p_out1_load', seq_align_multiple.cpp:847) on local variable 'p_out1' [556]  (0 ns)
	'select' operation ('dp_mem', seq_align_multiple.cpp:847) [628]  (0.449 ns)
	'add' operation ('a3', seq_align_multiple.cpp:102) [4752]  (1.02 ns)
	'icmp' operation ('icmp_ln106_124', seq_align_multiple.cpp:106) [4756]  (0.991 ns)
	'select' operation ('select_ln106_124', seq_align_multiple.cpp:106) [4757]  (0.449 ns)
	'icmp' operation ('icmp_ln106_125', seq_align_multiple.cpp:106) [4758]  (0.991 ns)
	'select' operation ('max_value', seq_align_multiple.cpp:106) [4759]  (0.449 ns)
	multiplexor before 'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:106) [4790]  (0.476 ns)
	'phi' operation ('max_value') with incoming values : ('max_value', seq_align_multiple.cpp:106) [4790]  (0 ns)
	multiplexor before 'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:106) with incoming values : ('max_value', seq_align_multiple.cpp:106) [4798]  (0.427 ns)
	'phi' operation ('ultimate_max_score', seq_align_multiple.cpp:106) with incoming values : ('max_value', seq_align_multiple.cpp:106) [4798]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 33.49 seconds; current allocated memory: 452.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.42 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'traceback_logic'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln931', seq_align_multiple.cpp:931)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('or' operation ('or_ln931', seq_align_multiple.cpp:931)) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'traceback_logic'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.18 seconds; current allocated memory: 461.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'local_reference'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 461.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.25 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.35 seconds. CPU system time: 0 seconds. Elapsed time: 3.35 seconds; current allocated memory: 461.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_local_dpmem_loop_VITIS_LOOP_767_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_773_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_773_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5' pipeline 'VITIS_LOOP_786_4_VITIS_LOOP_788_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_786_4_VITIS_LOOP_788_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_795_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_795_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 461.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_VITIS_LOOP_828_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_VITIS_LOOP_828_9' pipeline 'VITIS_LOOP_828_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_VITIS_LOOP_828_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 464.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_kernel1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_kernel1' pipeline 'kernel1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_8_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_kernel1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.89 seconds; current allocated memory: 512.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global_Pipeline_traceback_logic' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'seq_align_global_Pipeline_traceback_logic' pipeline 'traceback_logic' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_2_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global_Pipeline_traceback_logic'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14.9 seconds. CPU system time: 0.16 seconds. Elapsed time: 15.33 seconds; current allocated memory: 596.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_global' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'seq_align_global'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 596.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'seq_align_multiple' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/query_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_0' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_2' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_3' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_4' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_5' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_6' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/reference_string_comp_7' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'seq_align_multiple/dummies' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'seq_align_multiple' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'dummies' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_1_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_2_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_3_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_4_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_5_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_6_TREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'seq_align_multiple/query_string_comp_7_TVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: 