m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/simulation/modelsim
vandgate
Z1 !s110 1697886316
!i10b 1
!s100 Bk]_:=Vg=hM<efEXHG42g3
Ih`6XkZzeWNiA1:2bGQWVd2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1697885834
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1697886316.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and}
Z12 tCvgOpt 0
vsixteen_bit_and
R1
!i10b 1
!s100 >[[IQlK_AGXKD88LSS?`C2
Ih`;2ZB]X6N=TB8=an<DRD0
R2
R0
R3
R4
R5
L0 8
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
vsixteen_bit_and_test
R1
!i10b 1
!s100 0PnQQ62RQSknQXeTNkFm:0
I1adgHnChdb3D5j?@nFdQO1
R2
R0
w1697886277
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and_test.v
L0 1
R6
r1
!s85 0
31
R7
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/sixteen_bit_and/sixteen_bit_and_test.v|
!i113 1
R10
R11
R12
