// Seed: 2646724961
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(1) 1 ? 1 : 1)
    if (id_1)
      {  1 'b0 ,  1 'b0 ,  id_1  ,  (  id_3  )  ,  1  ,  id_3  ,  id_3  &  1 'b0 ,  1  ,  1  ,  1  ,  id_3  ,  id_3  ,  1  ,  1  ==  id_3  ,  1  ,  id_3  * "" }  =  1  ;
  assign id_2 = 1;
  wand id_4;
  tri1 id_5 = id_5, id_6;
  wire id_7 = id_5;
  assign id_4 = 1;
  assign id_7 = 1;
  wire id_8;
  wire id_9, id_10;
  assign id_4 = 1;
  wire id_11, id_12, id_13, id_14;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_1
  );
endmodule
