Release 12.1 - xst M.53d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to ../../ToDo und Dokumente/Practice_No_5_Win/Task4_Animation/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to ../../ToDo und Dokumente/Practice_No_5_Win/Task4_Animation/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: E_TX.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "E_TX.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "E_TX"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : E_TX
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : E_TX.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/g01a/UART_SHCD/src/TRANSMITT.vhd" in Library work.
Entity <e_transmitt> compiled.
Entity <e_transmitt> (Architecture <a_transmitt>) compiled.
Compiling vhdl file "/home/g01a/UART_SHCD/src/GENERATE_PARITYBIT.vhd" in Library work.
Architecture a_generate_paritybit of Entity e_generate_paritybit is up to date.
Compiling vhdl file "/home/g01a/UART_SHCD/src/BUFFER.vhd" in Library work.
Architecture a_buffer of Entity e_buffer is up to date.
Compiling vhdl file "/home/g01a/UART_SHCD/src/TX.vhd" in Library work.
Architecture e_tx of Entity e_tx is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <E_TX> in library <work> (architecture <e_tx>).

Analyzing hierarchy for entity <E_TRANSMITT> in library <work> (architecture <a_transmitt>).

Analyzing hierarchy for entity <E_GENERATE_PARITYBIT> in library <work> (architecture <a_generate_paritybit>).

Analyzing hierarchy for entity <E_BUFFER> in library <work> (architecture <a_buffer>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <E_TX> in library <work> (Architecture <e_tx>).
WARNING:Xst:753 - "/home/g01a/UART_SHCD/src/TX.vhd" line 147: Unconnected output port 'E_BUFFER_Irq' of component 'E_BUFFER'.
WARNING:Xst:819 - "/home/g01a/UART_SHCD/src/TX.vhd" line 173: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <E_TX_Reset>
INFO:Xst:2679 - Register <S_BUFFER_Save> in unit <E_TX> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <E_TX> analyzed. Unit <E_TX> generated.

Analyzing Entity <E_TRANSMITT> in library <work> (Architecture <a_transmitt>).
Entity <E_TRANSMITT> analyzed. Unit <E_TRANSMITT> generated.

Analyzing Entity <E_GENERATE_PARITYBIT> in library <work> (Architecture <a_generate_paritybit>).
INFO:Xst:2679 - Register <S_GENERATE_PARITYBIT_Busy> in unit <E_GENERATE_PARITYBIT> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <E_GENERATE_PARITYBIT> analyzed. Unit <E_GENERATE_PARITYBIT> generated.

Analyzing Entity <E_BUFFER> in library <work> (Architecture <a_buffer>).
Entity <E_BUFFER> analyzed. Unit <E_BUFFER> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <E_TRANSMITT>.
    Related source file is "/home/g01a/UART_SHCD/src/TRANSMITT.vhd".
    Found 1-bit register for signal <Busy_Flag>.
    Found 32-bit register for signal <Current_State>.
    Found 32-bit adder for signal <Current_State$addsub0000> created at line 113.
    Found 32-bit 4-to-1 multiplexer for signal <Current_State$mux0000>.
    Found 1-bit register for signal <Last_Baudrate_Value>.
    Found 1-bit register for signal <Serial_Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <E_TRANSMITT> synthesized.


Synthesizing Unit <E_GENERATE_PARITYBIT>.
    Related source file is "/home/g01a/UART_SHCD/src/GENERATE_PARITYBIT.vhd".
    Found 1-bit register for signal <S_GENERATE_PARITYBIT_Paritiy_Out>.
    Found 1-bit register for signal <S_Start_Calc_Event>.
    Found 1-bit register for signal <S_Start_Calc_Event_Handshake>.
    Found 1-bit register for signal <S_Start_Calc_Old>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <E_GENERATE_PARITYBIT> synthesized.


Synthesizing Unit <E_BUFFER>.
    Related source file is "/home/g01a/UART_SHCD/src/BUFFER.vhd".
    Register <S_Save_Old> equivalent to <S_BUFFER_Irq> has been removed
    Found 1-bit register for signal <S_BUFFER_Irq>.
    Found 1-bit register for signal <S_Load_Event>.
    Found 1-bit register for signal <S_Load_Event_Handshake>.
    Found 1-bit register for signal <S_Load_Old>.
    Found 1-bit register for signal <S_Save_Event>.
    Found 1-bit register for signal <S_Save_Event_Handshake>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <E_BUFFER> synthesized.


Synthesizing Unit <E_TX>.
    Related source file is "/home/g01a/UART_SHCD/src/TX.vhd".
WARNING:Xst:646 - Signal <S_TX_Paritybit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <S_TRANSMITT_Paritybit> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <S_TRANSMITT_Data> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:646 - Signal <S_GENERATE_PARITYBIT_Paritiy_Out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <S_GENERATE_PARITYBIT_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <S_BUFFER_Length> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <S_BUFFER_Data_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <S_BUFFER_LOAD_STATE>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 268                                            |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | S_TX_Clock_In             (rising_edge)        |
    | Clock enable       | S_BUFFER_LOAD_STATE$not0000 (positive)         |
    | Reset              | E_TX_Reset                (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000000000000000000000000000000               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <S_BUFFER_Load>.
    Found 1-bit register for signal <S_GENERATE_PARITYBIT_Enable>.
    Found 1-bit register for signal <S_TRANSMITT_Enable>.
    Found 1-bit register for signal <S_TX_Busy>.
    Found 1-bit register for signal <S_TX_Do_Save>.
    Found 1-bit register for signal <S_TX_Enable_old>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   6 D-type flip-flop(s).
Unit <E_TX> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 15
 1-bit register                                        : 14
 32-bit register                                       : 1
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <S_BUFFER_LOAD_STATE/FSM> on signal <S_BUFFER_LOAD_STATE[1:3]> with gray encoding.
----------------------------------------------
 State                            | Encoding
----------------------------------------------
 00000000000000000000000000000000 | 000
 00000000000000000000000000000001 | 001
 00000000000000000000000000000010 | 011
 00000000000000000000000000000011 | 010
 00000000000000000000000000000100 | 110
 00000000000000000000000000000101 | 111
 00000000000000000000000000000110 | 101
----------------------------------------------
WARNING:Xst:1290 - Hierarchical block <C_GENERATE_PARITYBIT> is unconnected in block <E_TX>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <C_BUFFER> is unconnected in block <E_TX>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 46
 Flip-Flops                                            : 46
# Multiplexers                                         : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <C_BUFFER/S_BUFFER_Irq> of sequential type is unconnected in block <E_TX>.

Optimizing unit <E_TX> ...

Optimizing unit <E_GENERATE_PARITYBIT> ...

Optimizing unit <E_TRANSMITT> ...
WARNING:Xst:2677 - Node <C_GENERATE_PARITYBIT/S_Start_Calc_Event_Handshake> of sequential type is unconnected in block <E_TX>.
WARNING:Xst:2677 - Node <C_GENERATE_PARITYBIT/S_GENERATE_PARITYBIT_Paritiy_Out> of sequential type is unconnected in block <E_TX>.
WARNING:Xst:2677 - Node <C_GENERATE_PARITYBIT/S_Start_Calc_Old> of sequential type is unconnected in block <E_TX>.
WARNING:Xst:2677 - Node <C_GENERATE_PARITYBIT/S_Start_Calc_Event> of sequential type is unconnected in block <E_TX>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block E_TX, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : E_TX.ngr
Top Level Output File Name         : E_TX
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 279
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 10
#      LUT2_D                      : 1
#      LUT3                        : 5
#      LUT3_D                      : 6
#      LUT3_L                      : 2
#      LUT4                        : 106
#      LUT4_D                      : 3
#      LUT4_L                      : 16
#      MUXCY                       : 46
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 44
#      FDCE                        : 37
#      FDE                         : 2
#      FDPE                        : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 4
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       95  out of   4656     2%  
 Number of Slice Flip Flops:             44  out of   9312     0%  
 Number of 4 input LUTs:                183  out of   9312     1%  
 Number of IOs:                          16
 Number of bonded IOBs:                   7  out of    232     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
E_TX_Clock_In                      | BUFGP                  | 44    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------+----------------------------------+-------+
Control Signal                                                          | Buffer(FF name)                  | Load  |
------------------------------------------------------------------------+----------------------------------+-------+
C_BUFFER/E_BUFFER_Reset_inv(C_TRANSMITT/Current_State_Acst_inv1_INV_0:O)| NONE(C_TRANSMITT/Current_State_0)| 42    |
------------------------------------------------------------------------+----------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.836ns (Maximum Frequency: 127.623MHz)
   Minimum input arrival time before clock: 6.632ns
   Maximum output required time after clock: 4.496ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'E_TX_Clock_In'
  Clock period: 7.836ns (frequency: 127.623MHz)
  Total number of paths / destination ports: 3259 / 86
-------------------------------------------------------------------------
Delay:               7.836ns (Levels of Logic = 11)
  Source:            C_TRANSMITT/Current_State_26 (FF)
  Destination:       C_TRANSMITT/Current_State_4 (FF)
  Source Clock:      E_TX_Clock_In rising
  Destination Clock: E_TX_Clock_In rising

  Data Path: C_TRANSMITT/Current_State_26 to C_TRANSMITT/Current_State_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  C_TRANSMITT/Current_State_26 (C_TRANSMITT/Current_State_26)
     LUT2:I0->O            1   0.704   0.000  C_TRANSMITT/Current_State_and0000_wg_lut<0> (C_TRANSMITT/Current_State_and0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  C_TRANSMITT/Current_State_and0000_wg_cy<0> (C_TRANSMITT/Current_State_and0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  C_TRANSMITT/Current_State_and0000_wg_cy<1> (C_TRANSMITT/Current_State_and0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  C_TRANSMITT/Current_State_and0000_wg_cy<2> (C_TRANSMITT/Current_State_and0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  C_TRANSMITT/Current_State_and0000_wg_cy<3> (C_TRANSMITT/Current_State_and0000_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  C_TRANSMITT/Current_State_and0000_wg_cy<4> (C_TRANSMITT/Current_State_and0000_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  C_TRANSMITT/Current_State_and0000_wg_cy<5> (C_TRANSMITT/Current_State_and0000_wg_cy<5>)
     MUXCY:CI->O          49   0.459   1.303  C_TRANSMITT/Current_State_and0000_wg_cy<6> (C_TRANSMITT/Current_State_and0000)
     LUT3_D:I2->O         14   0.704   1.175  C_TRANSMITT/Mmux_Current_State_mux0000110149 (C_TRANSMITT/N30)
     LUT4:I0->O            1   0.704   0.000  C_TRANSMITT/Mmux_Current_State_mux000028_G (N147)
     MUXF5:I1->O           1   0.321   0.000  C_TRANSMITT/Mmux_Current_State_mux000028 (C_TRANSMITT/Current_State_mux0000<21>)
     FDCE:D                    0.308          C_TRANSMITT/Current_State_10
    ----------------------------------------
    Total                      7.836ns (4.550ns logic, 3.286ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'E_TX_Clock_In'
  Total number of paths / destination ports: 101 / 71
-------------------------------------------------------------------------
Offset:              6.632ns (Levels of Logic = 6)
  Source:            E_TX_One_or_two_Stoppbits (PAD)
  Destination:       C_TRANSMITT/Current_State_6 (FF)
  Destination Clock: E_TX_Clock_In rising

  Data Path: E_TX_One_or_two_Stoppbits to C_TRANSMITT/Current_State_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  E_TX_One_or_two_Stoppbits_IBUF (E_TX_One_or_two_Stoppbits_IBUF)
     LUT4:I0->O            1   0.704   0.499  C_TRANSMITT/Mmux_Current_State_mux0000353_SW0 (N26)
     LUT3:I1->O            1   0.704   0.000  C_TRANSMITT/Mmux_Current_State_mux000038_SW0_SW0_F (N144)
     MUXF5:I0->O           1   0.321   0.424  C_TRANSMITT/Mmux_Current_State_mux000038_SW0_SW0 (N140)
     LUT4_D:I3->O          1   0.704   0.424  C_TRANSMITT/Mmux_Current_State_mux000038_SW0 (N28)
     LUT4:I3->O            1   0.704   0.000  C_TRANSMITT/Mmux_Current_State_mux000036 (C_TRANSMITT/Current_State_mux0000<25>)
     FDPE:D                    0.308          C_TRANSMITT/Current_State_6
    ----------------------------------------
    Total                      6.632ns (4.663ns logic, 1.969ns route)
                                       (70.3% logic, 29.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'E_TX_Clock_In'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.496ns (Levels of Logic = 1)
  Source:            S_TX_Busy (FF)
  Destination:       E_TX_Busy (PAD)
  Source Clock:      E_TX_Clock_In rising

  Data Path: S_TX_Busy to E_TX_Busy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.633  S_TX_Busy (S_TX_Busy)
     OBUF:I->O                 3.272          E_TX_Busy_OBUF (E_TX_Busy)
    ----------------------------------------
    Total                      4.496ns (3.863ns logic, 0.633ns route)
                                       (85.9% logic, 14.1% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.89 secs
 
--> 


Total memory usage is 445308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

