digraph "CFG for '_Z15MatrixMulKernelPfS_S_i' function" {
	label="CFG for '_Z15MatrixMulKernelPfS_S_i' function";

	Node0x6155160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %9 = shl nsw i32 %6, 4\l  %10 = add nsw i32 %9, %8\l  %11 = shl nsw i32 %5, 4\l  %12 = add nsw i32 %11, %7\l  %13 = sdiv i32 %3, 16\l  %14 = icmp sgt i32 %3, 15\l  %15 = mul nsw i32 %10, %3\l  br i1 %14, label %16, label %52\l|{<s0>T|<s1>F}}"];
	Node0x6155160:s0 -> Node0x6157610;
	Node0x6155160:s1 -> Node0x61576a0;
	Node0x6157610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%16:\l16:                                               \l  %17 = add i32 %15, %7\l  %18 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 %7\l  %19 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 %8, i32 %7\l  %20 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 0\l  %21 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 0, i32 %7\l  %22 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 1\l  %23 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 1, i32 %7\l  %24 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 2\l  %25 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 2, i32 %7\l  %26 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 3\l  %27 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 3, i32 %7\l  %28 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 4\l  %29 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 4, i32 %7\l  %30 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 5\l  %31 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 5, i32 %7\l  %32 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 6\l  %33 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 6, i32 %7\l  %34 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 7\l  %35 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 7, i32 %7\l  %36 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 8\l  %37 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 8, i32 %7\l  %38 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 9\l  %39 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 9, i32 %7\l  %40 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 10\l  %41 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 10, i32 %7\l  %42 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 11\l  %43 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 11, i32 %7\l  %44 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 12\l  %45 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 12, i32 %7\l  %46 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 13\l  %47 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 13, i32 %7\l  %48 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 14\l  %49 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 14, i32 %7\l  %50 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Mds, i32 0, i32 %8, i32 15\l  %51 = getelementptr inbounds [16 x [16 x float]], [16 x [16 x float]]\l... addrspace(3)* @_ZZ15MatrixMulKernelPfS_S_iE3Nds, i32 0, i32 15, i32 %7\l  br label %57\l}"];
	Node0x6157610 -> Node0x6157940;
	Node0x61576a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%52:\l52:                                               \l  %53 = phi float [ 0.000000e+00, %4 ], [ %134, %57 ]\l  %54 = add nsw i32 %15, %12\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds float, float addrspace(1)* %2, i64 %55\l  store float %53, float addrspace(1)* %56, align 4, !tbaa !5\l  ret void\l}"];
	Node0x6157940 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%57:\l57:                                               \l  %58 = phi i32 [ 0, %16 ], [ %135, %57 ]\l  %59 = phi float [ 0.000000e+00, %16 ], [ %134, %57 ]\l  %60 = shl nsw i32 %58, 4\l  %61 = add i32 %17, %60\l  %62 = sext i32 %61 to i64\l  %63 = getelementptr inbounds float, float addrspace(1)* %0, i64 %62\l  %64 = load float, float addrspace(1)* %63, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %64, float addrspace(3)* %18, align 4, !tbaa !5\l  %65 = add nuw nsw i32 %60, %8\l  %66 = mul nsw i32 %65, %3\l  %67 = add nsw i32 %66, %12\l  %68 = sext i32 %67 to i64\l  %69 = getelementptr inbounds float, float addrspace(1)* %1, i64 %68\l  %70 = load float, float addrspace(1)* %69, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %70, float addrspace(3)* %19, align 4, !tbaa !5\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %71 = load float, float addrspace(3)* %20, align 16, !tbaa !5\l  %72 = load float, float addrspace(3)* %21, align 4, !tbaa !5\l  %73 = fmul contract float %71, %72\l  %74 = fadd contract float %59, %73\l  %75 = load float, float addrspace(3)* %22, align 4, !tbaa !5\l  %76 = load float, float addrspace(3)* %23, align 4, !tbaa !5\l  %77 = fmul contract float %75, %76\l  %78 = fadd contract float %74, %77\l  %79 = load float, float addrspace(3)* %24, align 8, !tbaa !5\l  %80 = load float, float addrspace(3)* %25, align 4, !tbaa !5\l  %81 = fmul contract float %79, %80\l  %82 = fadd contract float %78, %81\l  %83 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %84 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %85 = fmul contract float %83, %84\l  %86 = fadd contract float %82, %85\l  %87 = load float, float addrspace(3)* %28, align 16, !tbaa !5\l  %88 = load float, float addrspace(3)* %29, align 4, !tbaa !5\l  %89 = fmul contract float %87, %88\l  %90 = fadd contract float %86, %89\l  %91 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %92 = load float, float addrspace(3)* %31, align 4, !tbaa !5\l  %93 = fmul contract float %91, %92\l  %94 = fadd contract float %90, %93\l  %95 = load float, float addrspace(3)* %32, align 8, !tbaa !5\l  %96 = load float, float addrspace(3)* %33, align 4, !tbaa !5\l  %97 = fmul contract float %95, %96\l  %98 = fadd contract float %94, %97\l  %99 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %100 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %101 = fmul contract float %99, %100\l  %102 = fadd contract float %98, %101\l  %103 = load float, float addrspace(3)* %36, align 16, !tbaa !5\l  %104 = load float, float addrspace(3)* %37, align 4, !tbaa !5\l  %105 = fmul contract float %103, %104\l  %106 = fadd contract float %102, %105\l  %107 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %108 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %109 = fmul contract float %107, %108\l  %110 = fadd contract float %106, %109\l  %111 = load float, float addrspace(3)* %40, align 8, !tbaa !5\l  %112 = load float, float addrspace(3)* %41, align 4, !tbaa !5\l  %113 = fmul contract float %111, %112\l  %114 = fadd contract float %110, %113\l  %115 = load float, float addrspace(3)* %42, align 4, !tbaa !5\l  %116 = load float, float addrspace(3)* %43, align 4, !tbaa !5\l  %117 = fmul contract float %115, %116\l  %118 = fadd contract float %114, %117\l  %119 = load float, float addrspace(3)* %44, align 16, !tbaa !5\l  %120 = load float, float addrspace(3)* %45, align 4, !tbaa !5\l  %121 = fmul contract float %119, %120\l  %122 = fadd contract float %118, %121\l  %123 = load float, float addrspace(3)* %46, align 4, !tbaa !5\l  %124 = load float, float addrspace(3)* %47, align 4, !tbaa !5\l  %125 = fmul contract float %123, %124\l  %126 = fadd contract float %122, %125\l  %127 = load float, float addrspace(3)* %48, align 8, !tbaa !5\l  %128 = load float, float addrspace(3)* %49, align 4, !tbaa !5\l  %129 = fmul contract float %127, %128\l  %130 = fadd contract float %126, %129\l  %131 = load float, float addrspace(3)* %50, align 4, !tbaa !5\l  %132 = load float, float addrspace(3)* %51, align 4, !tbaa !5\l  %133 = fmul contract float %131, %132\l  %134 = fadd contract float %130, %133\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %135 = add nuw nsw i32 %58, 1\l  %136 = icmp eq i32 %135, %13\l  br i1 %136, label %52, label %57, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x6157940:s0 -> Node0x61576a0;
	Node0x6157940:s1 -> Node0x6157940;
}
