Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 30 13:15:30 2018
| Host         : LAPTOP-UQ84BBO9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab9_2_3_control_sets_placed.rpt
| Design       : lab9_2_3
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK0/inst/clk_out1 |               |                                                                                                                                     |                2 |              4 |
|  CLK0/inst/clk_out1 | AAA_i_1_n_0   | AAA/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count |                3 |             24 |
|  CLK0/inst/clk_out1 |               | k[31]_i_1_n_0                                                                                                                       |                7 |             62 |
+---------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


