#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Jan  9 22:48:45 2025
# Process ID         : 13700
# Current directory  : C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip
# Command line       : vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file           : C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/vivado.log
# Journal file       : C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip\vivado.jou
# Running On         : Steven
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 33775 MB
# Swap memory        : 5368 MB
# Total Virtual      : 39144 MB
# Available Virtual  : 14929 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/hls_data.json outdir=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip srcdir=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/misc
INFO: Copied 56 verilog file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Copied 44 vhdl file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/drivers
Generating 6 subcores in C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/ip.tmp:
impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 619.828 ; gain = 191.566
INFO: Using COE_DIR=C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/verilog
INFO: Generating SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: Done generating SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadd_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: Generating SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip'...
INFO: Done generating SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip via file impl/misc/SABR_dadddsub_64ns_64ns_64_6_full_dsp_1_ip.tcl
INFO: Generating SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip'...
INFO: Done generating SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip via file impl/misc/SABR_ddiv_64ns_64ns_64_31_no_dsp_1_ip.tcl
INFO: Generating SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip'...
INFO: Done generating SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip via file impl/misc/SABR_dexp_64ns_64ns_64_18_full_dsp_1_ip.tcl
INFO: Generating SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip'...
INFO: Done generating SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip via file impl/misc/SABR_dmul_64ns_64ns_64_6_max_dsp_1_ip.tcl
INFO: Generating SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
WARNING: [IP_Flow 19-4832] The IP name 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip'...
INFO: Done generating SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip via file impl/misc/SABR_dsqrt_64ns_64ns_64_57_no_dsp_1_ip.tcl
INFO: Import ports from HDL: C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/hdl/vhdl/SABR.vhd (SABR)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: Add axi4full interface m_axi_gmem
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/component.xml
Generating XO file: output.xo in directory C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/../../../../../../../../User/steve/thesis-monte-carlo/SABR/sabr
Running: package_xo -xo_path C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/../../../../../../../../User/steve/thesis-monte-carlo/SABR/sabr/output.xo -kernel_xml C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/kernel.xml -kernel_name SABR -ip_directory C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip -kernel_files C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/../../../../test.c -hls_directory C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/misc/hls_files -kernel_json C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/hls_data.json
INFO: Created IP archive C:/Users/steve/thesis-monte-carlo/SABR/sabr/sabr/SABR/hls/impl/ip/xilinx_com_hls_SABR_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu Jan  9 22:49:12 2025...
