

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8'
================================================================
* Date:           Mon May  5 03:27:08 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4690|     4690|  23.450 us|  23.450 us|  4690|  4690|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_7_VITIS_LOOP_38_8  |     4688|     4688|        29|          1|          1|  4661|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      197|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     6|      914|     1396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      980|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     6|     1894|     1761|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dsub_64ns_64ns_64_5_full_dsp_1_U15  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U16  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   6|  914| 1396|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_183_p2                |         +|   0|  0|  20|          13|           1|
    |add_ln39_1_fu_247_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln39_2_fu_291_p2              |         +|   0|  0|  17|          13|          13|
    |add_ln39_3_fu_301_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln39_4_fu_307_p2              |         +|   0|  0|  17|          13|          13|
    |add_ln39_5_fu_323_p2              |         +|   0|  0|  20|          13|          13|
    |add_ln39_fu_313_p2                |         +|   0|  0|  14|           7|           1|
    |indvars_iv_next4216_fu_209_p2     |         +|   0|  0|  13|           6|           1|
    |indvars_iv_next42_mid1_fu_253_p2  |         +|   0|  0|  13|           6|           2|
    |icmp_ln36_fu_177_p2               |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln38_fu_195_p2               |      icmp|   0|  0|  10|           7|           7|
    |select_ln36_1_fu_215_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln36_2_fu_259_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln36_fu_201_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 197|         121|         105|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_64                                 |   9|          2|    6|         12|
    |indvar_flatten13_fu_68                  |   9|          2|   13|         26|
    |j_fu_60                                 |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln39_3_reg_405                 |  13|   0|   13|          0|
    |add_ln39_4_reg_410                 |  13|   0|   13|          0|
    |add_ln39_5_reg_415                 |  13|   0|   13|          0|
    |add_reg_487                        |  64|   0|   64|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ex_load_1_reg_441                  |  64|   0|   64|          0|
    |ex_load_reg_436                    |  64|   0|   64|          0|
    |ey_load_1_reg_492                  |  64|   0|   64|          0|
    |ey_load_reg_466                    |  64|   0|   64|          0|
    |hz_addr_reg_481                    |  13|   0|   13|          0|
    |hz_load_reg_507                    |  64|   0|   64|          0|
    |i_fu_64                            |   6|   0|    6|          0|
    |indvar_flatten13_fu_68             |  13|   0|   13|          0|
    |j_fu_60                            |   7|   0|    7|          0|
    |mul2_reg_512                       |  64|   0|   64|          0|
    |sub4_reg_461                       |  64|   0|   64|          0|
    |sub5_reg_502                       |  64|   0|   64|          0|
    |sub6_reg_522                       |  64|   0|   64|          0|
    |zext_ln39_5_reg_420                |  13|   0|   64|         51|
    |add_ln39_4_reg_410                 |  64|  32|   13|          0|
    |hz_addr_reg_481                    |  64|  32|   13|          0|
    |zext_ln39_5_reg_420                |  64|  32|   64|         51|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 980|  96|  929|        102|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_opcode  |  out|    2|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_158_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_opcode  |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_8|  return value|
|ex_address0          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce0               |  out|    1|   ap_memory|                                                ex|         array|
|ex_q0                |   in|   64|   ap_memory|                                                ex|         array|
|ex_address1          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce1               |  out|    1|   ap_memory|                                                ex|         array|
|ex_q1                |   in|   64|   ap_memory|                                                ex|         array|
|ey_address0          |  out|   13|   ap_memory|                                                ey|         array|
|ey_ce0               |  out|    1|   ap_memory|                                                ey|         array|
|ey_q0                |   in|   64|   ap_memory|                                                ey|         array|
|ey_address1          |  out|   13|   ap_memory|                                                ey|         array|
|ey_ce1               |  out|    1|   ap_memory|                                                ey|         array|
|ey_q1                |   in|   64|   ap_memory|                                                ey|         array|
|hz_address0          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_we0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_d0                |  out|   64|   ap_memory|                                                hz|         array|
|hz_address1          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce1               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q1                |   in|   64|   ap_memory|                                                hz|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

