Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Apr 06 15:01:26 2018
| Host         : Ericks-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: speed (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: snake/clockDiv/slowClk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: snake/clockDiv1/slowClk1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: snake/clockdiv2/slowClk2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 143 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.574        0.000                      0                  168        0.262        0.000                      0                  168        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.574        0.000                      0                  168        0.262        0.000                      0                  168        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.952ns (19.279%)  route 3.986ns (80.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.326    10.025    snake/clockDiv1/slowClk1
    SLICE_X40Y47         FDRE                                         r  snake/clockDiv1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.448    14.789    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  snake/clockDiv1/counter_reg[25]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    snake/clockDiv1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.952ns (19.279%)  route 3.986ns (80.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.326    10.025    snake/clockDiv1/slowClk1
    SLICE_X40Y47         FDRE                                         r  snake/clockDiv1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.448    14.789    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  snake/clockDiv1/counter_reg[26]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    snake/clockDiv1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.938ns  (logic 0.952ns (19.279%)  route 3.986ns (80.721%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.326    10.025    snake/clockDiv1/slowClk1
    SLICE_X40Y47         FDRE                                         r  snake/clockDiv1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.448    14.789    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y47         FDRE                                         r  snake/clockDiv1/counter_reg[27]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X40Y47         FDRE (Setup_fdre_C_R)       -0.429    14.599    snake/clockDiv1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  4.574    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.835%)  route 3.848ns (80.165%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.187     9.887    snake/clockDiv1/slowClk1
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.447    14.788    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[21]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    snake/clockDiv1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.835%)  route 3.848ns (80.165%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.187     9.887    snake/clockDiv1/slowClk1
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.447    14.788    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[22]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    snake/clockDiv1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.835%)  route 3.848ns (80.165%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.187     9.887    snake/clockDiv1/slowClk1
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.447    14.788    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[23]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    snake/clockDiv1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.952ns (19.835%)  route 3.848ns (80.165%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.187     9.887    snake/clockDiv1/slowClk1
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.447    14.788    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  snake/clockDiv1/counter_reg[24]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.598    snake/clockDiv1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/slowClk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 1.076ns (20.952%)  route 4.059ns (79.048%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.399    10.099    snake/clockDiv1/slowClk1
    SLICE_X34Y45         LUT2 (Prop_lut2_I0_O)        0.124    10.223 r  snake/clockDiv1/slowClk1_i_1/O
                         net (fo=1, routed)           0.000    10.223    snake/clockDiv1/slowClk1_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  snake/clockDiv1/slowClk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.444    14.785    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  snake/clockDiv1/slowClk1_reg/C
                         clock pessimism              0.188    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.077    15.015    snake/clockDiv1/slowClk1_reg
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.952ns (20.467%)  route 3.699ns (79.533%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.039     9.739    snake/clockDiv1/slowClk1
    SLICE_X40Y45         FDRE                                         r  snake/clockDiv1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.447    14.788    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  snake/clockDiv1/counter_reg[17]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    snake/clockDiv1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.859    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 snake/clockDiv1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.952ns (20.467%)  route 3.699ns (79.533%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.566     5.087    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  snake/clockDiv1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  snake/clockDiv1/counter_reg[16]/Q
                         net (fo=2, routed)           0.812     6.355    snake/clockDiv1/counter_reg_n_0_[16]
    SLICE_X41Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.479 f  snake/clockDiv1/counter[27]_i_8__0/O
                         net (fo=1, routed)           0.633     7.113    snake/clockDiv1/counter[27]_i_8__0_n_0
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.237 f  snake/clockDiv1/counter[27]_i_6__0/O
                         net (fo=1, routed)           0.577     7.813    snake/clockDiv1/counter[27]_i_6__0_n_0
    SLICE_X41Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.937 f  snake/clockDiv1/counter[27]_i_3__0/O
                         net (fo=1, routed)           0.638     8.576    snake/clockDiv1/counter[27]_i_3__0_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.700 r  snake/clockDiv1/counter[27]_i_2__0/O
                         net (fo=28, routed)          1.039     9.739    snake/clockDiv1/slowClk1
    SLICE_X40Y45         FDRE                                         r  snake/clockDiv1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.447    14.788    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  snake/clockDiv1/counter_reg[18]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    14.598    snake/clockDiv1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 snake/clockDiv1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  snake/clockDiv1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  snake/clockDiv1/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    snake/clockDiv1/counter_reg_n_0_[0]
    SLICE_X41Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.798 r  snake/clockDiv1/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.798    snake/clockDiv1/counter[0]
    SLICE_X41Y41         FDRE                                         r  snake/clockDiv1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  snake/clockDiv1/counter_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    snake/clockDiv1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 snake/clockDiv1/slowClk1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv1/slowClk1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  snake/clockDiv1/slowClk1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  snake/clockDiv1/slowClk1_reg/Q
                         net (fo=2, routed)           0.174     1.783    snake/clockDiv1/clk_50hz
    SLICE_X34Y45         LUT2 (Prop_lut2_I1_O)        0.045     1.828 r  snake/clockDiv1/slowClk1_i_1/O
                         net (fo=1, routed)           0.000     1.828    snake/clockDiv1/slowClk1_i_1_n_0
    SLICE_X34Y45         FDRE                                         r  snake/clockDiv1/slowClk1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    snake/clockDiv1/clk_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  snake/clockDiv1/slowClk1_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.120     1.565    snake/clockDiv1/slowClk1_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 snake/clockDiv/slowClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockDiv/slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.583     1.466    snake/clockDiv/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  snake/clockDiv/slowClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  snake/clockDiv/slowClk_reg/Q
                         net (fo=35, routed)          0.168     1.775    snake/clockDiv/slow_clk
    SLICE_X5Y27          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  snake/clockDiv/slowClk_i_1/O
                         net (fo=1, routed)           0.000     1.820    snake/clockDiv/slowClk_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  snake/clockDiv/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.851     1.978    snake/clockDiv/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  snake/clockDiv/slowClk_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.091     1.557    snake/clockDiv/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  snake/clockdiv2/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  snake/clockdiv2/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.707    snake/clockdiv2/counter_reg_n_0_[12]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  snake/clockdiv2/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.815    snake/clockdiv2/counter0_carry__1_n_4
    SLICE_X33Y43         FDRE                                         r  snake/clockdiv2/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  snake/clockdiv2/counter_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    snake/clockdiv2/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  snake/clockdiv2/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  snake/clockdiv2/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.707    snake/clockdiv2/counter_reg_n_0_[16]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  snake/clockdiv2/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.815    snake/clockdiv2/counter0_carry__2_n_4
    SLICE_X33Y44         FDRE                                         r  snake/clockdiv2/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  snake/clockdiv2/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    snake/clockdiv2/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  snake/clockdiv2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  snake/clockdiv2/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.707    snake/clockdiv2/counter_reg_n_0_[20]
    SLICE_X33Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  snake/clockdiv2/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.815    snake/clockdiv2/counter0_carry__3_n_4
    SLICE_X33Y45         FDRE                                         r  snake/clockdiv2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y45         FDRE                                         r  snake/clockdiv2/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    snake/clockdiv2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  snake/clockdiv2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  snake/clockdiv2/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    snake/clockdiv2/counter_reg_n_0_[24]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  snake/clockdiv2/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.815    snake/clockdiv2/counter0_carry__4_n_4
    SLICE_X33Y46         FDRE                                         r  snake/clockdiv2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  snake/clockdiv2/counter_reg[24]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    snake/clockdiv2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  snake/clockdiv2/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  snake/clockdiv2/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.706    snake/clockdiv2/counter_reg_n_0_[4]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  snake/clockdiv2/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.814    snake/clockdiv2/counter0_carry_n_4
    SLICE_X33Y41         FDRE                                         r  snake/clockdiv2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  snake/clockdiv2/counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    snake/clockdiv2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.562     1.445    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  snake/clockdiv2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  snake/clockdiv2/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.706    snake/clockdiv2/counter_reg_n_0_[8]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  snake/clockdiv2/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.814    snake/clockdiv2/counter0_carry__0_n_4
    SLICE_X33Y42         FDRE                                         r  snake/clockdiv2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.831     1.958    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  snake/clockdiv2/counter_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    snake/clockdiv2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 snake/clockdiv2/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snake/clockdiv2/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.563     1.446    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  snake/clockdiv2/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  snake/clockdiv2/counter_reg[13]/Q
                         net (fo=2, routed)           0.116     1.703    snake/clockdiv2/counter_reg_n_0_[13]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  snake/clockdiv2/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.818    snake/clockdiv2/counter0_carry__2_n_7
    SLICE_X33Y44         FDRE                                         r  snake/clockdiv2/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.832     1.959    snake/clockdiv2/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  snake/clockdiv2/counter_reg[13]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    snake/clockdiv2/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   snake/clockDiv1/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y41   snake/clockDiv1/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   snake/clockDiv1/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   snake/clockDiv1/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   snake/clockDiv1/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y42   snake/clockDiv1/counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y43   snake/clockDiv1/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   snake/clockDiv1/slowClk1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y44   snake/clockdiv2/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   snake/clockDiv1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y41   snake/clockDiv1/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   snake/clockDiv1/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   snake/clockDiv1/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   snake/clockDiv1/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y42   snake/clockDiv1/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y43   snake/clockDiv1/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   snake/clockdiv2/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   snake/clockdiv2/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   snake/clockdiv2/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y23    snake/clockDiv/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    snake/clockDiv/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    snake/clockDiv/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y25    snake/clockDiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    snake/clockDiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    snake/clockDiv/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    snake/clockDiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    snake/clockDiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    snake/clockDiv/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    snake/clockDiv/counter_reg[18]/C



