<stg><name>filter_top_dummy_proc_fe</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="3" to="4">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="4" to="5">
<condition id="31">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="8">
<condition id="30">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="5" to="6">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="6" to="7">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="7" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="8" to="9">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="9" to="7">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:0  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn2, [8 x i8]* @str83, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str83, [8 x i8]* @str83, [8 x i8]* @str83)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:1  call void (...)* @_ssdm_op_SpecInterface(i64* %output_xn1, [8 x i8]* @str82, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str82, [8 x i8]* @str82, [8 x i8]* @str82)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:2  call void (...)* @_ssdm_op_SpecInterface(i16* %config_inv_data_V, [8 x i8]* @str81, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str81, [8 x i8]* @str81, [8 x i8]* @str81)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:3  call void (...)* @_ssdm_op_SpecInterface(i16* %config_fwd_data_V, [8 x i8]* @str80, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str80, [8 x i8]* @str80, [8 x i8]* @str80)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %input_xn2, [1 x i8]* @p_str, [12 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %input_xn2, [10 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="13" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:6  %p_Result_s = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 3135, i32 0, i32 12)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:7  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_fwd_data_V, i16 %p_Result_s)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="13" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:8  %p_Result_1 = call i16 @_ssdm_op_PartSet.i16.i16.i13.i32.i32(i16 undef, i13 2, i32 0, i32 12)

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:9  call void @_ssdm_op_Write.ap_fifo.i16P(i16* %config_inv_data_V, i16 %p_Result_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0">
<![CDATA[
_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit:10  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i = phi i12 [ 0, %_ZN3hls6ip_fft8config_tI7config1E6setSchEjj.exit ], [ %i_1, %5 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %exitcond = icmp eq i12 %i, -2048

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %i_1 = add i12 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %6, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="12">
<![CDATA[
:0  %tmp = zext i12 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_xn2_addr = getelementptr [2048 x i64]* %input_xn2, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="input_xn2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="11">
<![CDATA[
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

]]></node>
<StgValue><ssdm name="input_xn2_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="11">
<![CDATA[
:2  %input_xn2_load = load i64* %input_xn2_addr, align 8

]]></node>
<StgValue><ssdm name="input_xn2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="31" st_id="4" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn2, i64 %input_xn2_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="3" op_0_bw="3" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %icmp = icmp eq i3 %tmp_1, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp, label %2, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="11" op_0_bw="12">
<![CDATA[
:0  %tmp_5 = trunc i12 %i to i11

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_2 = add i11 %tmp_5, -512

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %detector_tail_M_real_V_addr = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="detector_tail_M_real_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="9">
<![CDATA[
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

]]></node>
<StgValue><ssdm name="detector_tail_M_real_V_load"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %detector_tail_M_imag_V_addr = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="detector_tail_M_imag_V_addr"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="9">
<![CDATA[
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4

]]></node>
<StgValue><ssdm name="detector_tail_M_imag_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="11">
<![CDATA[
:2  %tmp_3 = zext i11 %tmp_2 to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %in_addr = getelementptr [1536 x i64]* %in_r, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="11">
<![CDATA[
:4  %in_load = load i64* %in_addr, align 8

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="11">
<![CDATA[
:4  %in_load = load i64* %in_addr, align 8

]]></node>
<StgValue><ssdm name="in_load"/></StgValue>
</operation>

<operation id="45" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_7 = trunc i64 %in_load to i32

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %in_M_imag_V_load_new = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %in_load, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="in_M_imag_V_load_new"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %in_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:8  %tmp_4 = icmp ugt i12 %i, 1535

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_4, label %4, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="12">
<![CDATA[
:0  %tmp_8 = trunc i12 %i to i9

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_6 = zext i9 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %detector_tail_M_real_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_real_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="detector_tail_M_real_V_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:3  store i32 %tmp_7, i32* %detector_tail_M_real_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %detector_tail_M_imag_V_addr_1 = getelementptr [512 x i32]* @detector_tail_M_imag_V, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="detector_tail_M_imag_V_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:5  store i32 %in_M_imag_V_load_new, i32* %detector_tail_M_imag_V_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="icmp" val="0"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="9">
<![CDATA[
:1  %detector_tail_M_real_V_load = load i32* %detector_tail_M_real_V_addr, align 4

]]></node>
<StgValue><ssdm name="detector_tail_M_real_V_load"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="9">
<![CDATA[
:3  %detector_tail_M_imag_V_load = load i32* %detector_tail_M_imag_V_addr, align 4

]]></node>
<StgValue><ssdm name="detector_tail_M_imag_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %output_xn1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %detector_tail_M_imag_V_load, i32 %detector_tail_M_real_V_load)

]]></node>
<StgValue><ssdm name="output_xn1_M_imag_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %output_xn1, i64 %output_xn1_M_imag_V_addr)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="config_fwd_data_V" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="config_fwd_data_V"/></StgValue>
</port>
<port id="78" name="config_inv_data_V" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="config_inv_data_V"/></StgValue>
</port>
<port id="79" name="in_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="input_xn2" dir="0" iftype="1">
<core>ROM_1P_BRAM</core><StgValue><ssdm name="input_xn2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="output_xn1" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="output_xn1"/></StgValue>
</port>
<port id="82" name="output_xn2" dir="1" iftype="3">
<core>FIFO_LUTRAM</core><StgValue><ssdm name="output_xn2"/></StgValue>
</port>
<port id="83" name="detector_tail_M_real_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="detector_tail_M_real_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="84" name="detector_tail_M_imag_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="detector_tail_M_imag_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="86" from="_ssdm_op_SpecInterface" to="stg_10" fromId="85" toId="10">
</dataflow>
<dataflow id="87" from="output_xn2" to="stg_10" fromId="82" toId="10">
</dataflow>
<dataflow id="89" from="str83" to="stg_10" fromId="88" toId="10">
</dataflow>
<dataflow id="91" from="stg_90" to="stg_10" fromId="90" toId="10">
</dataflow>
<dataflow id="92" from="stg_90" to="stg_10" fromId="90" toId="10">
</dataflow>
<dataflow id="93" from="stg_90" to="stg_10" fromId="90" toId="10">
</dataflow>
<dataflow id="94" from="stg_90" to="stg_10" fromId="90" toId="10">
</dataflow>
<dataflow id="95" from="str83" to="stg_10" fromId="88" toId="10">
</dataflow>
<dataflow id="96" from="str83" to="stg_10" fromId="88" toId="10">
</dataflow>
<dataflow id="97" from="str83" to="stg_10" fromId="88" toId="10">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecInterface" to="stg_11" fromId="85" toId="11">
</dataflow>
<dataflow id="99" from="output_xn1" to="stg_11" fromId="81" toId="11">
</dataflow>
<dataflow id="101" from="str82" to="stg_11" fromId="100" toId="11">
</dataflow>
<dataflow id="102" from="stg_90" to="stg_11" fromId="90" toId="11">
</dataflow>
<dataflow id="103" from="stg_90" to="stg_11" fromId="90" toId="11">
</dataflow>
<dataflow id="104" from="stg_90" to="stg_11" fromId="90" toId="11">
</dataflow>
<dataflow id="105" from="stg_90" to="stg_11" fromId="90" toId="11">
</dataflow>
<dataflow id="106" from="str82" to="stg_11" fromId="100" toId="11">
</dataflow>
<dataflow id="107" from="str82" to="stg_11" fromId="100" toId="11">
</dataflow>
<dataflow id="108" from="str82" to="stg_11" fromId="100" toId="11">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecInterface" to="stg_12" fromId="85" toId="12">
</dataflow>
<dataflow id="110" from="config_inv_data_V" to="stg_12" fromId="78" toId="12">
</dataflow>
<dataflow id="112" from="str81" to="stg_12" fromId="111" toId="12">
</dataflow>
<dataflow id="113" from="stg_90" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="114" from="stg_90" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="115" from="stg_90" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="116" from="stg_90" to="stg_12" fromId="90" toId="12">
</dataflow>
<dataflow id="117" from="str81" to="stg_12" fromId="111" toId="12">
</dataflow>
<dataflow id="118" from="str81" to="stg_12" fromId="111" toId="12">
</dataflow>
<dataflow id="119" from="str81" to="stg_12" fromId="111" toId="12">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="stg_13" fromId="85" toId="13">
</dataflow>
<dataflow id="121" from="config_fwd_data_V" to="stg_13" fromId="77" toId="13">
</dataflow>
<dataflow id="123" from="str80" to="stg_13" fromId="122" toId="13">
</dataflow>
<dataflow id="124" from="stg_90" to="stg_13" fromId="90" toId="13">
</dataflow>
<dataflow id="125" from="stg_90" to="stg_13" fromId="90" toId="13">
</dataflow>
<dataflow id="126" from="stg_90" to="stg_13" fromId="90" toId="13">
</dataflow>
<dataflow id="127" from="stg_90" to="stg_13" fromId="90" toId="13">
</dataflow>
<dataflow id="128" from="str80" to="stg_13" fromId="122" toId="13">
</dataflow>
<dataflow id="129" from="str80" to="stg_13" fromId="122" toId="13">
</dataflow>
<dataflow id="130" from="str80" to="stg_13" fromId="122" toId="13">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecMemCore" to="stg_14" fromId="131" toId="14">
</dataflow>
<dataflow id="133" from="input_xn2" to="stg_14" fromId="80" toId="14">
</dataflow>
<dataflow id="135" from="p_str" to="stg_14" fromId="134" toId="14">
</dataflow>
<dataflow id="137" from="p_str2" to="stg_14" fromId="136" toId="14">
</dataflow>
<dataflow id="138" from="p_str" to="stg_14" fromId="134" toId="14">
</dataflow>
<dataflow id="140" from="stg_139" to="stg_14" fromId="139" toId="14">
</dataflow>
<dataflow id="141" from="p_str" to="stg_14" fromId="134" toId="14">
</dataflow>
<dataflow id="142" from="p_str" to="stg_14" fromId="134" toId="14">
</dataflow>
<dataflow id="143" from="p_str" to="stg_14" fromId="134" toId="14">
</dataflow>
<dataflow id="144" from="_ssdm_op_SpecInterface" to="stg_15" fromId="85" toId="15">
</dataflow>
<dataflow id="145" from="input_xn2" to="stg_15" fromId="80" toId="15">
</dataflow>
<dataflow id="147" from="p_str3" to="stg_15" fromId="146" toId="15">
</dataflow>
<dataflow id="148" from="stg_90" to="stg_15" fromId="90" toId="15">
</dataflow>
<dataflow id="149" from="stg_90" to="stg_15" fromId="90" toId="15">
</dataflow>
<dataflow id="150" from="stg_90" to="stg_15" fromId="90" toId="15">
</dataflow>
<dataflow id="151" from="stg_90" to="stg_15" fromId="90" toId="15">
</dataflow>
<dataflow id="152" from="p_str" to="stg_15" fromId="134" toId="15">
</dataflow>
<dataflow id="153" from="p_str" to="stg_15" fromId="134" toId="15">
</dataflow>
<dataflow id="154" from="p_str" to="stg_15" fromId="134" toId="15">
</dataflow>
<dataflow id="156" from="_ssdm_op_PartSet.i16.i16.i13.i32.i32" to="p_Result_s" fromId="155" toId="16">
</dataflow>
<dataflow id="158" from="stg_157" to="p_Result_s" fromId="157" toId="16">
</dataflow>
<dataflow id="160" from="stg_159" to="p_Result_s" fromId="159" toId="16">
</dataflow>
<dataflow id="161" from="stg_90" to="p_Result_s" fromId="90" toId="16">
</dataflow>
<dataflow id="163" from="stg_162" to="p_Result_s" fromId="162" toId="16">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.ap_fifo.i16P" to="stg_17" fromId="164" toId="17">
</dataflow>
<dataflow id="166" from="config_fwd_data_V" to="stg_17" fromId="77" toId="17">
</dataflow>
<dataflow id="167" from="p_Result_s" to="stg_17" fromId="16" toId="17">
</dataflow>
<dataflow id="168" from="_ssdm_op_PartSet.i16.i16.i13.i32.i32" to="p_Result_1" fromId="155" toId="18">
</dataflow>
<dataflow id="169" from="stg_157" to="p_Result_1" fromId="157" toId="18">
</dataflow>
<dataflow id="171" from="stg_170" to="p_Result_1" fromId="170" toId="18">
</dataflow>
<dataflow id="172" from="stg_90" to="p_Result_1" fromId="90" toId="18">
</dataflow>
<dataflow id="173" from="stg_162" to="p_Result_1" fromId="162" toId="18">
</dataflow>
<dataflow id="174" from="_ssdm_op_Write.ap_fifo.i16P" to="stg_19" fromId="164" toId="19">
</dataflow>
<dataflow id="175" from="config_inv_data_V" to="stg_19" fromId="78" toId="19">
</dataflow>
<dataflow id="176" from="p_Result_1" to="stg_19" fromId="18" toId="19">
</dataflow>
<dataflow id="178" from="stg_177" to="i" fromId="177" toId="21">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="stg_20" to="i" fromId="20" toId="21">
</dataflow>
<dataflow id="180" from="i_1" to="i" fromId="24" toId="21">
<BackEdge/>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="stg_58" to="i" fromId="58" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="182" from="i" to="exitcond" fromId="21" toId="22">
</dataflow>
<dataflow id="184" from="stg_183" to="exitcond" fromId="183" toId="22">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="185" toId="23">
</dataflow>
<dataflow id="188" from="stg_187" to="empty" fromId="187" toId="23">
</dataflow>
<dataflow id="189" from="stg_187" to="empty" fromId="187" toId="23">
</dataflow>
<dataflow id="190" from="stg_187" to="empty" fromId="187" toId="23">
</dataflow>
<dataflow id="191" from="i" to="i_1" fromId="21" toId="24">
</dataflow>
<dataflow id="193" from="stg_192" to="i_1" fromId="192" toId="24">
</dataflow>
<dataflow id="194" from="exitcond" to="stg_25" fromId="22" toId="25">
</dataflow>
<dataflow id="195" from="i" to="tmp" fromId="21" toId="26">
</dataflow>
<dataflow id="196" from="input_xn2" to="input_xn2_addr" fromId="80" toId="27">
</dataflow>
<dataflow id="198" from="stg_197" to="input_xn2_addr" fromId="197" toId="27">
</dataflow>
<dataflow id="199" from="tmp" to="input_xn2_addr" fromId="26" toId="27">
</dataflow>
<dataflow id="200" from="input_xn2_addr" to="input_xn2_load" fromId="27" toId="28">
</dataflow>
<dataflow id="201" from="input_xn2_addr" to="input_xn2_load" fromId="27" toId="30">
</dataflow>
<dataflow id="203" from="_ssdm_op_Write.ap_fifo.volatile.i64P" to="stg_31" fromId="202" toId="31">
</dataflow>
<dataflow id="204" from="output_xn2" to="stg_31" fromId="82" toId="31">
</dataflow>
<dataflow id="205" from="input_xn2_load" to="stg_31" fromId="30" toId="31">
</dataflow>
<dataflow id="207" from="_ssdm_op_PartSelect.i3.i12.i32.i32" to="tmp_1" fromId="206" toId="32">
</dataflow>
<dataflow id="208" from="i" to="tmp_1" fromId="21" toId="32">
</dataflow>
<dataflow id="210" from="stg_209" to="tmp_1" fromId="209" toId="32">
</dataflow>
<dataflow id="212" from="stg_211" to="tmp_1" fromId="211" toId="32">
</dataflow>
<dataflow id="213" from="tmp_1" to="icmp" fromId="32" toId="33">
</dataflow>
<dataflow id="215" from="stg_214" to="icmp" fromId="214" toId="33">
</dataflow>
<dataflow id="216" from="icmp" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="217" from="i" to="tmp_5" fromId="21" toId="35">
</dataflow>
<dataflow id="218" from="tmp_5" to="tmp_2" fromId="35" toId="36">
</dataflow>
<dataflow id="220" from="stg_219" to="tmp_2" fromId="219" toId="36">
</dataflow>
<dataflow id="221" from="detector_tail_M_real_V" to="detector_tail_M_real_V_addr" fromId="83" toId="37">
</dataflow>
<dataflow id="222" from="stg_197" to="detector_tail_M_real_V_addr" fromId="197" toId="37">
</dataflow>
<dataflow id="223" from="tmp" to="detector_tail_M_real_V_addr" fromId="26" toId="37">
</dataflow>
<dataflow id="224" from="detector_tail_M_real_V_addr" to="detector_tail_M_real_V_load" fromId="37" toId="38">
</dataflow>
<dataflow id="225" from="detector_tail_M_imag_V" to="detector_tail_M_imag_V_addr" fromId="84" toId="39">
</dataflow>
<dataflow id="226" from="stg_197" to="detector_tail_M_imag_V_addr" fromId="197" toId="39">
</dataflow>
<dataflow id="227" from="tmp" to="detector_tail_M_imag_V_addr" fromId="26" toId="39">
</dataflow>
<dataflow id="228" from="detector_tail_M_imag_V_addr" to="detector_tail_M_imag_V_load" fromId="39" toId="40">
</dataflow>
<dataflow id="229" from="tmp_2" to="tmp_3" fromId="36" toId="41">
</dataflow>
<dataflow id="230" from="in_r" to="in_addr" fromId="79" toId="42">
</dataflow>
<dataflow id="231" from="stg_197" to="in_addr" fromId="197" toId="42">
</dataflow>
<dataflow id="232" from="tmp_3" to="in_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="233" from="in_addr" to="in_load" fromId="42" toId="43">
</dataflow>
<dataflow id="234" from="in_addr" to="in_load" fromId="42" toId="44">
</dataflow>
<dataflow id="235" from="in_load" to="tmp_7" fromId="44" toId="45">
</dataflow>
<dataflow id="237" from="_ssdm_op_PartSelect.i32.i64.i32.i32" to="in_M_imag_V_load_new" fromId="236" toId="46">
</dataflow>
<dataflow id="238" from="in_load" to="in_M_imag_V_load_new" fromId="44" toId="46">
</dataflow>
<dataflow id="240" from="stg_239" to="in_M_imag_V_load_new" fromId="239" toId="46">
</dataflow>
<dataflow id="242" from="stg_241" to="in_M_imag_V_load_new" fromId="241" toId="46">
</dataflow>
<dataflow id="243" from="_ssdm_op_Write.ap_fifo.volatile.i64P" to="stg_47" fromId="202" toId="47">
</dataflow>
<dataflow id="244" from="output_xn1" to="stg_47" fromId="81" toId="47">
</dataflow>
<dataflow id="245" from="in_load" to="stg_47" fromId="44" toId="47">
</dataflow>
<dataflow id="246" from="i" to="tmp_4" fromId="21" toId="48">
</dataflow>
<dataflow id="248" from="stg_247" to="tmp_4" fromId="247" toId="48">
</dataflow>
<dataflow id="249" from="tmp_4" to="stg_49" fromId="48" toId="49">
</dataflow>
<dataflow id="250" from="i" to="tmp_8" fromId="21" toId="50">
</dataflow>
<dataflow id="251" from="tmp_8" to="tmp_6" fromId="50" toId="51">
</dataflow>
<dataflow id="252" from="detector_tail_M_real_V" to="detector_tail_M_real_V_addr_1" fromId="83" toId="52">
</dataflow>
<dataflow id="253" from="stg_197" to="detector_tail_M_real_V_addr_1" fromId="197" toId="52">
</dataflow>
<dataflow id="254" from="tmp_6" to="detector_tail_M_real_V_addr_1" fromId="51" toId="52">
</dataflow>
<dataflow id="255" from="tmp_7" to="stg_53" fromId="45" toId="53">
</dataflow>
<dataflow id="256" from="detector_tail_M_real_V_addr_1" to="stg_53" fromId="52" toId="53">
</dataflow>
<dataflow id="257" from="detector_tail_M_imag_V" to="detector_tail_M_imag_V_addr_1" fromId="84" toId="54">
</dataflow>
<dataflow id="258" from="stg_197" to="detector_tail_M_imag_V_addr_1" fromId="197" toId="54">
</dataflow>
<dataflow id="259" from="tmp_6" to="detector_tail_M_imag_V_addr_1" fromId="51" toId="54">
</dataflow>
<dataflow id="260" from="in_M_imag_V_load_new" to="stg_55" fromId="46" toId="55">
</dataflow>
<dataflow id="261" from="detector_tail_M_imag_V_addr_1" to="stg_55" fromId="54" toId="55">
</dataflow>
<dataflow id="262" from="detector_tail_M_real_V_addr" to="detector_tail_M_real_V_load" fromId="37" toId="59">
</dataflow>
<dataflow id="263" from="detector_tail_M_imag_V_addr" to="detector_tail_M_imag_V_load" fromId="39" toId="60">
</dataflow>
<dataflow id="265" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="output_xn1_M_imag_V_addr" fromId="264" toId="61">
</dataflow>
<dataflow id="266" from="detector_tail_M_imag_V_load" to="output_xn1_M_imag_V_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="267" from="detector_tail_M_real_V_load" to="output_xn1_M_imag_V_addr" fromId="59" toId="61">
</dataflow>
<dataflow id="268" from="_ssdm_op_Write.ap_fifo.volatile.i64P" to="stg_62" fromId="202" toId="62">
</dataflow>
<dataflow id="269" from="output_xn1" to="stg_62" fromId="81" toId="62">
</dataflow>
<dataflow id="270" from="output_xn1_M_imag_V_addr" to="stg_62" fromId="61" toId="62">
</dataflow>
<dataflow id="271" from="exitcond" to="stg_2" fromId="22" toId="2">
</dataflow>
<dataflow id="272" from="icmp" to="stg_4" fromId="33" toId="4">
</dataflow>
<dataflow id="273" from="icmp" to="stg_7" fromId="33" toId="7">
</dataflow>
<dataflow id="274" from="tmp_4" to="stg_7" fromId="48" toId="7">
</dataflow>
</dataflows>


</stg>
