ARM GAS  /tmp/ccrbobWo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB146:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "date/date.h"
  25:Core/Src/main.c **** #include "transmit_and_recieve_control/transmit_and_recieve_control.h"
  26:Core/Src/main.c **** #include "init_peripherials/init_peripherials.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccrbobWo.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** #define PIN_RS (1 << 0)
  37:Core/Src/main.c **** #define PIN_EN (1 << 2)
  38:Core/Src/main.c **** #define BACKLIGHT (1 << 3)
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** UART_HandleTypeDef huart2;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** uint8_t aht10_init_command[1] = {0xe1};
  57:Core/Src/main.c **** uint8_t aht10_measurement_command[3] = {0xac, 0x33, 0x00};
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** extern uint8_t cmd;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** Data journal[5] = {0};
  62:Core/Src/main.c **** int count = 0;
  63:Core/Src/main.c **** uint16_t lcd1604_addr = 0x27 << (uint16_t)1;
  64:Core/Src/main.c **** uint16_t bmp180_addr = 0x77 << (uint16_t)1;
  65:Core/Src/main.c **** uint16_t aht10_addr = 0x38 << (uint16_t)1;
  66:Core/Src/main.c **** uint8_t AHT10_RX_Data[6] = {0};
  67:Core/Src/main.c **** uint32_t AHT10_ADC_Raw;
  68:Core/Src/main.c **** float AHT10_Temperature; 
  69:Core/Src/main.c **** float AHT10_Humidity = 0.0;
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** uint8_t AHT10_TmpHum_Cmd[3] = {0xAC, 0x33, 0x00};
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** uint8_t calib_data[22];
  74:Core/Src/main.c **** uint8_t temperature_buf[2];
  75:Core/Src/main.c **** uint8_t pressure_buf[3];
  76:Core/Src/main.c **** char GLOBAL_MESSAGE_BUFFER[60] = {0};
  77:Core/Src/main.c **** int16_t AC1, AC2, AC3, B1, B2, MB, MC, MD;
  78:Core/Src/main.c **** uint16_t AC4, AC5, AC6;
  79:Core/Src/main.c **** int32_t X1 = 0;
  80:Core/Src/main.c **** int32_t X2 = 0;
  81:Core/Src/main.c **** int32_t B5 = 0; //global stuff
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** //static char msg[32];
  84:Core/Src/main.c **** char msg_time[32];
  85:Core/Src/main.c **** //static char msg_lcd[32];
  86:Core/Src/main.c **** int32_t temperature = 0;
  87:Core/Src/main.c **** int32_t pressure = 0;
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccrbobWo.s 			page 3


  89:Core/Src/main.c **** RTC_TimeTypeDef time;
  90:Core/Src/main.c **** RTC_DateTypeDef date;
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** char aht10_initialization_command = 0b11100001;
  93:Core/Src/main.c **** char aht10_trigger_measurment_command = 0b01101100;
  94:Core/Src/main.c **** char aht10_soft_reset_command = 0b10111010;
  95:Core/Src/main.c **** /* USER CODE END PV */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  98:Core/Src/main.c **** void SystemClock_Config(void);
  99:Core/Src/main.c **** static void MX_GPIO_Init(void);
 100:Core/Src/main.c **** static void MX_I2C1_Init(void);
 101:Core/Src/main.c **** static void MX_RTC_Init(void);
 102:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
 103:Core/Src/main.c **** static void MX_TIM3_Init(void);
 104:Core/Src/main.c **** /* USER CODE BEGIN PFP */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c **** void bmp180_get_global_coefficients(void);
 107:Core/Src/main.c **** void FindAddress(void);
 108:Core/Src/main.c **** 
 109:Core/Src/main.c **** /* USER CODE END PFP */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 112:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c **** void FindAddress(void) {
 115:Core/Src/main.c **** 	char msg_address[64] = {0};
 116:Core/Src/main.c **** 	uint16_t i;
 117:Core/Src/main.c **** 	for(i = 0; i < (uint16_t)128; i++) {
 118:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 119:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 120:Core/Src/main.c **** 			HAL_UART_Transmit(&huart2, (uint8_t*)msg_address, sizeof(msg_address)-1, HAL_MAX_DELAY);
 121:Core/Src/main.c **** 		}
 122:Core/Src/main.c **** 	}
 123:Core/Src/main.c **** }
 124:Core/Src/main.c **** 
 125:Core/Src/main.c **** void bmp180_get_global_coefficients(void) {
 126:Core/Src/main.c **** 	HAL_I2C_Mem_Read(&hi2c1, bmp180_addr, 0xAA, 1, calib_data, 22, HAL_MAX_DELAY);
 127:Core/Src/main.c **** 	AC1 = (int16_t)((calib_data[0] << 8) | calib_data[1]);
 128:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 129:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 130:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 131:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 132:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 133:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 134:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 135:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 136:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 137:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 138:Core/Src/main.c **** }
 139:Core/Src/main.c **** 
 140:Core/Src/main.c **** #define RTC_INIT_MAGIC 0x32F2
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** void init_rtc_once(void)
 143:Core/Src/main.c **** {
 144:Core/Src/main.c ****   if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_INIT_MAGIC) {
 145:Core/Src/main.c ****       RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
ARM GAS  /tmp/ccrbobWo.s 			page 4


 146:Core/Src/main.c ****       RTC_DateTypeDef sDate = { .WeekDay = RTC_WEEKDAY_SUNDAY, .Month = RTC_MONTH_OCTOBER,
 147:Core/Src/main.c ****                                 .Date = 19, .Year = 25 };
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****       HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 150:Core/Src/main.c ****       HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****       HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, RTC_INIT_MAGIC);
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c **** }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** /* USER CODE END 0 */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief  The application entry point.
 160:Core/Src/main.c ****   * @retval int
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** int main(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 166:Core/Src/main.c ****   
 167:Core/Src/main.c ****   /* USER CODE END 1 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 172:Core/Src/main.c ****   HAL_Init();
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /* USER CODE END Init */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* Configure the system clock */
 179:Core/Src/main.c ****   SystemClock_Config();
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END SysInit */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Initialize all configured peripherals */
 186:Core/Src/main.c ****   MX_GPIO_Init();
 187:Core/Src/main.c ****   MX_I2C1_Init();
 188:Core/Src/main.c ****   MX_RTC_Init();
 189:Core/Src/main.c ****   MX_USART2_UART_Init();
 190:Core/Src/main.c ****   MX_TIM3_Init();
 191:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****   lcd1602_init();
 194:Core/Src/main.c ****   bmp180_init();
 195:Core/Src/main.c ****   aht10_init(); //strange stuff
 196:Core/Src/main.c ****   init_rtc_once();
 197:Core/Src/main.c ****   
 198:Core/Src/main.c ****   bmp180_get_global_coefficients();
 199:Core/Src/main.c ****   
 200:Core/Src/main.c ****   
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END 2 */
ARM GAS  /tmp/ccrbobWo.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /* Infinite loop */
 205:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 206:Core/Src/main.c ****   while (1)
 207:Core/Src/main.c ****   {
 208:Core/Src/main.c ****     /* USER CODE END WHILE */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 211:Core/Src/main.c ****   }
 212:Core/Src/main.c ****   /* USER CODE END 3 */
 213:Core/Src/main.c **** }
 214:Core/Src/main.c **** 
 215:Core/Src/main.c **** /**
 216:Core/Src/main.c ****   * @brief System Clock Configuration
 217:Core/Src/main.c ****   * @retval None
 218:Core/Src/main.c ****   */
 219:Core/Src/main.c **** void SystemClock_Config(void)
 220:Core/Src/main.c **** {
 221:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 222:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 225:Core/Src/main.c ****   */
 226:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 227:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 228:Core/Src/main.c **** 
 229:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 230:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 233:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 234:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 235:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 238:Core/Src/main.c ****   {
 239:Core/Src/main.c ****     Error_Handler();
 240:Core/Src/main.c ****   }
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 245:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 246:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 247:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 252:Core/Src/main.c ****   {
 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c **** }
 256:Core/Src/main.c **** 
 257:Core/Src/main.c **** /**
 258:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 259:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccrbobWo.s 			page 6


 260:Core/Src/main.c ****   * @retval None
 261:Core/Src/main.c ****   */
 262:Core/Src/main.c **** static void MX_I2C1_Init(void)
 263:Core/Src/main.c **** {
 264:Core/Src/main.c **** 
 265:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 266:Core/Src/main.c **** 
 267:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 272:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 273:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 274:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 275:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 276:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 277:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 278:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 279:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 280:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 281:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c **** }
 290:Core/Src/main.c **** 
 291:Core/Src/main.c **** /**
 292:Core/Src/main.c ****   * @brief RTC Initialization Function
 293:Core/Src/main.c ****   * @param None
 294:Core/Src/main.c ****   * @retval None
 295:Core/Src/main.c ****   */
 296:Core/Src/main.c **** static void MX_RTC_Init(void)
 297:Core/Src/main.c **** {
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 304:Core/Src/main.c **** 
 305:Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 306:Core/Src/main.c **** 
 307:Core/Src/main.c ****   /** Initialize RTC Only
 308:Core/Src/main.c ****   */
 309:Core/Src/main.c ****   hrtc.Instance = RTC;
 310:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 311:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 312:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 313:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 314:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 315:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 316:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
ARM GAS  /tmp/ccrbobWo.s 			page 7


 317:Core/Src/main.c ****   {
 318:Core/Src/main.c ****     Error_Handler();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c **** }
 325:Core/Src/main.c **** 
 326:Core/Src/main.c **** /**
 327:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 328:Core/Src/main.c ****   * @param None
 329:Core/Src/main.c ****   * @retval None
 330:Core/Src/main.c ****   */
 331:Core/Src/main.c **** static void MX_TIM3_Init(void)
 332:Core/Src/main.c **** {
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 339:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 342:Core/Src/main.c **** 
 343:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 344:Core/Src/main.c ****   htim3.Instance = TIM3;
 345:Core/Src/main.c ****   htim3.Init.Prescaler = 720;
 346:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 347:Core/Src/main.c ****   htim3.Init.Period = 1000;
 348:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 349:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 350:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 355:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 360:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 361:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 362:Core/Src/main.c ****   {
 363:Core/Src/main.c ****     Error_Handler();
 364:Core/Src/main.c ****   }
 365:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE); 
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c **** }
 372:Core/Src/main.c **** 
 373:Core/Src/main.c **** /**
ARM GAS  /tmp/ccrbobWo.s 			page 8


 374:Core/Src/main.c ****   * @brief USART2 Initialization Function
 375:Core/Src/main.c ****   * @param None
 376:Core/Src/main.c ****   * @retval None
 377:Core/Src/main.c ****   */
 378:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 379:Core/Src/main.c **** {
 380:Core/Src/main.c **** 
 381:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 382:Core/Src/main.c **** 
 383:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 384:Core/Src/main.c **** 
 385:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 386:Core/Src/main.c **** 
 387:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 388:Core/Src/main.c ****   huart2.Instance = USART2;
 389:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 390:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 391:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 392:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 393:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 394:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 395:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 396:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 397:Core/Src/main.c ****   {
 398:Core/Src/main.c ****     Error_Handler();
 399:Core/Src/main.c ****   }
 400:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 401:Core/Src/main.c **** 
 402:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 403:Core/Src/main.c **** 
 404:Core/Src/main.c **** }
 405:Core/Src/main.c **** 
 406:Core/Src/main.c **** /**
 407:Core/Src/main.c ****   * @brief GPIO Initialization Function
 408:Core/Src/main.c ****   * @param None
 409:Core/Src/main.c ****   * @retval None
 410:Core/Src/main.c ****   */
 411:Core/Src/main.c **** static void MX_GPIO_Init(void)
 412:Core/Src/main.c **** {
  28              		.loc 1 412 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 10B5     		push	{r4, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  37 0002 8AB0     		sub	sp, sp, #40
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 413:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 413 3 view .LVU1
  41              		.loc 1 413 20 is_stmt 0 view .LVU2
  42 0004 05A9     		add	r1, sp, #20
  43 0006 0024     		movs	r4, #0
  44 0008 0594     		str	r4, [sp, #20]
ARM GAS  /tmp/ccrbobWo.s 			page 9


  45 000a 4C60     		str	r4, [r1, #4]
  46 000c 8C60     		str	r4, [r1, #8]
  47 000e CC60     		str	r4, [r1, #12]
  48 0010 0C61     		str	r4, [r1, #16]
 414:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 415:Core/Src/main.c **** 
 416:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 417:Core/Src/main.c **** 
 418:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 419:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 419 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 419 3 view .LVU4
  52 0012 0194     		str	r4, [sp, #4]
  53              		.loc 1 419 3 view .LVU5
  54 0014 1E4B     		ldr	r3, .L3
  55 0016 1A6B     		ldr	r2, [r3, #48]
  56 0018 42F00402 		orr	r2, r2, #4
  57 001c 1A63     		str	r2, [r3, #48]
  58              		.loc 1 419 3 view .LVU6
  59 001e 1A6B     		ldr	r2, [r3, #48]
  60 0020 02F00402 		and	r2, r2, #4
  61 0024 0192     		str	r2, [sp, #4]
  62              		.loc 1 419 3 view .LVU7
  63 0026 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 419 3 view .LVU8
 420:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 420 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 420 3 view .LVU10
  69 0028 0294     		str	r4, [sp, #8]
  70              		.loc 1 420 3 view .LVU11
  71 002a 1A6B     		ldr	r2, [r3, #48]
  72 002c 42F08002 		orr	r2, r2, #128
  73 0030 1A63     		str	r2, [r3, #48]
  74              		.loc 1 420 3 view .LVU12
  75 0032 1A6B     		ldr	r2, [r3, #48]
  76 0034 02F08002 		and	r2, r2, #128
  77 0038 0292     		str	r2, [sp, #8]
  78              		.loc 1 420 3 view .LVU13
  79 003a 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 420 3 view .LVU14
 421:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 421 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 421 3 view .LVU16
  85 003c 0394     		str	r4, [sp, #12]
  86              		.loc 1 421 3 view .LVU17
  87 003e 1A6B     		ldr	r2, [r3, #48]
  88 0040 42F00102 		orr	r2, r2, #1
  89 0044 1A63     		str	r2, [r3, #48]
  90              		.loc 1 421 3 view .LVU18
  91 0046 1A6B     		ldr	r2, [r3, #48]
  92 0048 02F00102 		and	r2, r2, #1
  93 004c 0392     		str	r2, [sp, #12]
ARM GAS  /tmp/ccrbobWo.s 			page 10


  94              		.loc 1 421 3 view .LVU19
  95 004e 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 421 3 view .LVU20
 422:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 422 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 422 3 view .LVU22
 101 0050 0494     		str	r4, [sp, #16]
 102              		.loc 1 422 3 view .LVU23
 103 0052 1A6B     		ldr	r2, [r3, #48]
 104 0054 42F00202 		orr	r2, r2, #2
 105 0058 1A63     		str	r2, [r3, #48]
 106              		.loc 1 422 3 view .LVU24
 107 005a 1B6B     		ldr	r3, [r3, #48]
 108 005c 03F00203 		and	r3, r3, #2
 109 0060 0493     		str	r3, [sp, #16]
 110              		.loc 1 422 3 view .LVU25
 111 0062 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 422 3 view .LVU26
 423:Core/Src/main.c **** 
 424:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 425:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 114              		.loc 1 425 3 view .LVU27
 115              		.loc 1 425 23 is_stmt 0 view .LVU28
 116 0064 4FF40053 		mov	r3, #8192
 117 0068 0593     		str	r3, [sp, #20]
 426:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 118              		.loc 1 426 3 is_stmt 1 view .LVU29
 119              		.loc 1 426 24 is_stmt 0 view .LVU30
 120 006a 4FF48813 		mov	r3, #1114112
 121 006e 0693     		str	r3, [sp, #24]
 427:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 122              		.loc 1 427 3 is_stmt 1 view .LVU31
 123              		.loc 1 427 24 is_stmt 0 view .LVU32
 124 0070 0123     		movs	r3, #1
 125 0072 0793     		str	r3, [sp, #28]
 428:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 126              		.loc 1 428 3 is_stmt 1 view .LVU33
 127 0074 0748     		ldr	r0, .L3+4
 128 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 129              	.LVL0:
 429:Core/Src/main.c **** 
 430:Core/Src/main.c ****   /* EXTI interrupt init*/
 431:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 130              		.loc 1 431 3 view .LVU34
 131 007a 2246     		mov	r2, r4
 132 007c 0A21     		movs	r1, #10
 133 007e 2820     		movs	r0, #40
 134 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 135              	.LVL1:
 432:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 136              		.loc 1 432 3 view .LVU35
 137 0084 2820     		movs	r0, #40
 138 0086 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 139              	.LVL2:
ARM GAS  /tmp/ccrbobWo.s 			page 11


 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 435:Core/Src/main.c ****   
 436:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 437:Core/Src/main.c **** }
 140              		.loc 1 437 1 is_stmt 0 view .LVU36
 141 008a 0AB0     		add	sp, sp, #40
 142              	.LCFI2:
 143              		.cfi_def_cfa_offset 8
 144              		@ sp needed
 145 008c 10BD     		pop	{r4, pc}
 146              	.L4:
 147 008e 00BF     		.align	2
 148              	.L3:
 149 0090 00380240 		.word	1073887232
 150 0094 00080240 		.word	1073874944
 151              		.cfi_endproc
 152              	.LFE146:
 154              		.section	.rodata.FindAddress.str1.4,"aMS",%progbits,1
 155              		.align	2
 156              	.LC1:
 157 0000 30782530 		.ascii	"0x%02X\000"
 157      325800
 158              		.section	.text.FindAddress,"ax",%progbits
 159              		.align	1
 160              		.global	FindAddress
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	FindAddress:
 166              	.LFB137:
 114:Core/Src/main.c **** 	char msg_address[64] = {0};
 167              		.loc 1 114 24 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 64
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171 0000 30B5     		push	{r4, r5, lr}
 172              	.LCFI3:
 173              		.cfi_def_cfa_offset 12
 174              		.cfi_offset 4, -12
 175              		.cfi_offset 5, -8
 176              		.cfi_offset 14, -4
 177 0002 91B0     		sub	sp, sp, #68
 178              	.LCFI4:
 179              		.cfi_def_cfa_offset 80
 115:Core/Src/main.c **** 	uint16_t i;
 180              		.loc 1 115 2 view .LVU38
 115:Core/Src/main.c **** 	uint16_t i;
 181              		.loc 1 115 7 is_stmt 0 view .LVU39
 182 0004 4022     		movs	r2, #64
 183 0006 0021     		movs	r1, #0
 184 0008 6846     		mov	r0, sp
 185 000a FFF7FEFF 		bl	memset
 186              	.LVL3:
 116:Core/Src/main.c **** 	for(i = 0; i < (uint16_t)128; i++) {
 187              		.loc 1 116 2 is_stmt 1 view .LVU40
 117:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
ARM GAS  /tmp/ccrbobWo.s 			page 12


 188              		.loc 1 117 2 view .LVU41
 117:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 189              		.loc 1 117 8 is_stmt 0 view .LVU42
 190 000e 0024     		movs	r4, #0
 117:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 191              		.loc 1 117 2 view .LVU43
 192 0010 01E0     		b	.L6
 193              	.LVL4:
 194              	.L7:
 117:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 195              		.loc 1 117 33 is_stmt 1 discriminator 2 view .LVU44
 196 0012 0134     		adds	r4, r4, #1
 197              	.LVL5:
 117:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 198              		.loc 1 117 33 is_stmt 0 discriminator 2 view .LVU45
 199 0014 A4B2     		uxth	r4, r4
 200              	.LVL6:
 201              	.L6:
 117:Core/Src/main.c **** 		if(HAL_I2C_IsDeviceReady(&hi2c1, i << (uint16_t)1, 1, HAL_MAX_DELAY) == HAL_OK) {
 202              		.loc 1 117 15 is_stmt 1 discriminator 1 view .LVU46
 203 0016 7F2C     		cmp	r4, #127
 204 0018 17D8     		bhi	.L10
 118:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 205              		.loc 1 118 3 view .LVU47
 118:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 206              		.loc 1 118 6 is_stmt 0 view .LVU48
 207 001a 6100     		lsls	r1, r4, #1
 208 001c 89B2     		uxth	r1, r1
 209 001e 4FF0FF33 		mov	r3, #-1
 210 0022 0122     		movs	r2, #1
 211 0024 0A48     		ldr	r0, .L11
 212 0026 FFF7FEFF 		bl	HAL_I2C_IsDeviceReady
 213              	.LVL7:
 118:Core/Src/main.c **** 			snprintf(msg_address, sizeof(msg_address), "0x%02X", i);
 214              		.loc 1 118 5 discriminator 1 view .LVU49
 215 002a 0028     		cmp	r0, #0
 216 002c F1D1     		bne	.L7
 119:Core/Src/main.c **** 			HAL_UART_Transmit(&huart2, (uint8_t*)msg_address, sizeof(msg_address)-1, HAL_MAX_DELAY);
 217              		.loc 1 119 4 is_stmt 1 view .LVU50
 218 002e 2346     		mov	r3, r4
 219 0030 084A     		ldr	r2, .L11+4
 220 0032 4021     		movs	r1, #64
 221 0034 6846     		mov	r0, sp
 222 0036 FFF7FEFF 		bl	snprintf
 223              	.LVL8:
 120:Core/Src/main.c **** 		}
 224              		.loc 1 120 4 view .LVU51
 225 003a 4FF0FF33 		mov	r3, #-1
 226 003e 3F22     		movs	r2, #63
 227 0040 6946     		mov	r1, sp
 228 0042 0548     		ldr	r0, .L11+8
 229 0044 FFF7FEFF 		bl	HAL_UART_Transmit
 230              	.LVL9:
 231 0048 E3E7     		b	.L7
 232              	.L10:
 123:Core/Src/main.c **** 
 233              		.loc 1 123 1 is_stmt 0 view .LVU52
ARM GAS  /tmp/ccrbobWo.s 			page 13


 234 004a 11B0     		add	sp, sp, #68
 235              	.LCFI5:
 236              		.cfi_def_cfa_offset 12
 237              		@ sp needed
 238 004c 30BD     		pop	{r4, r5, pc}
 239              	.LVL10:
 240              	.L12:
 123:Core/Src/main.c **** 
 241              		.loc 1 123 1 view .LVU53
 242 004e 00BF     		.align	2
 243              	.L11:
 244 0050 00000000 		.word	hi2c1
 245 0054 00000000 		.word	.LC1
 246 0058 00000000 		.word	huart2
 247              		.cfi_endproc
 248              	.LFE137:
 250              		.section	.text.bmp180_get_global_coefficients,"ax",%progbits
 251              		.align	1
 252              		.global	bmp180_get_global_coefficients
 253              		.syntax unified
 254              		.thumb
 255              		.thumb_func
 257              	bmp180_get_global_coefficients:
 258              	.LFB138:
 125:Core/Src/main.c **** 	HAL_I2C_Mem_Read(&hi2c1, bmp180_addr, 0xAA, 1, calib_data, 22, HAL_MAX_DELAY);
 259              		.loc 1 125 43 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 0
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263 0000 10B5     		push	{r4, lr}
 264              	.LCFI6:
 265              		.cfi_def_cfa_offset 8
 266              		.cfi_offset 4, -8
 267              		.cfi_offset 14, -4
 268 0002 84B0     		sub	sp, sp, #16
 269              	.LCFI7:
 270              		.cfi_def_cfa_offset 24
 126:Core/Src/main.c **** 	AC1 = (int16_t)((calib_data[0] << 8) | calib_data[1]);
 271              		.loc 1 126 2 view .LVU55
 272 0004 4FF0FF33 		mov	r3, #-1
 273 0008 0293     		str	r3, [sp, #8]
 274 000a 1623     		movs	r3, #22
 275 000c 0193     		str	r3, [sp, #4]
 276 000e 264C     		ldr	r4, .L15
 277 0010 0094     		str	r4, [sp]
 278 0012 0123     		movs	r3, #1
 279 0014 AA22     		movs	r2, #170
 280 0016 2549     		ldr	r1, .L15+4
 281 0018 0988     		ldrh	r1, [r1]
 282 001a 2548     		ldr	r0, .L15+8
 283 001c FFF7FEFF 		bl	HAL_I2C_Mem_Read
 284              	.LVL11:
 127:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 285              		.loc 1 127 2 view .LVU56
 127:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 286              		.loc 1 127 29 is_stmt 0 view .LVU57
 287 0020 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
ARM GAS  /tmp/ccrbobWo.s 			page 14


 127:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 288              		.loc 1 127 51 view .LVU58
 289 0022 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 127:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 290              		.loc 1 127 8 view .LVU59
 291 0024 43EA0223 		orr	r3, r3, r2, lsl #8
 127:Core/Src/main.c **** 	AC2 = (int16_t)((calib_data[2] << 8) | calib_data[3]);
 292              		.loc 1 127 6 view .LVU60
 293 0028 224A     		ldr	r2, .L15+12
 294 002a 1380     		strh	r3, [r2]	@ movhi
 128:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 295              		.loc 1 128 2 is_stmt 1 view .LVU61
 128:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 296              		.loc 1 128 29 is_stmt 0 view .LVU62
 297 002c A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 128:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 298              		.loc 1 128 51 view .LVU63
 299 002e E378     		ldrb	r3, [r4, #3]	@ zero_extendqisi2
 128:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 300              		.loc 1 128 8 view .LVU64
 301 0030 43EA0223 		orr	r3, r3, r2, lsl #8
 128:Core/Src/main.c **** 	AC3 = (int16_t)((calib_data[4] << 8) | calib_data[5]);
 302              		.loc 1 128 6 view .LVU65
 303 0034 204A     		ldr	r2, .L15+16
 304 0036 1380     		strh	r3, [r2]	@ movhi
 129:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 305              		.loc 1 129 2 is_stmt 1 view .LVU66
 129:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 306              		.loc 1 129 29 is_stmt 0 view .LVU67
 307 0038 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 129:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 308              		.loc 1 129 51 view .LVU68
 309 003a 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 129:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 310              		.loc 1 129 8 view .LVU69
 311 003c 43EA0223 		orr	r3, r3, r2, lsl #8
 129:Core/Src/main.c **** 	AC4 = (uint16_t)((calib_data[6] << 8) | calib_data[7]);
 312              		.loc 1 129 6 view .LVU70
 313 0040 1E4A     		ldr	r2, .L15+20
 314 0042 1380     		strh	r3, [r2]	@ movhi
 130:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 315              		.loc 1 130 2 is_stmt 1 view .LVU71
 130:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 316              		.loc 1 130 30 is_stmt 0 view .LVU72
 317 0044 A279     		ldrb	r2, [r4, #6]	@ zero_extendqisi2
 130:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 318              		.loc 1 130 52 view .LVU73
 319 0046 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 130:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 320              		.loc 1 130 8 view .LVU74
 321 0048 43EA0223 		orr	r3, r3, r2, lsl #8
 130:Core/Src/main.c **** 	AC5 = (uint16_t)((calib_data[8] << 8) | calib_data[9]);
 322              		.loc 1 130 6 view .LVU75
 323 004c 1C4A     		ldr	r2, .L15+24
 324 004e 1380     		strh	r3, [r2]	@ movhi
 131:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 325              		.loc 1 131 2 is_stmt 1 view .LVU76
ARM GAS  /tmp/ccrbobWo.s 			page 15


 131:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 326              		.loc 1 131 30 is_stmt 0 view .LVU77
 327 0050 227A     		ldrb	r2, [r4, #8]	@ zero_extendqisi2
 131:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 328              		.loc 1 131 52 view .LVU78
 329 0052 637A     		ldrb	r3, [r4, #9]	@ zero_extendqisi2
 131:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 330              		.loc 1 131 8 view .LVU79
 331 0054 43EA0223 		orr	r3, r3, r2, lsl #8
 131:Core/Src/main.c **** 	AC6 = (uint16_t)((calib_data[10] << 8) | calib_data[11]);
 332              		.loc 1 131 6 view .LVU80
 333 0058 1A4A     		ldr	r2, .L15+28
 334 005a 1380     		strh	r3, [r2]	@ movhi
 132:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 335              		.loc 1 132 2 is_stmt 1 view .LVU81
 132:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 336              		.loc 1 132 30 is_stmt 0 view .LVU82
 337 005c A27A     		ldrb	r2, [r4, #10]	@ zero_extendqisi2
 132:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 338              		.loc 1 132 53 view .LVU83
 339 005e E37A     		ldrb	r3, [r4, #11]	@ zero_extendqisi2
 132:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 340              		.loc 1 132 8 view .LVU84
 341 0060 43EA0223 		orr	r3, r3, r2, lsl #8
 132:Core/Src/main.c **** 	B1  = (int16_t)((calib_data[12] << 8) | calib_data[13]);
 342              		.loc 1 132 6 view .LVU85
 343 0064 184A     		ldr	r2, .L15+32
 344 0066 1380     		strh	r3, [r2]	@ movhi
 133:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 345              		.loc 1 133 2 is_stmt 1 view .LVU86
 133:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 346              		.loc 1 133 29 is_stmt 0 view .LVU87
 347 0068 227B     		ldrb	r2, [r4, #12]	@ zero_extendqisi2
 133:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 348              		.loc 1 133 52 view .LVU88
 349 006a 637B     		ldrb	r3, [r4, #13]	@ zero_extendqisi2
 133:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 350              		.loc 1 133 8 view .LVU89
 351 006c 43EA0223 		orr	r3, r3, r2, lsl #8
 133:Core/Src/main.c **** 	B2  = (int16_t)((calib_data[14] << 8) | calib_data[15]);
 352              		.loc 1 133 6 view .LVU90
 353 0070 164A     		ldr	r2, .L15+36
 354 0072 1380     		strh	r3, [r2]	@ movhi
 134:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 355              		.loc 1 134 2 is_stmt 1 view .LVU91
 134:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 356              		.loc 1 134 29 is_stmt 0 view .LVU92
 357 0074 A27B     		ldrb	r2, [r4, #14]	@ zero_extendqisi2
 134:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 358              		.loc 1 134 52 view .LVU93
 359 0076 E37B     		ldrb	r3, [r4, #15]	@ zero_extendqisi2
 134:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 360              		.loc 1 134 8 view .LVU94
 361 0078 43EA0223 		orr	r3, r3, r2, lsl #8
 134:Core/Src/main.c **** 	MB  = (int16_t)((calib_data[16] << 8) | calib_data[17]);
 362              		.loc 1 134 6 view .LVU95
 363 007c 144A     		ldr	r2, .L15+40
ARM GAS  /tmp/ccrbobWo.s 			page 16


 364 007e 1380     		strh	r3, [r2]	@ movhi
 135:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 365              		.loc 1 135 2 is_stmt 1 view .LVU96
 135:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 366              		.loc 1 135 29 is_stmt 0 view .LVU97
 367 0080 227C     		ldrb	r2, [r4, #16]	@ zero_extendqisi2
 135:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 368              		.loc 1 135 52 view .LVU98
 369 0082 637C     		ldrb	r3, [r4, #17]	@ zero_extendqisi2
 135:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 370              		.loc 1 135 8 view .LVU99
 371 0084 43EA0223 		orr	r3, r3, r2, lsl #8
 135:Core/Src/main.c **** 	MC  = (int16_t)((calib_data[18] << 8) | calib_data[19]);
 372              		.loc 1 135 6 view .LVU100
 373 0088 124A     		ldr	r2, .L15+44
 374 008a 1380     		strh	r3, [r2]	@ movhi
 136:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 375              		.loc 1 136 2 is_stmt 1 view .LVU101
 136:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 376              		.loc 1 136 29 is_stmt 0 view .LVU102
 377 008c A27C     		ldrb	r2, [r4, #18]	@ zero_extendqisi2
 136:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 378              		.loc 1 136 52 view .LVU103
 379 008e E37C     		ldrb	r3, [r4, #19]	@ zero_extendqisi2
 136:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 380              		.loc 1 136 8 view .LVU104
 381 0090 43EA0223 		orr	r3, r3, r2, lsl #8
 136:Core/Src/main.c **** 	MD  = (int16_t)((calib_data[20] << 8) | calib_data[21]);
 382              		.loc 1 136 6 view .LVU105
 383 0094 104A     		ldr	r2, .L15+48
 384 0096 1380     		strh	r3, [r2]	@ movhi
 137:Core/Src/main.c **** }
 385              		.loc 1 137 2 is_stmt 1 view .LVU106
 137:Core/Src/main.c **** }
 386              		.loc 1 137 29 is_stmt 0 view .LVU107
 387 0098 227D     		ldrb	r2, [r4, #20]	@ zero_extendqisi2
 137:Core/Src/main.c **** }
 388              		.loc 1 137 52 view .LVU108
 389 009a 637D     		ldrb	r3, [r4, #21]	@ zero_extendqisi2
 137:Core/Src/main.c **** }
 390              		.loc 1 137 8 view .LVU109
 391 009c 43EA0223 		orr	r3, r3, r2, lsl #8
 137:Core/Src/main.c **** }
 392              		.loc 1 137 6 view .LVU110
 393 00a0 0E4A     		ldr	r2, .L15+52
 394 00a2 1380     		strh	r3, [r2]	@ movhi
 138:Core/Src/main.c **** 
 395              		.loc 1 138 1 view .LVU111
 396 00a4 04B0     		add	sp, sp, #16
 397              	.LCFI8:
 398              		.cfi_def_cfa_offset 8
 399              		@ sp needed
 400 00a6 10BD     		pop	{r4, pc}
 401              	.L16:
 402              		.align	2
 403              	.L15:
 404 00a8 00000000 		.word	calib_data
ARM GAS  /tmp/ccrbobWo.s 			page 17


 405 00ac 00000000 		.word	bmp180_addr
 406 00b0 00000000 		.word	hi2c1
 407 00b4 00000000 		.word	AC1
 408 00b8 00000000 		.word	AC2
 409 00bc 00000000 		.word	AC3
 410 00c0 00000000 		.word	AC4
 411 00c4 00000000 		.word	AC5
 412 00c8 00000000 		.word	AC6
 413 00cc 00000000 		.word	B1
 414 00d0 00000000 		.word	B2
 415 00d4 00000000 		.word	MB
 416 00d8 00000000 		.word	MC
 417 00dc 00000000 		.word	MD
 418              		.cfi_endproc
 419              	.LFE138:
 421              		.section	.text.init_rtc_once,"ax",%progbits
 422              		.align	1
 423              		.global	init_rtc_once
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 428              	init_rtc_once:
 429              	.LFB139:
 143:Core/Src/main.c ****   if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) != RTC_INIT_MAGIC) {
 430              		.loc 1 143 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 24
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434 0000 30B5     		push	{r4, r5, lr}
 435              	.LCFI9:
 436              		.cfi_def_cfa_offset 12
 437              		.cfi_offset 4, -12
 438              		.cfi_offset 5, -8
 439              		.cfi_offset 14, -4
 440 0002 87B0     		sub	sp, sp, #28
 441              	.LCFI10:
 442              		.cfi_def_cfa_offset 40
 144:Core/Src/main.c ****       RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 443              		.loc 1 144 3 view .LVU113
 144:Core/Src/main.c ****       RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 444              		.loc 1 144 7 is_stmt 0 view .LVU114
 445 0004 0121     		movs	r1, #1
 446 0006 1648     		ldr	r0, .L21
 447 0008 FFF7FEFF 		bl	HAL_RTCEx_BKUPRead
 448              	.LVL12:
 144:Core/Src/main.c ****       RTC_TimeTypeDef sTime = { .Hours = 11, .Minutes = 10, .Seconds = 30 };
 449              		.loc 1 144 6 discriminator 1 view .LVU115
 450 000c 43F2F223 		movw	r3, #13042
 451 0010 9842     		cmp	r0, r3
 452 0012 01D1     		bne	.L20
 453              	.L17:
 154:Core/Src/main.c **** 
 454              		.loc 1 154 1 view .LVU116
 455 0014 07B0     		add	sp, sp, #28
 456              	.LCFI11:
 457              		.cfi_remember_state
 458              		.cfi_def_cfa_offset 12
ARM GAS  /tmp/ccrbobWo.s 			page 18


 459              		@ sp needed
 460 0016 30BD     		pop	{r4, r5, pc}
 461              	.L20:
 462              	.LCFI12:
 463              		.cfi_restore_state
 464              	.LBB8:
 145:Core/Src/main.c ****       RTC_DateTypeDef sDate = { .WeekDay = RTC_WEEKDAY_SUNDAY, .Month = RTC_MONTH_OCTOBER,
 465              		.loc 1 145 7 is_stmt 1 view .LVU117
 145:Core/Src/main.c ****       RTC_DateTypeDef sDate = { .WeekDay = RTC_WEEKDAY_SUNDAY, .Month = RTC_MONTH_OCTOBER,
 466              		.loc 1 145 23 is_stmt 0 view .LVU118
 467 0018 01A9     		add	r1, sp, #4
 468 001a 0024     		movs	r4, #0
 469 001c 0194     		str	r4, [sp, #4]
 470 001e 4C60     		str	r4, [r1, #4]
 471 0020 8C60     		str	r4, [r1, #8]
 472 0022 CC60     		str	r4, [r1, #12]
 473 0024 0C61     		str	r4, [r1, #16]
 474 0026 0B23     		movs	r3, #11
 475 0028 8DF80430 		strb	r3, [sp, #4]
 476 002c 0A23     		movs	r3, #10
 477 002e 8DF80530 		strb	r3, [sp, #5]
 478 0032 1E23     		movs	r3, #30
 479 0034 8DF80630 		strb	r3, [sp, #6]
 146:Core/Src/main.c ****                                 .Date = 19, .Year = 25 };
 480              		.loc 1 146 7 is_stmt 1 view .LVU119
 146:Core/Src/main.c ****                                 .Date = 19, .Year = 25 };
 481              		.loc 1 146 23 is_stmt 0 view .LVU120
 482 0038 0A4B     		ldr	r3, .L21+4
 483 003a 1B68     		ldr	r3, [r3]
 484 003c 0093     		str	r3, [sp]
 149:Core/Src/main.c ****       HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 485              		.loc 1 149 7 is_stmt 1 view .LVU121
 486 003e 084D     		ldr	r5, .L21
 487 0040 2246     		mov	r2, r4
 488 0042 2846     		mov	r0, r5
 489 0044 FFF7FEFF 		bl	HAL_RTC_SetTime
 490              	.LVL13:
 150:Core/Src/main.c **** 
 491              		.loc 1 150 7 view .LVU122
 492 0048 2246     		mov	r2, r4
 493 004a 6946     		mov	r1, sp
 494 004c 2846     		mov	r0, r5
 495 004e FFF7FEFF 		bl	HAL_RTC_SetDate
 496              	.LVL14:
 152:Core/Src/main.c ****   }
 497              		.loc 1 152 7 view .LVU123
 498 0052 43F2F222 		movw	r2, #13042
 499 0056 0121     		movs	r1, #1
 500 0058 2846     		mov	r0, r5
 501 005a FFF7FEFF 		bl	HAL_RTCEx_BKUPWrite
 502              	.LVL15:
 503              	.LBE8:
 154:Core/Src/main.c **** 
 504              		.loc 1 154 1 is_stmt 0 view .LVU124
 505 005e D9E7     		b	.L17
 506              	.L22:
 507              		.align	2
ARM GAS  /tmp/ccrbobWo.s 			page 19


 508              	.L21:
 509 0060 00000000 		.word	hrtc
 510 0064 00000000 		.word	.LANCHOR0
 511              		.cfi_endproc
 512              	.LFE139:
 514              		.section	.text.Error_Handler,"ax",%progbits
 515              		.align	1
 516              		.global	Error_Handler
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	Error_Handler:
 522              	.LFB147:
 438:Core/Src/main.c **** 
 439:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 440:Core/Src/main.c **** 
 441:Core/Src/main.c **** /* USER CODE END 4 */
 442:Core/Src/main.c **** 
 443:Core/Src/main.c **** /**
 444:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 445:Core/Src/main.c ****   * @retval None
 446:Core/Src/main.c ****   */
 447:Core/Src/main.c **** void Error_Handler(void)
 448:Core/Src/main.c **** {
 523              		.loc 1 448 1 is_stmt 1 view -0
 524              		.cfi_startproc
 525              		@ Volatile: function does not return.
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 449:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 450:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 451:Core/Src/main.c ****   __disable_irq();
 529              		.loc 1 451 3 view .LVU126
 530              	.LBB9:
 531              	.LBI9:
 532              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  /tmp/ccrbobWo.s 			page 20


  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccrbobWo.s 			page 21


  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccrbobWo.s 			page 22


 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
ARM GAS  /tmp/ccrbobWo.s 			page 23


 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccrbobWo.s 			page 24


 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccrbobWo.s 			page 25


 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
ARM GAS  /tmp/ccrbobWo.s 			page 26


 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccrbobWo.s 			page 27


 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
ARM GAS  /tmp/ccrbobWo.s 			page 28


 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccrbobWo.s 			page 29


 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
ARM GAS  /tmp/ccrbobWo.s 			page 30


 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
ARM GAS  /tmp/ccrbobWo.s 			page 31


 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
ARM GAS  /tmp/ccrbobWo.s 			page 32


 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccrbobWo.s 			page 33


 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccrbobWo.s 			page 34


 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /tmp/ccrbobWo.s 			page 35


 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
ARM GAS  /tmp/ccrbobWo.s 			page 36


 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 533              		.loc 2 960 27 view .LVU127
 534              	.LBB10:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 535              		.loc 2 962 3 view .LVU128
 536              		.syntax unified
 537              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 538 0000 72B6     		cpsid i
 539              	@ 0 "" 2
 540              		.thumb
 541              		.syntax unified
 542              	.L24:
 543              	.LBE10:
 544              	.LBE9:
 452:Core/Src/main.c ****   while (1)
 545              		.loc 1 452 3 view .LVU129
 453:Core/Src/main.c ****   {
 454:Core/Src/main.c ****   }
 546              		.loc 1 454 3 view .LVU130
 452:Core/Src/main.c ****   while (1)
 547              		.loc 1 452 9 view .LVU131
 548 0002 FEE7     		b	.L24
 549              		.cfi_endproc
 550              	.LFE147:
 552              		.section	.text.MX_I2C1_Init,"ax",%progbits
 553              		.align	1
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
ARM GAS  /tmp/ccrbobWo.s 			page 37


 558              	MX_I2C1_Init:
 559              	.LFB142:
 263:Core/Src/main.c **** 
 560              		.loc 1 263 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 08B5     		push	{r3, lr}
 565              	.LCFI13:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 3, -8
 568              		.cfi_offset 14, -4
 272:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 569              		.loc 1 272 3 view .LVU133
 272:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 570              		.loc 1 272 18 is_stmt 0 view .LVU134
 571 0002 0A48     		ldr	r0, .L29
 572 0004 0A4B     		ldr	r3, .L29+4
 573 0006 0360     		str	r3, [r0]
 273:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 574              		.loc 1 273 3 is_stmt 1 view .LVU135
 273:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 575              		.loc 1 273 25 is_stmt 0 view .LVU136
 576 0008 0A4B     		ldr	r3, .L29+8
 577 000a 4360     		str	r3, [r0, #4]
 274:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 578              		.loc 1 274 3 is_stmt 1 view .LVU137
 274:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 579              		.loc 1 274 24 is_stmt 0 view .LVU138
 580 000c 0023     		movs	r3, #0
 581 000e 8360     		str	r3, [r0, #8]
 275:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 582              		.loc 1 275 3 is_stmt 1 view .LVU139
 275:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 583              		.loc 1 275 26 is_stmt 0 view .LVU140
 584 0010 C360     		str	r3, [r0, #12]
 276:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 585              		.loc 1 276 3 is_stmt 1 view .LVU141
 276:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 586              		.loc 1 276 29 is_stmt 0 view .LVU142
 587 0012 4FF48042 		mov	r2, #16384
 588 0016 0261     		str	r2, [r0, #16]
 277:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 589              		.loc 1 277 3 is_stmt 1 view .LVU143
 277:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 590              		.loc 1 277 30 is_stmt 0 view .LVU144
 591 0018 4361     		str	r3, [r0, #20]
 278:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 592              		.loc 1 278 3 is_stmt 1 view .LVU145
 278:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 593              		.loc 1 278 26 is_stmt 0 view .LVU146
 594 001a 8361     		str	r3, [r0, #24]
 279:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 595              		.loc 1 279 3 is_stmt 1 view .LVU147
 279:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 596              		.loc 1 279 30 is_stmt 0 view .LVU148
 597 001c C361     		str	r3, [r0, #28]
ARM GAS  /tmp/ccrbobWo.s 			page 38


 280:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 598              		.loc 1 280 3 is_stmt 1 view .LVU149
 280:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 599              		.loc 1 280 28 is_stmt 0 view .LVU150
 600 001e 0362     		str	r3, [r0, #32]
 281:Core/Src/main.c ****   {
 601              		.loc 1 281 3 is_stmt 1 view .LVU151
 281:Core/Src/main.c ****   {
 602              		.loc 1 281 7 is_stmt 0 view .LVU152
 603 0020 FFF7FEFF 		bl	HAL_I2C_Init
 604              	.LVL16:
 281:Core/Src/main.c ****   {
 605              		.loc 1 281 6 discriminator 1 view .LVU153
 606 0024 00B9     		cbnz	r0, .L28
 289:Core/Src/main.c **** 
 607              		.loc 1 289 1 view .LVU154
 608 0026 08BD     		pop	{r3, pc}
 609              	.L28:
 283:Core/Src/main.c ****   }
 610              		.loc 1 283 5 is_stmt 1 view .LVU155
 611 0028 FFF7FEFF 		bl	Error_Handler
 612              	.LVL17:
 613              	.L30:
 614              		.align	2
 615              	.L29:
 616 002c 00000000 		.word	hi2c1
 617 0030 00540040 		.word	1073763328
 618 0034 A0860100 		.word	100000
 619              		.cfi_endproc
 620              	.LFE142:
 622              		.section	.text.MX_RTC_Init,"ax",%progbits
 623              		.align	1
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	MX_RTC_Init:
 629              	.LFB143:
 297:Core/Src/main.c **** 
 630              		.loc 1 297 1 view -0
 631              		.cfi_startproc
 632              		@ args = 0, pretend = 0, frame = 0
 633              		@ frame_needed = 0, uses_anonymous_args = 0
 634 0000 08B5     		push	{r3, lr}
 635              	.LCFI14:
 636              		.cfi_def_cfa_offset 8
 637              		.cfi_offset 3, -8
 638              		.cfi_offset 14, -4
 309:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 639              		.loc 1 309 3 view .LVU157
 309:Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 640              		.loc 1 309 17 is_stmt 0 view .LVU158
 641 0002 0948     		ldr	r0, .L35
 642 0004 094B     		ldr	r3, .L35+4
 643 0006 0360     		str	r3, [r0]
 310:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 644              		.loc 1 310 3 is_stmt 1 view .LVU159
 310:Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
ARM GAS  /tmp/ccrbobWo.s 			page 39


 645              		.loc 1 310 24 is_stmt 0 view .LVU160
 646 0008 0023     		movs	r3, #0
 647 000a 4360     		str	r3, [r0, #4]
 311:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 648              		.loc 1 311 3 is_stmt 1 view .LVU161
 311:Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 649              		.loc 1 311 26 is_stmt 0 view .LVU162
 650 000c 7F22     		movs	r2, #127
 651 000e 8260     		str	r2, [r0, #8]
 312:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 652              		.loc 1 312 3 is_stmt 1 view .LVU163
 312:Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 653              		.loc 1 312 25 is_stmt 0 view .LVU164
 654 0010 FF22     		movs	r2, #255
 655 0012 C260     		str	r2, [r0, #12]
 313:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 656              		.loc 1 313 3 is_stmt 1 view .LVU165
 313:Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 657              		.loc 1 313 20 is_stmt 0 view .LVU166
 658 0014 0361     		str	r3, [r0, #16]
 314:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 659              		.loc 1 314 3 is_stmt 1 view .LVU167
 314:Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 660              		.loc 1 314 28 is_stmt 0 view .LVU168
 661 0016 4361     		str	r3, [r0, #20]
 315:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 662              		.loc 1 315 3 is_stmt 1 view .LVU169
 315:Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 663              		.loc 1 315 24 is_stmt 0 view .LVU170
 664 0018 8361     		str	r3, [r0, #24]
 316:Core/Src/main.c ****   {
 665              		.loc 1 316 3 is_stmt 1 view .LVU171
 316:Core/Src/main.c ****   {
 666              		.loc 1 316 7 is_stmt 0 view .LVU172
 667 001a FFF7FEFF 		bl	HAL_RTC_Init
 668              	.LVL18:
 316:Core/Src/main.c ****   {
 669              		.loc 1 316 6 discriminator 1 view .LVU173
 670 001e 00B9     		cbnz	r0, .L34
 324:Core/Src/main.c **** 
 671              		.loc 1 324 1 view .LVU174
 672 0020 08BD     		pop	{r3, pc}
 673              	.L34:
 318:Core/Src/main.c ****   }
 674              		.loc 1 318 5 is_stmt 1 view .LVU175
 675 0022 FFF7FEFF 		bl	Error_Handler
 676              	.LVL19:
 677              	.L36:
 678 0026 00BF     		.align	2
 679              	.L35:
 680 0028 00000000 		.word	hrtc
 681 002c 00280040 		.word	1073752064
 682              		.cfi_endproc
 683              	.LFE143:
 685              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 686              		.align	1
 687              		.syntax unified
ARM GAS  /tmp/ccrbobWo.s 			page 40


 688              		.thumb
 689              		.thumb_func
 691              	MX_USART2_UART_Init:
 692              	.LFB145:
 379:Core/Src/main.c **** 
 693              		.loc 1 379 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697 0000 08B5     		push	{r3, lr}
 698              	.LCFI15:
 699              		.cfi_def_cfa_offset 8
 700              		.cfi_offset 3, -8
 701              		.cfi_offset 14, -4
 388:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 702              		.loc 1 388 3 view .LVU177
 388:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 703              		.loc 1 388 19 is_stmt 0 view .LVU178
 704 0002 0A48     		ldr	r0, .L41
 705 0004 0A4B     		ldr	r3, .L41+4
 706 0006 0360     		str	r3, [r0]
 389:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 707              		.loc 1 389 3 is_stmt 1 view .LVU179
 389:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 708              		.loc 1 389 24 is_stmt 0 view .LVU180
 709 0008 4FF4E133 		mov	r3, #115200
 710 000c 4360     		str	r3, [r0, #4]
 390:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 711              		.loc 1 390 3 is_stmt 1 view .LVU181
 390:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 712              		.loc 1 390 26 is_stmt 0 view .LVU182
 713 000e 0023     		movs	r3, #0
 714 0010 8360     		str	r3, [r0, #8]
 391:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 715              		.loc 1 391 3 is_stmt 1 view .LVU183
 391:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 716              		.loc 1 391 24 is_stmt 0 view .LVU184
 717 0012 C360     		str	r3, [r0, #12]
 392:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 718              		.loc 1 392 3 is_stmt 1 view .LVU185
 392:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 719              		.loc 1 392 22 is_stmt 0 view .LVU186
 720 0014 0361     		str	r3, [r0, #16]
 393:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 721              		.loc 1 393 3 is_stmt 1 view .LVU187
 393:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 722              		.loc 1 393 20 is_stmt 0 view .LVU188
 723 0016 0C22     		movs	r2, #12
 724 0018 4261     		str	r2, [r0, #20]
 394:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 725              		.loc 1 394 3 is_stmt 1 view .LVU189
 394:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 726              		.loc 1 394 25 is_stmt 0 view .LVU190
 727 001a 8361     		str	r3, [r0, #24]
 395:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 728              		.loc 1 395 3 is_stmt 1 view .LVU191
 395:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
ARM GAS  /tmp/ccrbobWo.s 			page 41


 729              		.loc 1 395 28 is_stmt 0 view .LVU192
 730 001c C361     		str	r3, [r0, #28]
 396:Core/Src/main.c ****   {
 731              		.loc 1 396 3 is_stmt 1 view .LVU193
 396:Core/Src/main.c ****   {
 732              		.loc 1 396 7 is_stmt 0 view .LVU194
 733 001e FFF7FEFF 		bl	HAL_UART_Init
 734              	.LVL20:
 396:Core/Src/main.c ****   {
 735              		.loc 1 396 6 discriminator 1 view .LVU195
 736 0022 00B9     		cbnz	r0, .L40
 404:Core/Src/main.c **** 
 737              		.loc 1 404 1 view .LVU196
 738 0024 08BD     		pop	{r3, pc}
 739              	.L40:
 398:Core/Src/main.c ****   }
 740              		.loc 1 398 5 is_stmt 1 view .LVU197
 741 0026 FFF7FEFF 		bl	Error_Handler
 742              	.LVL21:
 743              	.L42:
 744 002a 00BF     		.align	2
 745              	.L41:
 746 002c 00000000 		.word	huart2
 747 0030 00440040 		.word	1073759232
 748              		.cfi_endproc
 749              	.LFE145:
 751              		.section	.text.MX_TIM3_Init,"ax",%progbits
 752              		.align	1
 753              		.syntax unified
 754              		.thumb
 755              		.thumb_func
 757              	MX_TIM3_Init:
 758              	.LFB144:
 332:Core/Src/main.c **** 
 759              		.loc 1 332 1 view -0
 760              		.cfi_startproc
 761              		@ args = 0, pretend = 0, frame = 24
 762              		@ frame_needed = 0, uses_anonymous_args = 0
 763 0000 00B5     		push	{lr}
 764              	.LCFI16:
 765              		.cfi_def_cfa_offset 4
 766              		.cfi_offset 14, -4
 767 0002 87B0     		sub	sp, sp, #28
 768              	.LCFI17:
 769              		.cfi_def_cfa_offset 32
 338:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 770              		.loc 1 338 3 view .LVU199
 338:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 771              		.loc 1 338 26 is_stmt 0 view .LVU200
 772 0004 0023     		movs	r3, #0
 773 0006 0293     		str	r3, [sp, #8]
 774 0008 0393     		str	r3, [sp, #12]
 775 000a 0493     		str	r3, [sp, #16]
 776 000c 0593     		str	r3, [sp, #20]
 339:Core/Src/main.c **** 
 777              		.loc 1 339 3 is_stmt 1 view .LVU201
 339:Core/Src/main.c **** 
ARM GAS  /tmp/ccrbobWo.s 			page 42


 778              		.loc 1 339 27 is_stmt 0 view .LVU202
 779 000e 0093     		str	r3, [sp]
 780 0010 0193     		str	r3, [sp, #4]
 344:Core/Src/main.c ****   htim3.Init.Prescaler = 720;
 781              		.loc 1 344 3 is_stmt 1 view .LVU203
 344:Core/Src/main.c ****   htim3.Init.Prescaler = 720;
 782              		.loc 1 344 18 is_stmt 0 view .LVU204
 783 0012 1648     		ldr	r0, .L51
 784 0014 164A     		ldr	r2, .L51+4
 785 0016 0260     		str	r2, [r0]
 345:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 786              		.loc 1 345 3 is_stmt 1 view .LVU205
 345:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 787              		.loc 1 345 24 is_stmt 0 view .LVU206
 788 0018 4FF43472 		mov	r2, #720
 789 001c 4260     		str	r2, [r0, #4]
 346:Core/Src/main.c ****   htim3.Init.Period = 1000;
 790              		.loc 1 346 3 is_stmt 1 view .LVU207
 346:Core/Src/main.c ****   htim3.Init.Period = 1000;
 791              		.loc 1 346 26 is_stmt 0 view .LVU208
 792 001e 8360     		str	r3, [r0, #8]
 347:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 793              		.loc 1 347 3 is_stmt 1 view .LVU209
 347:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 794              		.loc 1 347 21 is_stmt 0 view .LVU210
 795 0020 4FF47A72 		mov	r2, #1000
 796 0024 C260     		str	r2, [r0, #12]
 348:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 797              		.loc 1 348 3 is_stmt 1 view .LVU211
 348:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 798              		.loc 1 348 28 is_stmt 0 view .LVU212
 799 0026 0361     		str	r3, [r0, #16]
 349:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800              		.loc 1 349 3 is_stmt 1 view .LVU213
 349:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 801              		.loc 1 349 32 is_stmt 0 view .LVU214
 802 0028 8361     		str	r3, [r0, #24]
 350:Core/Src/main.c ****   {
 803              		.loc 1 350 3 is_stmt 1 view .LVU215
 350:Core/Src/main.c ****   {
 804              		.loc 1 350 7 is_stmt 0 view .LVU216
 805 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 806              	.LVL22:
 350:Core/Src/main.c ****   {
 807              		.loc 1 350 6 discriminator 1 view .LVU217
 808 002e B8B9     		cbnz	r0, .L48
 354:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 809              		.loc 1 354 3 is_stmt 1 view .LVU218
 354:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 810              		.loc 1 354 34 is_stmt 0 view .LVU219
 811 0030 4FF48053 		mov	r3, #4096
 812 0034 0293     		str	r3, [sp, #8]
 355:Core/Src/main.c ****   {
 813              		.loc 1 355 3 is_stmt 1 view .LVU220
 355:Core/Src/main.c ****   {
 814              		.loc 1 355 7 is_stmt 0 view .LVU221
 815 0036 02A9     		add	r1, sp, #8
ARM GAS  /tmp/ccrbobWo.s 			page 43


 816 0038 0C48     		ldr	r0, .L51
 817 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 818              	.LVL23:
 355:Core/Src/main.c ****   {
 819              		.loc 1 355 6 discriminator 1 view .LVU222
 820 003e 88B9     		cbnz	r0, .L49
 359:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 821              		.loc 1 359 3 is_stmt 1 view .LVU223
 359:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 822              		.loc 1 359 37 is_stmt 0 view .LVU224
 823 0040 0023     		movs	r3, #0
 824 0042 0093     		str	r3, [sp]
 360:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 825              		.loc 1 360 3 is_stmt 1 view .LVU225
 360:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 826              		.loc 1 360 33 is_stmt 0 view .LVU226
 827 0044 0193     		str	r3, [sp, #4]
 361:Core/Src/main.c ****   {
 828              		.loc 1 361 3 is_stmt 1 view .LVU227
 361:Core/Src/main.c ****   {
 829              		.loc 1 361 7 is_stmt 0 view .LVU228
 830 0046 6946     		mov	r1, sp
 831 0048 0848     		ldr	r0, .L51
 832 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 833              	.LVL24:
 361:Core/Src/main.c ****   {
 834              		.loc 1 361 6 discriminator 1 view .LVU229
 835 004e 58B9     		cbnz	r0, .L50
 367:Core/Src/main.c **** 
 836              		.loc 1 367 3 is_stmt 1 view .LVU230
 837 0050 064B     		ldr	r3, .L51
 838 0052 1B68     		ldr	r3, [r3]
 839 0054 6FF00102 		mvn	r2, #1
 840 0058 1A61     		str	r2, [r3, #16]
 371:Core/Src/main.c **** 
 841              		.loc 1 371 1 is_stmt 0 view .LVU231
 842 005a 07B0     		add	sp, sp, #28
 843              	.LCFI18:
 844              		.cfi_remember_state
 845              		.cfi_def_cfa_offset 4
 846              		@ sp needed
 847 005c 5DF804FB 		ldr	pc, [sp], #4
 848              	.L48:
 849              	.LCFI19:
 850              		.cfi_restore_state
 352:Core/Src/main.c ****   }
 851              		.loc 1 352 5 is_stmt 1 view .LVU232
 852 0060 FFF7FEFF 		bl	Error_Handler
 853              	.LVL25:
 854              	.L49:
 357:Core/Src/main.c ****   }
 855              		.loc 1 357 5 view .LVU233
 856 0064 FFF7FEFF 		bl	Error_Handler
 857              	.LVL26:
 858              	.L50:
 363:Core/Src/main.c ****   }
 859              		.loc 1 363 5 view .LVU234
ARM GAS  /tmp/ccrbobWo.s 			page 44


 860 0068 FFF7FEFF 		bl	Error_Handler
 861              	.LVL27:
 862              	.L52:
 863              		.align	2
 864              	.L51:
 865 006c 00000000 		.word	htim3
 866 0070 00040040 		.word	1073742848
 867              		.cfi_endproc
 868              	.LFE144:
 870              		.section	.text.SystemClock_Config,"ax",%progbits
 871              		.align	1
 872              		.global	SystemClock_Config
 873              		.syntax unified
 874              		.thumb
 875              		.thumb_func
 877              	SystemClock_Config:
 878              	.LFB141:
 220:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 879              		.loc 1 220 1 view -0
 880              		.cfi_startproc
 881              		@ args = 0, pretend = 0, frame = 80
 882              		@ frame_needed = 0, uses_anonymous_args = 0
 883 0000 10B5     		push	{r4, lr}
 884              	.LCFI20:
 885              		.cfi_def_cfa_offset 8
 886              		.cfi_offset 4, -8
 887              		.cfi_offset 14, -4
 888 0002 94B0     		sub	sp, sp, #80
 889              	.LCFI21:
 890              		.cfi_def_cfa_offset 88
 221:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 891              		.loc 1 221 3 view .LVU236
 221:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 892              		.loc 1 221 22 is_stmt 0 view .LVU237
 893 0004 08AC     		add	r4, sp, #32
 894 0006 3022     		movs	r2, #48
 895 0008 0021     		movs	r1, #0
 896 000a 2046     		mov	r0, r4
 897 000c FFF7FEFF 		bl	memset
 898              	.LVL28:
 222:Core/Src/main.c **** 
 899              		.loc 1 222 3 is_stmt 1 view .LVU238
 222:Core/Src/main.c **** 
 900              		.loc 1 222 22 is_stmt 0 view .LVU239
 901 0010 0023     		movs	r3, #0
 902 0012 0393     		str	r3, [sp, #12]
 903 0014 0493     		str	r3, [sp, #16]
 904 0016 0593     		str	r3, [sp, #20]
 905 0018 0693     		str	r3, [sp, #24]
 906 001a 0793     		str	r3, [sp, #28]
 226:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 907              		.loc 1 226 3 is_stmt 1 view .LVU240
 908              	.LBB11:
 226:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 909              		.loc 1 226 3 view .LVU241
 910 001c 0193     		str	r3, [sp, #4]
 226:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
ARM GAS  /tmp/ccrbobWo.s 			page 45


 911              		.loc 1 226 3 view .LVU242
 912 001e 1A4A     		ldr	r2, .L59
 913 0020 116C     		ldr	r1, [r2, #64]
 914 0022 41F08051 		orr	r1, r1, #268435456
 915 0026 1164     		str	r1, [r2, #64]
 226:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 916              		.loc 1 226 3 view .LVU243
 917 0028 126C     		ldr	r2, [r2, #64]
 918 002a 02F08052 		and	r2, r2, #268435456
 919 002e 0192     		str	r2, [sp, #4]
 226:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 920              		.loc 1 226 3 view .LVU244
 921 0030 019A     		ldr	r2, [sp, #4]
 922              	.LBE11:
 226:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 923              		.loc 1 226 3 view .LVU245
 227:Core/Src/main.c **** 
 924              		.loc 1 227 3 view .LVU246
 925              	.LBB12:
 227:Core/Src/main.c **** 
 926              		.loc 1 227 3 view .LVU247
 927 0032 0293     		str	r3, [sp, #8]
 227:Core/Src/main.c **** 
 928              		.loc 1 227 3 view .LVU248
 929 0034 1549     		ldr	r1, .L59+4
 930 0036 0A68     		ldr	r2, [r1]
 931 0038 22F44042 		bic	r2, r2, #49152
 932 003c 42F40042 		orr	r2, r2, #32768
 933 0040 0A60     		str	r2, [r1]
 227:Core/Src/main.c **** 
 934              		.loc 1 227 3 view .LVU249
 935 0042 0A68     		ldr	r2, [r1]
 936 0044 02F44042 		and	r2, r2, #49152
 937 0048 0292     		str	r2, [sp, #8]
 227:Core/Src/main.c **** 
 938              		.loc 1 227 3 view .LVU250
 939 004a 029A     		ldr	r2, [sp, #8]
 940              	.LBE12:
 227:Core/Src/main.c **** 
 941              		.loc 1 227 3 view .LVU251
 232:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 942              		.loc 1 232 3 view .LVU252
 232:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 943              		.loc 1 232 36 is_stmt 0 view .LVU253
 944 004c 0A22     		movs	r2, #10
 945 004e 0892     		str	r2, [sp, #32]
 233:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 946              		.loc 1 233 3 is_stmt 1 view .LVU254
 233:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 947              		.loc 1 233 30 is_stmt 0 view .LVU255
 948 0050 0122     		movs	r2, #1
 949 0052 0B92     		str	r2, [sp, #44]
 234:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 950              		.loc 1 234 3 is_stmt 1 view .LVU256
 234:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 951              		.loc 1 234 41 is_stmt 0 view .LVU257
 952 0054 1021     		movs	r1, #16
ARM GAS  /tmp/ccrbobWo.s 			page 46


 953 0056 0C91     		str	r1, [sp, #48]
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 954              		.loc 1 235 3 is_stmt 1 view .LVU258
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 955              		.loc 1 235 30 is_stmt 0 view .LVU259
 956 0058 0D92     		str	r2, [sp, #52]
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 957              		.loc 1 236 3 is_stmt 1 view .LVU260
 236:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 958              		.loc 1 236 34 is_stmt 0 view .LVU261
 959 005a 0E93     		str	r3, [sp, #56]
 237:Core/Src/main.c ****   {
 960              		.loc 1 237 3 is_stmt 1 view .LVU262
 237:Core/Src/main.c ****   {
 961              		.loc 1 237 7 is_stmt 0 view .LVU263
 962 005c 2046     		mov	r0, r4
 963 005e FFF7FEFF 		bl	HAL_RCC_OscConfig
 964              	.LVL29:
 237:Core/Src/main.c ****   {
 965              		.loc 1 237 6 discriminator 1 view .LVU264
 966 0062 60B9     		cbnz	r0, .L57
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 967              		.loc 1 244 3 is_stmt 1 view .LVU265
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 968              		.loc 1 244 31 is_stmt 0 view .LVU266
 969 0064 0F23     		movs	r3, #15
 970 0066 0393     		str	r3, [sp, #12]
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 971              		.loc 1 246 3 is_stmt 1 view .LVU267
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 972              		.loc 1 246 34 is_stmt 0 view .LVU268
 973 0068 0021     		movs	r1, #0
 974 006a 0491     		str	r1, [sp, #16]
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 975              		.loc 1 247 3 is_stmt 1 view .LVU269
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 976              		.loc 1 247 35 is_stmt 0 view .LVU270
 977 006c 0591     		str	r1, [sp, #20]
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 978              		.loc 1 248 3 is_stmt 1 view .LVU271
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 979              		.loc 1 248 36 is_stmt 0 view .LVU272
 980 006e 0691     		str	r1, [sp, #24]
 249:Core/Src/main.c **** 
 981              		.loc 1 249 3 is_stmt 1 view .LVU273
 249:Core/Src/main.c **** 
 982              		.loc 1 249 36 is_stmt 0 view .LVU274
 983 0070 0791     		str	r1, [sp, #28]
 251:Core/Src/main.c ****   {
 984              		.loc 1 251 3 is_stmt 1 view .LVU275
 251:Core/Src/main.c ****   {
 985              		.loc 1 251 7 is_stmt 0 view .LVU276
 986 0072 03A8     		add	r0, sp, #12
 987 0074 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 988              	.LVL30:
 251:Core/Src/main.c ****   {
 989              		.loc 1 251 6 discriminator 1 view .LVU277
ARM GAS  /tmp/ccrbobWo.s 			page 47


 990 0078 18B9     		cbnz	r0, .L58
 255:Core/Src/main.c **** 
 991              		.loc 1 255 1 view .LVU278
 992 007a 14B0     		add	sp, sp, #80
 993              	.LCFI22:
 994              		.cfi_remember_state
 995              		.cfi_def_cfa_offset 8
 996              		@ sp needed
 997 007c 10BD     		pop	{r4, pc}
 998              	.L57:
 999              	.LCFI23:
 1000              		.cfi_restore_state
 239:Core/Src/main.c ****   }
 1001              		.loc 1 239 5 is_stmt 1 view .LVU279
 1002 007e FFF7FEFF 		bl	Error_Handler
 1003              	.LVL31:
 1004              	.L58:
 253:Core/Src/main.c ****   }
 1005              		.loc 1 253 5 view .LVU280
 1006 0082 FFF7FEFF 		bl	Error_Handler
 1007              	.LVL32:
 1008              	.L60:
 1009 0086 00BF     		.align	2
 1010              	.L59:
 1011 0088 00380240 		.word	1073887232
 1012 008c 00700040 		.word	1073770496
 1013              		.cfi_endproc
 1014              	.LFE141:
 1016              		.section	.text.main,"ax",%progbits
 1017              		.align	1
 1018              		.global	main
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1023              	main:
 1024              	.LFB140:
 163:Core/Src/main.c **** 
 1025              		.loc 1 163 1 view -0
 1026              		.cfi_startproc
 1027              		@ Volatile: function does not return.
 1028              		@ args = 0, pretend = 0, frame = 0
 1029              		@ frame_needed = 0, uses_anonymous_args = 0
 1030 0000 08B5     		push	{r3, lr}
 1031              	.LCFI24:
 1032              		.cfi_def_cfa_offset 8
 1033              		.cfi_offset 3, -8
 1034              		.cfi_offset 14, -4
 172:Core/Src/main.c **** 
 1035              		.loc 1 172 3 view .LVU282
 1036 0002 FFF7FEFF 		bl	HAL_Init
 1037              	.LVL33:
 179:Core/Src/main.c **** 
 1038              		.loc 1 179 3 view .LVU283
 1039 0006 FFF7FEFF 		bl	SystemClock_Config
 1040              	.LVL34:
 186:Core/Src/main.c ****   MX_I2C1_Init();
 1041              		.loc 1 186 3 view .LVU284
ARM GAS  /tmp/ccrbobWo.s 			page 48


 1042 000a FFF7FEFF 		bl	MX_GPIO_Init
 1043              	.LVL35:
 187:Core/Src/main.c ****   MX_RTC_Init();
 1044              		.loc 1 187 3 view .LVU285
 1045 000e FFF7FEFF 		bl	MX_I2C1_Init
 1046              	.LVL36:
 188:Core/Src/main.c ****   MX_USART2_UART_Init();
 1047              		.loc 1 188 3 view .LVU286
 1048 0012 FFF7FEFF 		bl	MX_RTC_Init
 1049              	.LVL37:
 189:Core/Src/main.c ****   MX_TIM3_Init();
 1050              		.loc 1 189 3 view .LVU287
 1051 0016 FFF7FEFF 		bl	MX_USART2_UART_Init
 1052              	.LVL38:
 190:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1053              		.loc 1 190 3 view .LVU288
 1054 001a FFF7FEFF 		bl	MX_TIM3_Init
 1055              	.LVL39:
 193:Core/Src/main.c ****   bmp180_init();
 1056              		.loc 1 193 3 view .LVU289
 1057 001e FFF7FEFF 		bl	lcd1602_init
 1058              	.LVL40:
 194:Core/Src/main.c ****   aht10_init(); //strange stuff
 1059              		.loc 1 194 3 view .LVU290
 1060 0022 FFF7FEFF 		bl	bmp180_init
 1061              	.LVL41:
 195:Core/Src/main.c ****   init_rtc_once();
 1062              		.loc 1 195 3 view .LVU291
 1063 0026 FFF7FEFF 		bl	aht10_init
 1064              	.LVL42:
 196:Core/Src/main.c ****   
 1065              		.loc 1 196 3 view .LVU292
 1066 002a FFF7FEFF 		bl	init_rtc_once
 1067              	.LVL43:
 198:Core/Src/main.c ****   
 1068              		.loc 1 198 3 view .LVU293
 1069 002e FFF7FEFF 		bl	bmp180_get_global_coefficients
 1070              	.LVL44:
 1071              	.L62:
 206:Core/Src/main.c ****   {
 1072              		.loc 1 206 3 view .LVU294
 211:Core/Src/main.c ****   /* USER CODE END 3 */
 1073              		.loc 1 211 3 view .LVU295
 206:Core/Src/main.c ****   {
 1074              		.loc 1 206 9 view .LVU296
 1075 0032 FEE7     		b	.L62
 1076              		.cfi_endproc
 1077              	.LFE140:
 1079              		.global	aht10_soft_reset_command
 1080              		.section	.data.aht10_soft_reset_command,"aw"
 1083              	aht10_soft_reset_command:
 1084 0000 BA       		.byte	-70
 1085              		.global	aht10_trigger_measurment_command
 1086              		.section	.data.aht10_trigger_measurment_command,"aw"
 1089              	aht10_trigger_measurment_command:
 1090 0000 6C       		.byte	108
 1091              		.global	aht10_initialization_command
ARM GAS  /tmp/ccrbobWo.s 			page 49


 1092              		.section	.data.aht10_initialization_command,"aw"
 1095              	aht10_initialization_command:
 1096 0000 E1       		.byte	-31
 1097              		.global	date
 1098              		.section	.bss.date,"aw",%nobits
 1099              		.align	2
 1102              	date:
 1103 0000 00000000 		.space	4
 1104              		.global	time
 1105              		.section	.bss.time,"aw",%nobits
 1106              		.align	2
 1109              	time:
 1110 0000 00000000 		.space	20
 1110      00000000 
 1110      00000000 
 1110      00000000 
 1110      00000000 
 1111              		.global	pressure
 1112              		.section	.bss.pressure,"aw",%nobits
 1113              		.align	2
 1116              	pressure:
 1117 0000 00000000 		.space	4
 1118              		.global	temperature
 1119              		.section	.bss.temperature,"aw",%nobits
 1120              		.align	2
 1123              	temperature:
 1124 0000 00000000 		.space	4
 1125              		.global	msg_time
 1126              		.section	.bss.msg_time,"aw",%nobits
 1127              		.align	2
 1130              	msg_time:
 1131 0000 00000000 		.space	32
 1131      00000000 
 1131      00000000 
 1131      00000000 
 1131      00000000 
 1132              		.global	B5
 1133              		.section	.bss.B5,"aw",%nobits
 1134              		.align	2
 1137              	B5:
 1138 0000 00000000 		.space	4
 1139              		.global	X2
 1140              		.section	.bss.X2,"aw",%nobits
 1141              		.align	2
 1144              	X2:
 1145 0000 00000000 		.space	4
 1146              		.global	X1
 1147              		.section	.bss.X1,"aw",%nobits
 1148              		.align	2
 1151              	X1:
 1152 0000 00000000 		.space	4
 1153              		.global	AC6
 1154              		.section	.bss.AC6,"aw",%nobits
 1155              		.align	1
 1158              	AC6:
 1159 0000 0000     		.space	2
 1160              		.global	AC5
ARM GAS  /tmp/ccrbobWo.s 			page 50


 1161              		.section	.bss.AC5,"aw",%nobits
 1162              		.align	1
 1165              	AC5:
 1166 0000 0000     		.space	2
 1167              		.global	AC4
 1168              		.section	.bss.AC4,"aw",%nobits
 1169              		.align	1
 1172              	AC4:
 1173 0000 0000     		.space	2
 1174              		.global	MD
 1175              		.section	.bss.MD,"aw",%nobits
 1176              		.align	1
 1179              	MD:
 1180 0000 0000     		.space	2
 1181              		.global	MC
 1182              		.section	.bss.MC,"aw",%nobits
 1183              		.align	1
 1186              	MC:
 1187 0000 0000     		.space	2
 1188              		.global	MB
 1189              		.section	.bss.MB,"aw",%nobits
 1190              		.align	1
 1193              	MB:
 1194 0000 0000     		.space	2
 1195              		.global	B2
 1196              		.section	.bss.B2,"aw",%nobits
 1197              		.align	1
 1200              	B2:
 1201 0000 0000     		.space	2
 1202              		.global	B1
 1203              		.section	.bss.B1,"aw",%nobits
 1204              		.align	1
 1207              	B1:
 1208 0000 0000     		.space	2
 1209              		.global	AC3
 1210              		.section	.bss.AC3,"aw",%nobits
 1211              		.align	1
 1214              	AC3:
 1215 0000 0000     		.space	2
 1216              		.global	AC2
 1217              		.section	.bss.AC2,"aw",%nobits
 1218              		.align	1
 1221              	AC2:
 1222 0000 0000     		.space	2
 1223              		.global	AC1
 1224              		.section	.bss.AC1,"aw",%nobits
 1225              		.align	1
 1228              	AC1:
 1229 0000 0000     		.space	2
 1230              		.global	GLOBAL_MESSAGE_BUFFER
 1231              		.section	.bss.GLOBAL_MESSAGE_BUFFER,"aw",%nobits
 1232              		.align	2
 1235              	GLOBAL_MESSAGE_BUFFER:
 1236 0000 00000000 		.space	60
 1236      00000000 
 1236      00000000 
 1236      00000000 
ARM GAS  /tmp/ccrbobWo.s 			page 51


 1236      00000000 
 1237              		.global	pressure_buf
 1238              		.section	.bss.pressure_buf,"aw",%nobits
 1239              		.align	2
 1242              	pressure_buf:
 1243 0000 000000   		.space	3
 1244              		.global	temperature_buf
 1245              		.section	.bss.temperature_buf,"aw",%nobits
 1246              		.align	2
 1249              	temperature_buf:
 1250 0000 0000     		.space	2
 1251              		.global	calib_data
 1252              		.section	.bss.calib_data,"aw",%nobits
 1253              		.align	2
 1256              	calib_data:
 1257 0000 00000000 		.space	22
 1257      00000000 
 1257      00000000 
 1257      00000000 
 1257      00000000 
 1258              		.global	AHT10_TmpHum_Cmd
 1259              		.section	.data.AHT10_TmpHum_Cmd,"aw"
 1260              		.align	2
 1263              	AHT10_TmpHum_Cmd:
 1264 0000 AC3300   		.ascii	"\2543\000"
 1265              		.global	AHT10_Humidity
 1266              		.section	.bss.AHT10_Humidity,"aw",%nobits
 1267              		.align	2
 1270              	AHT10_Humidity:
 1271 0000 00000000 		.space	4
 1272              		.global	AHT10_Temperature
 1273              		.section	.bss.AHT10_Temperature,"aw",%nobits
 1274              		.align	2
 1277              	AHT10_Temperature:
 1278 0000 00000000 		.space	4
 1279              		.global	AHT10_ADC_Raw
 1280              		.section	.bss.AHT10_ADC_Raw,"aw",%nobits
 1281              		.align	2
 1284              	AHT10_ADC_Raw:
 1285 0000 00000000 		.space	4
 1286              		.global	AHT10_RX_Data
 1287              		.section	.bss.AHT10_RX_Data,"aw",%nobits
 1288              		.align	2
 1291              	AHT10_RX_Data:
 1292 0000 00000000 		.space	6
 1292      0000
 1293              		.global	aht10_addr
 1294              		.section	.data.aht10_addr,"aw"
 1295              		.align	1
 1298              	aht10_addr:
 1299 0000 7000     		.short	112
 1300              		.global	bmp180_addr
 1301              		.section	.data.bmp180_addr,"aw"
 1302              		.align	1
 1305              	bmp180_addr:
 1306 0000 EE00     		.short	238
 1307              		.global	lcd1604_addr
ARM GAS  /tmp/ccrbobWo.s 			page 52


 1308              		.section	.data.lcd1604_addr,"aw"
 1309              		.align	1
 1312              	lcd1604_addr:
 1313 0000 4E00     		.short	78
 1314              		.global	count
 1315              		.section	.bss.count,"aw",%nobits
 1316              		.align	2
 1319              	count:
 1320 0000 00000000 		.space	4
 1321              		.global	journal
 1322              		.section	.bss.journal,"aw",%nobits
 1323              		.align	2
 1326              	journal:
 1327 0000 00000000 		.space	60
 1327      00000000 
 1327      00000000 
 1327      00000000 
 1327      00000000 
 1328              		.global	aht10_measurement_command
 1329              		.section	.data.aht10_measurement_command,"aw"
 1330              		.align	2
 1333              	aht10_measurement_command:
 1334 0000 AC3300   		.ascii	"\2543\000"
 1335              		.global	aht10_init_command
 1336              		.section	.data.aht10_init_command,"aw"
 1337              		.align	2
 1340              	aht10_init_command:
 1341 0000 E1       		.ascii	"\341"
 1342              		.global	huart2
 1343              		.section	.bss.huart2,"aw",%nobits
 1344              		.align	2
 1347              	huart2:
 1348 0000 00000000 		.space	72
 1348      00000000 
 1348      00000000 
 1348      00000000 
 1348      00000000 
 1349              		.global	htim3
 1350              		.section	.bss.htim3,"aw",%nobits
 1351              		.align	2
 1354              	htim3:
 1355 0000 00000000 		.space	72
 1355      00000000 
 1355      00000000 
 1355      00000000 
 1355      00000000 
 1356              		.global	hrtc
 1357              		.section	.bss.hrtc,"aw",%nobits
 1358              		.align	2
 1361              	hrtc:
 1362 0000 00000000 		.space	32
 1362      00000000 
 1362      00000000 
 1362      00000000 
 1362      00000000 
 1363              		.global	hi2c1
 1364              		.section	.bss.hi2c1,"aw",%nobits
ARM GAS  /tmp/ccrbobWo.s 			page 53


 1365              		.align	2
 1368              	hi2c1:
 1369 0000 00000000 		.space	84
 1369      00000000 
 1369      00000000 
 1369      00000000 
 1369      00000000 
 1370              		.section	.rodata
 1371              		.align	2
 1372              		.set	.LANCHOR0,. + 0
 1373              	.LC0:
 1374 0000 07       		.byte	7
 1375 0001 10       		.byte	16
 1376 0002 13       		.byte	19
 1377 0003 19       		.byte	25
 1378              		.text
 1379              	.Letext0:
 1380              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 1381              		.file 4 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/mac
 1382              		.file 5 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/sys
 1383              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1384              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1385              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1386              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1387              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1388              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1389              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1390              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1391              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1392              		.file 15 "Core/Inc/main.h"
 1393              		.file 16 "Core/Src/date/../transmit_and_recieve_control/transmit_and_recieve_control.h"
 1394              		.file 17 "Core/Src/date/date.h"
 1395              		.file 18 "Core/Src/init_peripherials/init_peripherials.h"
 1396              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1397              		.file 20 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1398              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1399              		.file 22 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc_ex.h"
 1400              		.file 23 "/home/mike/bin/arm-gnu-toolchain-14.3.rel1-x86_64-arm-none-eabi/arm-none-eabi/include/st
 1401              		.file 24 "<built-in>"
ARM GAS  /tmp/ccrbobWo.s 			page 54


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccrbobWo.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccrbobWo.s:26     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccrbobWo.s:149    .text.MX_GPIO_Init:00000090 $d
     /tmp/ccrbobWo.s:155    .rodata.FindAddress.str1.4:00000000 $d
     /tmp/ccrbobWo.s:159    .text.FindAddress:00000000 $t
     /tmp/ccrbobWo.s:165    .text.FindAddress:00000000 FindAddress
     /tmp/ccrbobWo.s:244    .text.FindAddress:00000050 $d
     /tmp/ccrbobWo.s:1368   .bss.hi2c1:00000000 hi2c1
     /tmp/ccrbobWo.s:1347   .bss.huart2:00000000 huart2
     /tmp/ccrbobWo.s:251    .text.bmp180_get_global_coefficients:00000000 $t
     /tmp/ccrbobWo.s:257    .text.bmp180_get_global_coefficients:00000000 bmp180_get_global_coefficients
     /tmp/ccrbobWo.s:404    .text.bmp180_get_global_coefficients:000000a8 $d
     /tmp/ccrbobWo.s:1256   .bss.calib_data:00000000 calib_data
     /tmp/ccrbobWo.s:1305   .data.bmp180_addr:00000000 bmp180_addr
     /tmp/ccrbobWo.s:1228   .bss.AC1:00000000 AC1
     /tmp/ccrbobWo.s:1221   .bss.AC2:00000000 AC2
     /tmp/ccrbobWo.s:1214   .bss.AC3:00000000 AC3
     /tmp/ccrbobWo.s:1172   .bss.AC4:00000000 AC4
     /tmp/ccrbobWo.s:1165   .bss.AC5:00000000 AC5
     /tmp/ccrbobWo.s:1158   .bss.AC6:00000000 AC6
     /tmp/ccrbobWo.s:1207   .bss.B1:00000000 B1
     /tmp/ccrbobWo.s:1200   .bss.B2:00000000 B2
     /tmp/ccrbobWo.s:1193   .bss.MB:00000000 MB
     /tmp/ccrbobWo.s:1186   .bss.MC:00000000 MC
     /tmp/ccrbobWo.s:1179   .bss.MD:00000000 MD
     /tmp/ccrbobWo.s:422    .text.init_rtc_once:00000000 $t
     /tmp/ccrbobWo.s:428    .text.init_rtc_once:00000000 init_rtc_once
     /tmp/ccrbobWo.s:509    .text.init_rtc_once:00000060 $d
     /tmp/ccrbobWo.s:1361   .bss.hrtc:00000000 hrtc
     /tmp/ccrbobWo.s:515    .text.Error_Handler:00000000 $t
     /tmp/ccrbobWo.s:521    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccrbobWo.s:553    .text.MX_I2C1_Init:00000000 $t
     /tmp/ccrbobWo.s:558    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
     /tmp/ccrbobWo.s:616    .text.MX_I2C1_Init:0000002c $d
     /tmp/ccrbobWo.s:623    .text.MX_RTC_Init:00000000 $t
     /tmp/ccrbobWo.s:628    .text.MX_RTC_Init:00000000 MX_RTC_Init
     /tmp/ccrbobWo.s:680    .text.MX_RTC_Init:00000028 $d
     /tmp/ccrbobWo.s:686    .text.MX_USART2_UART_Init:00000000 $t
     /tmp/ccrbobWo.s:691    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
     /tmp/ccrbobWo.s:746    .text.MX_USART2_UART_Init:0000002c $d
     /tmp/ccrbobWo.s:752    .text.MX_TIM3_Init:00000000 $t
     /tmp/ccrbobWo.s:757    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
     /tmp/ccrbobWo.s:865    .text.MX_TIM3_Init:0000006c $d
     /tmp/ccrbobWo.s:1354   .bss.htim3:00000000 htim3
     /tmp/ccrbobWo.s:871    .text.SystemClock_Config:00000000 $t
     /tmp/ccrbobWo.s:877    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccrbobWo.s:1011   .text.SystemClock_Config:00000088 $d
     /tmp/ccrbobWo.s:1017   .text.main:00000000 $t
     /tmp/ccrbobWo.s:1023   .text.main:00000000 main
     /tmp/ccrbobWo.s:1083   .data.aht10_soft_reset_command:00000000 aht10_soft_reset_command
     /tmp/ccrbobWo.s:1089   .data.aht10_trigger_measurment_command:00000000 aht10_trigger_measurment_command
     /tmp/ccrbobWo.s:1095   .data.aht10_initialization_command:00000000 aht10_initialization_command
     /tmp/ccrbobWo.s:1102   .bss.date:00000000 date
     /tmp/ccrbobWo.s:1099   .bss.date:00000000 $d
     /tmp/ccrbobWo.s:1109   .bss.time:00000000 time
ARM GAS  /tmp/ccrbobWo.s 			page 55


     /tmp/ccrbobWo.s:1106   .bss.time:00000000 $d
     /tmp/ccrbobWo.s:1116   .bss.pressure:00000000 pressure
     /tmp/ccrbobWo.s:1113   .bss.pressure:00000000 $d
     /tmp/ccrbobWo.s:1123   .bss.temperature:00000000 temperature
     /tmp/ccrbobWo.s:1120   .bss.temperature:00000000 $d
     /tmp/ccrbobWo.s:1130   .bss.msg_time:00000000 msg_time
     /tmp/ccrbobWo.s:1127   .bss.msg_time:00000000 $d
     /tmp/ccrbobWo.s:1137   .bss.B5:00000000 B5
     /tmp/ccrbobWo.s:1134   .bss.B5:00000000 $d
     /tmp/ccrbobWo.s:1144   .bss.X2:00000000 X2
     /tmp/ccrbobWo.s:1141   .bss.X2:00000000 $d
     /tmp/ccrbobWo.s:1151   .bss.X1:00000000 X1
     /tmp/ccrbobWo.s:1148   .bss.X1:00000000 $d
     /tmp/ccrbobWo.s:1155   .bss.AC6:00000000 $d
     /tmp/ccrbobWo.s:1162   .bss.AC5:00000000 $d
     /tmp/ccrbobWo.s:1169   .bss.AC4:00000000 $d
     /tmp/ccrbobWo.s:1176   .bss.MD:00000000 $d
     /tmp/ccrbobWo.s:1183   .bss.MC:00000000 $d
     /tmp/ccrbobWo.s:1190   .bss.MB:00000000 $d
     /tmp/ccrbobWo.s:1197   .bss.B2:00000000 $d
     /tmp/ccrbobWo.s:1204   .bss.B1:00000000 $d
     /tmp/ccrbobWo.s:1211   .bss.AC3:00000000 $d
     /tmp/ccrbobWo.s:1218   .bss.AC2:00000000 $d
     /tmp/ccrbobWo.s:1225   .bss.AC1:00000000 $d
     /tmp/ccrbobWo.s:1235   .bss.GLOBAL_MESSAGE_BUFFER:00000000 GLOBAL_MESSAGE_BUFFER
     /tmp/ccrbobWo.s:1232   .bss.GLOBAL_MESSAGE_BUFFER:00000000 $d
     /tmp/ccrbobWo.s:1242   .bss.pressure_buf:00000000 pressure_buf
     /tmp/ccrbobWo.s:1239   .bss.pressure_buf:00000000 $d
     /tmp/ccrbobWo.s:1249   .bss.temperature_buf:00000000 temperature_buf
     /tmp/ccrbobWo.s:1246   .bss.temperature_buf:00000000 $d
     /tmp/ccrbobWo.s:1253   .bss.calib_data:00000000 $d
     /tmp/ccrbobWo.s:1263   .data.AHT10_TmpHum_Cmd:00000000 AHT10_TmpHum_Cmd
     /tmp/ccrbobWo.s:1260   .data.AHT10_TmpHum_Cmd:00000000 $d
     /tmp/ccrbobWo.s:1270   .bss.AHT10_Humidity:00000000 AHT10_Humidity
     /tmp/ccrbobWo.s:1267   .bss.AHT10_Humidity:00000000 $d
     /tmp/ccrbobWo.s:1277   .bss.AHT10_Temperature:00000000 AHT10_Temperature
     /tmp/ccrbobWo.s:1274   .bss.AHT10_Temperature:00000000 $d
     /tmp/ccrbobWo.s:1284   .bss.AHT10_ADC_Raw:00000000 AHT10_ADC_Raw
     /tmp/ccrbobWo.s:1281   .bss.AHT10_ADC_Raw:00000000 $d
     /tmp/ccrbobWo.s:1291   .bss.AHT10_RX_Data:00000000 AHT10_RX_Data
     /tmp/ccrbobWo.s:1288   .bss.AHT10_RX_Data:00000000 $d
     /tmp/ccrbobWo.s:1298   .data.aht10_addr:00000000 aht10_addr
     /tmp/ccrbobWo.s:1295   .data.aht10_addr:00000000 $d
     /tmp/ccrbobWo.s:1302   .data.bmp180_addr:00000000 $d
     /tmp/ccrbobWo.s:1312   .data.lcd1604_addr:00000000 lcd1604_addr
     /tmp/ccrbobWo.s:1309   .data.lcd1604_addr:00000000 $d
     /tmp/ccrbobWo.s:1319   .bss.count:00000000 count
     /tmp/ccrbobWo.s:1316   .bss.count:00000000 $d
     /tmp/ccrbobWo.s:1326   .bss.journal:00000000 journal
     /tmp/ccrbobWo.s:1323   .bss.journal:00000000 $d
     /tmp/ccrbobWo.s:1333   .data.aht10_measurement_command:00000000 aht10_measurement_command
     /tmp/ccrbobWo.s:1330   .data.aht10_measurement_command:00000000 $d
     /tmp/ccrbobWo.s:1340   .data.aht10_init_command:00000000 aht10_init_command
     /tmp/ccrbobWo.s:1337   .data.aht10_init_command:00000000 $d
     /tmp/ccrbobWo.s:1344   .bss.huart2:00000000 $d
     /tmp/ccrbobWo.s:1351   .bss.htim3:00000000 $d
     /tmp/ccrbobWo.s:1358   .bss.hrtc:00000000 $d
ARM GAS  /tmp/ccrbobWo.s 			page 56


     /tmp/ccrbobWo.s:1365   .bss.hi2c1:00000000 $d
     /tmp/ccrbobWo.s:1371   .rodata:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
memset
HAL_I2C_IsDeviceReady
snprintf
HAL_UART_Transmit
HAL_I2C_Mem_Read
HAL_RTCEx_BKUPRead
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTCEx_BKUPWrite
HAL_I2C_Init
HAL_RTC_Init
HAL_UART_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
lcd1602_init
bmp180_init
aht10_init
