module MM-Test(
	//Clock
	input clk,
	//Reset
	input rst
);

//Master Read Wires
reg         mr_control_fixed_location;
reg [31:0]  mr_control_base;
reg [31:0]  mr_control_length;
reg			mr_control_go;
reg         mr_control_done;
reg         mr_control_early_done;
reg [31:0]  mr_buffer_data; 
reg 			mr_data_avali;
reg 			mr_read_buffer;

//main main0 (
//
//		.clk_clk(clk),                             //                 clk.clk
//		.master_read_control_fixed_location(mr_control_fixed_location),  // master_read_control.fixed_location
//		.master_read_control_read_base(mr_control_base),       //                    .read_base
//		.master_read_control_read_length(mr_control_length),     //                    .read_length
//		.master_read_control_go(mr_control_go),              //                    .go
//		.master_read_control_done(mr_control_done),            //                    .done
//		.master_read_control_early_done(mr_control_early_done),      //                    .early_done
//		.master_read_user_read_buffer(mr_read_buffer),        //    master_read_user.read_buffer
//		.master_read_user_buffer_output_data(mr_buffer_data), //                    .buffer_output_data
//		.master_read_user_data_available(mr_data_avali),     //                    .data_available
//		.reset_reset_n(rst)                        //               reset.reset_n
//
//);

end module;