// Seed: 77074526
module module_0 (
    output uwire id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output tri id_9,
    input wor id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    input wire id_14
);
  assign id_9 = id_3;
endmodule
module module_1 (
    input  uwire id_0,
    inout  wand  id_1,
    input  tri1  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  tri   id_5,
    input  tri1  id_6
    , id_9,
    input  wand  id_7
);
  tri0 id_10 = id_3;
  module_0(
      id_10, id_5, id_1, id_1, id_4, id_5, id_6, id_1, id_10, id_1, id_1, id_2, id_2, id_1, id_10
  );
endmodule
