[03/23 23:43:56      0s] 
[03/23 23:43:56      0s] Cadence Innovus(TM) Implementation System.
[03/23 23:43:56      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/23 23:43:56      0s] 
[03/23 23:43:56      0s] Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
[03/23 23:43:56      0s] Options:	
[03/23 23:43:56      0s] Date:		Thu Mar 23 23:43:56 2023
[03/23 23:43:56      0s] Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
[03/23 23:43:56      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[03/23 23:43:56      0s] 
[03/23 23:43:56      0s] License:
[03/23 23:43:56      0s] 		[23:43:56.185275] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

[03/23 23:43:57      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[03/23 23:43:57      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/23 23:44:24     10s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[03/23 23:44:33     12s] @(#)CDS: Innovus v21.14-s109_1 (64bit) 06/29/2022 09:53 (Linux 3.10.0-693.el7.x86_64)
[03/23 23:44:33     12s] @(#)CDS: NanoRoute 21.14-s109_1 NR220628-1629/21_14-UB (database version 18.20.582) {superthreading v2.17}
[03/23 23:44:33     12s] @(#)CDS: AAE 21.14-s031 (64bit) 06/29/2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 23:44:33     12s] @(#)CDS: CTE 21.14-s031_1 () Jun 22 2022 10:32:17 ( )
[03/23 23:44:33     12s] @(#)CDS: SYNTECH 21.14-s014_1 () May 29 2022 20:47:50 ( )
[03/23 23:44:33     12s] @(#)CDS: CPE v21.14-s062
[03/23 23:44:33     12s] @(#)CDS: IQuantus/TQuantus 21.1.1-w001 (64bit) Wed Jun 1 22:42:35 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[03/23 23:44:33     12s] @(#)CDS: OA 22.60-p074 Tue Apr 12 12:08:19 2022
[03/23 23:44:33     12s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/23 23:44:33     12s] @(#)CDS: RCDB 11.15.0
[03/23 23:44:33     12s] @(#)CDS: STYLUS 21.12-s008_1 (04/27/2022 03:28 PDT)
[03/23 23:44:33     12s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC.

[03/23 23:44:33     12s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[03/23 23:44:36     14s] 
[03/23 23:44:36     14s] **INFO:  MMMC transition support version v31-84 
[03/23 23:44:36     14s] 
[03/23 23:44:36     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/23 23:44:36     14s] <CMD> suppressMessage ENCEXT-2799
[03/23 23:44:36     14s] <CMD> win
[03/23 23:44:41     14s] <CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
[03/23 23:44:41     15s] <CMD> set defHierChar /
[03/23 23:44:41     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 23:44:41     15s] <CMD> set locv_inter_clock_use_worst_derate false
[03/23 23:44:41     15s] <CMD> set init_oa_search_lib {}
[03/23 23:44:41     15s] <CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
[03/23 23:44:41     15s] <CMD> set init_design_netlisttype Verilog
[03/23 23:44:41     15s] <CMD> set init_pwr_net VDD
[03/23 23:44:41     15s] <CMD> set init_top_cell PE_top
[03/23 23:44:41     15s] <CMD> set init_gnd_net VSS
[03/23 23:44:41     15s] <CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 23:44:41     15s] <CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
[03/23 23:44:41     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 23:44:41     15s] <CMD> get_message -id GLOBAL-100 -suppress
[03/23 23:44:41     15s] <CMD> set timing_case_analysis_for_icg_propagation false
[03/23 23:44:41     15s] <CMD> init_design
[03/23 23:44:41     15s] #% Begin Load MMMC data ... (date=03/23 23:44:41, mem=965.2M)
[03/23 23:44:41     15s] #% End Load MMMC data ... (date=03/23 23:44:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.4M, current mem=966.4M)
[03/23 23:44:41     15s] 
[03/23 23:44:41     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...
[03/23 23:44:41     15s] 
[03/23 23:44:41     15s] Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
[03/23 23:44:41     15s] **WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
[03/23 23:44:41     15s] so you are unable to create rectilinear partition in a hierarchical flow.
[03/23 23:44:41     15s] Set DBUPerIGU to M2 pitch 400.
[03/23 23:44:41     15s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/23 23:44:41     15s] Type 'man IMPLF-201' for more detail.
[03/23 23:44:41     15s] 
[03/23 23:44:41     15s] viaInitial starts at Thu Mar 23 23:44:41 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[03/23 23:44:41     15s] Type 'man IMPPP-557' for more detail.
[03/23 23:44:41     15s] viaInitial ends at Thu Mar 23 23:44:41 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/23 23:44:41     15s] Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
[03/23 23:44:41     15s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[03/23 23:44:42     16s] Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
[03/23 23:44:42     16s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
[03/23 23:44:42     16s] Read 527 cells in library typical.
[03/23 23:44:42     16s] Library reading multithread flow ended.
[03/23 23:44:42     16s] Ending "PreSetAnalysisView" (total cpu=0:00:01.2, real=0:00:01.0, peak res=1100.1M, current mem=993.2M)
[03/23 23:44:42     16s] *** End library_loading (cpu=0.02min, real=0.02min, mem=158.0M, fe_cpu=0.27min, fe_real=0.77min, fe_mem=1063.9M) ***
[03/23 23:44:42     16s] #% Begin Load netlist data ... (date=03/23 23:44:42, mem=992.3M)
[03/23 23:44:42     16s] *** Begin netlist parsing (mem=1063.9M) ***
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
[03/23 23:44:42     16s] Type 'man IMPVL-159' for more detail.
[03/23 23:44:42     16s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/23 23:44:42     16s] To increase the message display limit, refer to the product command reference manual.
[03/23 23:44:42     16s] Created 527 new cells from 1 timing libraries.
[03/23 23:44:42     16s] Reading netlist ...
[03/23 23:44:42     16s] Backslashed names will retain backslash and a trailing blank character.
[03/23 23:44:42     16s] Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'
[03/23 23:44:42     16s] 
[03/23 23:44:42     16s] *** Memory Usage v#1 (Current mem = 1063.867M, initial mem = 397.922M) ***
[03/23 23:44:42     16s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1063.9M) ***
[03/23 23:44:42     16s] #% End Load netlist data ... (date=03/23 23:44:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1005.1M, current mem=1005.1M)
[03/23 23:44:42     16s] Set top cell to PE_top.
[03/23 23:44:42     16s] Hooked 527 DB cells to tlib cells.
[03/23 23:44:42     16s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1011.8M, current mem=1011.8M)
[03/23 23:44:42     16s] Starting recursive module instantiation check.
[03/23 23:44:42     16s] No recursion found.
[03/23 23:44:42     16s] Building hierarchical netlist for Cell PE_top ...
[03/23 23:44:42     16s] *** Netlist is unique.
[03/23 23:44:42     16s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/23 23:44:42     16s] ** info: there are 551 modules.
[03/23 23:44:42     16s] ** info: there are 2647 stdCell insts.
[03/23 23:44:42     16s] 
[03/23 23:44:42     16s] *** Memory Usage v#1 (Current mem = 1085.281M, initial mem = 397.922M) ***
[03/23 23:44:42     16s] Start create_tracks
[03/23 23:44:42     16s] Extraction setup Started 
[03/23 23:44:42     16s] 
[03/23 23:44:42     16s] Trim Metal Layers:
[03/23 23:44:42     16s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/23 23:44:42     16s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/23 23:44:42     16s] __QRC_SADV_USE_LE__ is set 0
[03/23 23:44:43     17s] Metal Layer Id 1 is M1 
[03/23 23:44:43     17s] Metal Layer Id 2 is M2 
[03/23 23:44:43     17s] Metal Layer Id 3 is M3 
[03/23 23:44:43     17s] Metal Layer Id 4 is M4 
[03/23 23:44:43     17s] Metal Layer Id 5 is M5 
[03/23 23:44:43     17s] Metal Layer Id 6 is M6 
[03/23 23:44:43     17s] Metal Layer Id 7 is MQ 
[03/23 23:44:43     17s] Metal Layer Id 8 is LM 
[03/23 23:44:43     17s] Via Layer Id 33 is CA 
[03/23 23:44:43     17s] Via Layer Id 34 is V1 
[03/23 23:44:43     17s] Via Layer Id 35 is V2 
[03/23 23:44:43     17s] Via Layer Id 36 is V3 
[03/23 23:44:43     17s] Via Layer Id 37 is V4 
[03/23 23:44:43     17s] Via Layer Id 38 is V5 
[03/23 23:44:43     17s] Via Layer Id 39 is VL 
[03/23 23:44:43     17s] Via Layer Id 40 is VQ 
[03/23 23:44:43     17s] 
[03/23 23:44:43     17s] Trim Metal Layers:
[03/23 23:44:43     17s] Generating auto layer map file.
[03/23 23:44:43     17s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 23:44:43     17s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 23:44:43     17s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 23:44:43     17s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 23:44:43     17s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 23:44:43     17s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 23:44:43     17s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 23:44:43     17s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 23:44:43     17s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 23:44:43     17s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 23:44:43     17s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 23:44:43     17s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 23:44:43     17s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 23:44:43     17s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 23:44:43     17s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 23:44:43     17s] Metal Layer Id 1 mapped to 9 
[03/23 23:44:43     17s] Via Layer Id 1 mapped to 10 
[03/23 23:44:43     17s] Metal Layer Id 2 mapped to 11 
[03/23 23:44:43     17s] Via Layer Id 2 mapped to 12 
[03/23 23:44:43     17s] Metal Layer Id 3 mapped to 13 
[03/23 23:44:43     17s] Via Layer Id 3 mapped to 14 
[03/23 23:44:43     17s] Metal Layer Id 4 mapped to 15 
[03/23 23:44:43     17s] Via Layer Id 4 mapped to 16 
[03/23 23:44:43     17s] Metal Layer Id 5 mapped to 17 
[03/23 23:44:43     17s] Via Layer Id 5 mapped to 18 
[03/23 23:44:43     17s] Metal Layer Id 6 mapped to 19 
[03/23 23:44:43     17s] Via Layer Id 6 mapped to 20 
[03/23 23:44:43     17s] Metal Layer Id 7 mapped to 21 
[03/23 23:44:43     17s] Via Layer Id 7 mapped to 22 
[03/23 23:44:43     17s] Metal Layer Id 8 mapped to 23 
[03/23 23:44:43     17s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[03/23 23:44:43     17s] eee: Reading patterns meta data.
[03/23 23:44:43     17s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[03/23 23:44:43     17s] Restore PreRoute Pattern Extraction data failed.
[03/23 23:44:43     17s] Importing multi-corner technology file(s) for preRoute extraction...
[03/23 23:44:43     17s] /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/23 23:44:43     17s] Metal Layer Id 1 is M1 
[03/23 23:44:43     17s] Metal Layer Id 2 is M2 
[03/23 23:44:43     17s] Metal Layer Id 3 is M3 
[03/23 23:44:43     17s] Metal Layer Id 4 is M4 
[03/23 23:44:43     17s] Metal Layer Id 5 is M5 
[03/23 23:44:43     17s] Metal Layer Id 6 is M6 
[03/23 23:44:43     17s] Metal Layer Id 7 is MQ 
[03/23 23:44:43     17s] Metal Layer Id 8 is LM 
[03/23 23:44:43     17s] Via Layer Id 33 is CA 
[03/23 23:44:43     17s] Via Layer Id 34 is V1 
[03/23 23:44:43     17s] Via Layer Id 35 is V2 
[03/23 23:44:43     17s] Via Layer Id 36 is V3 
[03/23 23:44:43     17s] Via Layer Id 37 is V4 
[03/23 23:44:43     17s] Via Layer Id 38 is V5 
[03/23 23:44:43     17s] Via Layer Id 39 is VL 
[03/23 23:44:43     17s] Via Layer Id 40 is VQ 
[03/23 23:44:43     17s] 
[03/23 23:44:43     17s] Trim Metal Layers:
[03/23 23:44:43     17s] Generating auto layer map file.
[03/23 23:44:43     17s]  lef metal Layer Id 1 mapped to tech Id 9 of Layer m1 
[03/23 23:44:43     17s]  lef via Layer Id 1 mapped to tech Id 10 of Layer v1 
[03/23 23:44:43     17s]  lef metal Layer Id 2 mapped to tech Id 11 of Layer m2 
[03/23 23:44:43     17s]  lef via Layer Id 2 mapped to tech Id 12 of Layer v2 
[03/23 23:44:43     17s]  lef metal Layer Id 3 mapped to tech Id 13 of Layer m3 
[03/23 23:44:43     17s]  lef via Layer Id 3 mapped to tech Id 14 of Layer v3 
[03/23 23:44:43     17s]  lef metal Layer Id 4 mapped to tech Id 15 of Layer m4 
[03/23 23:44:43     17s]  lef via Layer Id 4 mapped to tech Id 16 of Layer v4 
[03/23 23:44:43     17s]  lef metal Layer Id 5 mapped to tech Id 17 of Layer m5 
[03/23 23:44:43     17s]  lef via Layer Id 5 mapped to tech Id 18 of Layer v5 
[03/23 23:44:43     17s]  lef metal Layer Id 6 mapped to tech Id 19 of Layer m6 
[03/23 23:44:43     17s]  lef via Layer Id 6 mapped to tech Id 20 of Layer vl 
[03/23 23:44:43     17s]  lef metal Layer Id 7 mapped to tech Id 21 of Layer mq 
[03/23 23:44:43     17s]  lef via Layer Id 7 mapped to tech Id 22 of Layer vq 
[03/23 23:44:43     17s]  lef metal Layer Id 8 mapped to tech Id 23 of Layer lm 
[03/23 23:44:43     17s] Metal Layer Id 1 mapped to 9 
[03/23 23:44:43     17s] Via Layer Id 1 mapped to 10 
[03/23 23:44:43     17s] Metal Layer Id 2 mapped to 11 
[03/23 23:44:43     17s] Via Layer Id 2 mapped to 12 
[03/23 23:44:43     17s] Metal Layer Id 3 mapped to 13 
[03/23 23:44:43     17s] Via Layer Id 3 mapped to 14 
[03/23 23:44:43     17s] Metal Layer Id 4 mapped to 15 
[03/23 23:44:43     17s] Via Layer Id 4 mapped to 16 
[03/23 23:44:43     17s] Metal Layer Id 5 mapped to 17 
[03/23 23:44:43     17s] Via Layer Id 5 mapped to 18 
[03/23 23:44:43     17s] Metal Layer Id 6 mapped to 19 
[03/23 23:44:43     17s] Via Layer Id 6 mapped to 20 
[03/23 23:44:43     17s] Metal Layer Id 7 mapped to 21 
[03/23 23:44:43     17s] Via Layer Id 7 mapped to 22 
[03/23 23:44:43     17s] Metal Layer Id 8 mapped to 23 
[03/23 23:44:44     18s] Completed (cpu: 0:00:01.9 real: 0:00:02.0)
[03/23 23:44:44     18s] Set Shrink Factor to 1.00000
[03/23 23:44:44     18s] Summary of Active RC-Corners : 
[03/23 23:44:44     18s]  
[03/23 23:44:44     18s]  Analysis View: setupAnalysis
[03/23 23:44:44     18s]     RC-Corner Name        : rc-typ
[03/23 23:44:44     18s]     RC-Corner Index       : 0
[03/23 23:44:44     18s]     RC-Corner Temperature : 25 Celsius
[03/23 23:44:44     18s]     RC-Corner Cap Table   : ''
[03/23 23:44:44     18s]     RC-Corner PreRoute Res Factor         : 1
[03/23 23:44:44     18s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 23:44:44     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 23:44:44     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 23:44:44     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 23:44:44     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 23:44:44     18s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 23:44:44     18s]  
[03/23 23:44:44     18s]  Analysis View: holdAnalysis
[03/23 23:44:44     18s]     RC-Corner Name        : rc-typ
[03/23 23:44:44     18s]     RC-Corner Index       : 0
[03/23 23:44:44     18s]     RC-Corner Temperature : 25 Celsius
[03/23 23:44:44     18s]     RC-Corner Cap Table   : ''
[03/23 23:44:44     18s]     RC-Corner PreRoute Res Factor         : 1
[03/23 23:44:44     18s]     RC-Corner PreRoute Cap Factor         : 1
[03/23 23:44:44     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/23 23:44:44     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/23 23:44:44     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/23 23:44:44     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/23 23:44:44     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[03/23 23:44:44     18s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/23 23:44:44     18s] 
[03/23 23:44:44     18s] Trim Metal Layers:
[03/23 23:44:44     18s] LayerId::1 widthSet size::1
[03/23 23:44:44     18s] LayerId::2 widthSet size::1
[03/23 23:44:44     18s] LayerId::3 widthSet size::1
[03/23 23:44:44     18s] LayerId::4 widthSet size::1
[03/23 23:44:44     18s] LayerId::5 widthSet size::1
[03/23 23:44:44     18s] LayerId::6 widthSet size::1
[03/23 23:44:44     18s] LayerId::7 widthSet size::1
[03/23 23:44:44     18s] LayerId::8 widthSet size::1
[03/23 23:44:44     18s] Updating RC grid for preRoute extraction ...
[03/23 23:44:44     18s] eee: pegSigSF::1.070000
[03/23 23:44:44     18s] Initializing multi-corner resistance tables ...
[03/23 23:44:44     18s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/23 23:44:44     18s] {RT rc-typ 0 8 8 {7 0} 1}
[03/23 23:44:44     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.666700 newSi=0.000000 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/23 23:44:44     18s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[03/23 23:44:44     18s] *Info: initialize multi-corner CTS.
[03/23 23:44:45     19s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1283.3M, current mem=1079.1M)
[03/23 23:44:45     19s] Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
[03/23 23:44:45     19s] Current (total cpu=0:00:19.1, real=0:00:49.0, peak res=1337.8M, current mem=1337.8M)
[03/23 23:44:45     19s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
[03/23 23:44:45     19s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1356.1M, current mem=1356.1M)
[03/23 23:44:45     19s] Current (total cpu=0:00:19.2, real=0:00:49.0, peak res=1356.1M, current mem=1356.1M)
[03/23 23:44:45     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/23 23:44:45     19s] Summary for sequential cells identification: 
[03/23 23:44:45     19s]   Identified SBFF number: 112
[03/23 23:44:45     19s]   Identified MBFF number: 0
[03/23 23:44:45     19s]   Identified SB Latch number: 0
[03/23 23:44:45     19s]   Identified MB Latch number: 0
[03/23 23:44:45     19s]   Not identified SBFF number: 8
[03/23 23:44:45     19s]   Not identified MBFF number: 0
[03/23 23:44:45     19s]   Not identified SB Latch number: 0
[03/23 23:44:45     19s]   Not identified MB Latch number: 0
[03/23 23:44:45     19s]   Number of sequential cells which are not FFs: 34
[03/23 23:44:45     19s] Total number of combinational cells: 363
[03/23 23:44:45     19s] Total number of sequential cells: 154
[03/23 23:44:45     19s] Total number of tristate cells: 10
[03/23 23:44:45     19s] Total number of level shifter cells: 0
[03/23 23:44:45     19s] Total number of power gating cells: 0
[03/23 23:44:45     19s] Total number of isolation cells: 0
[03/23 23:44:45     19s] Total number of power switch cells: 0
[03/23 23:44:45     19s] Total number of pulse generator cells: 0
[03/23 23:44:45     19s] Total number of always on buffers: 0
[03/23 23:44:45     19s] Total number of retention cells: 0
[03/23 23:44:45     19s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/23 23:44:45     19s] Total number of usable buffers: 16
[03/23 23:44:45     19s] List of unusable buffers:
[03/23 23:44:45     19s] Total number of unusable buffers: 0
[03/23 23:44:45     19s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/23 23:44:45     19s] Total number of usable inverters: 19
[03/23 23:44:45     19s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/23 23:44:45     19s] Total number of unusable inverters: 3
[03/23 23:44:45     19s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/23 23:44:45     19s] Total number of identified usable delay cells: 8
[03/23 23:44:45     19s] List of identified unusable delay cells:
[03/23 23:44:45     19s] Total number of identified unusable delay cells: 0
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] TimeStamp Deleting Cell Server Begin ...
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] TimeStamp Deleting Cell Server End ...
[03/23 23:44:45     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1375.5M, current mem=1375.5M)
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/23 23:44:45     19s] Summary for sequential cells identification: 
[03/23 23:44:45     19s]   Identified SBFF number: 112
[03/23 23:44:45     19s]   Identified MBFF number: 0
[03/23 23:44:45     19s]   Identified SB Latch number: 0
[03/23 23:44:45     19s]   Identified MB Latch number: 0
[03/23 23:44:45     19s]   Not identified SBFF number: 8
[03/23 23:44:45     19s]   Not identified MBFF number: 0
[03/23 23:44:45     19s]   Not identified SB Latch number: 0
[03/23 23:44:45     19s]   Not identified MB Latch number: 0
[03/23 23:44:45     19s]   Number of sequential cells which are not FFs: 34
[03/23 23:44:45     19s]  Visiting view : setupAnalysis
[03/23 23:44:45     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:44:45     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:44:45     19s]  Visiting view : holdAnalysis
[03/23 23:44:45     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/23 23:44:45     19s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/23 23:44:45     19s] TLC MultiMap info (StdDelay):
[03/23 23:44:45     19s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/23 23:44:45     19s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/23 23:44:45     19s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/23 23:44:45     19s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/23 23:44:45     19s]  Setting StdDelay to: 22.7ps
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/23 23:44:45     19s] #% Begin Load MMMC data post ... (date=03/23 23:44:45, mem=1376.2M)
[03/23 23:44:45     19s] #% End Load MMMC data post ... (date=03/23 23:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1376.2M, current mem=1376.2M)
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] *** Summary of all messages that are not suppressed in this session:
[03/23 23:44:45     19s] Severity  ID               Count  Summary                                  
[03/23 23:44:45     19s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/23 23:44:45     19s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/23 23:44:45     19s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/23 23:44:45     19s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/23 23:44:45     19s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/23 23:44:45     19s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/23 23:44:45     19s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/23 23:44:45     19s] *** Message Summary: 1080 warning(s), 0 error(s)
[03/23 23:44:45     19s] 
[03/23 23:44:45     19s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 23:44:45     19s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 23:44:45     19s] <CMD> floorPlan -noSnapToGrid -s 336 336 7 7 7 7
[03/23 23:44:45     19s] Start create_tracks
[03/23 23:44:45     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/23 23:44:45     19s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 23:44:45     19s] #% Begin save design ... (date=03/23 23:44:45, mem=1383.0M)
[03/23 23:44:45     19s] % Begin Save ccopt configuration ... (date=03/23 23:44:45, mem=1383.0M)
[03/23 23:44:45     19s] % End Save ccopt configuration ... (date=03/23 23:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1383.7M, current mem=1383.7M)
[03/23 23:44:45     19s] % Begin Save netlist data ... (date=03/23 23:44:45, mem=1383.7M)
[03/23 23:44:45     19s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:44:45     19s] % End Save netlist data ... (date=03/23 23:44:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=1416.5M, current mem=1385.1M)
[03/23 23:44:45     19s] Saving symbol-table file in separate thread ...
[03/23 23:44:45     19s] Saving congestion map file in separate thread ...
[03/23 23:44:45     19s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:44:45     19s] % Begin Save AAE data ... (date=03/23 23:44:45, mem=1385.6M)
[03/23 23:44:45     19s] Saving AAE Data ...
[03/23 23:44:45     19s] % End Save AAE data ... (date=03/23 23:44:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.6M, current mem=1385.6M)
[03/23 23:44:46     19s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:44:46     19s] Saving mode setting ...
[03/23 23:44:46     19s] Saving global file ...
[03/23 23:44:46     19s] Saving Drc markers ...
[03/23 23:44:46     19s] ... No Drc file written since there is no markers found.
[03/23 23:44:46     19s] % Begin Save routing data ... (date=03/23 23:44:46, mem=1390.4M)
[03/23 23:44:46     19s] Saving route file ...
[03/23 23:44:46     19s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1437.1M) ***
[03/23 23:44:46     19s] % End Save routing data ... (date=03/23 23:44:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=1390.6M, current mem=1390.6M)
[03/23 23:44:46     19s] Saving special route data file in separate thread ...
[03/23 23:44:46     19s] Saving PG Conn data in separate thread ...
[03/23 23:44:46     19s] Saving placement file in separate thread ...
[03/23 23:44:46     19s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:44:46     19s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:44:46     19s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:46     19s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:46     19s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1453.1M) ***
[03/23 23:44:46     19s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:46     19s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 23:44:46     19s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1453.1M) ***
[03/23 23:44:46     19s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:44:47     19s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 23:44:47     19s] Checksum of RCGrid density data::96
[03/23 23:44:47     19s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:44:47     19s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:47     19s] % Begin Save power constraints data ... (date=03/23 23:44:47, mem=1393.3M)
[03/23 23:44:47     19s] % End Save power constraints data ... (date=03/23 23:44:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.3M, current mem=1393.3M)
[03/23 23:44:47     19s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 23:44:47     19s] #% End save design ... (date=03/23 23:44:47, total cpu=0:00:00.5, real=0:00:02.0, peak res=1421.2M, current mem=1395.7M)
[03/23 23:44:47     19s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:44:47     19s] 
[03/23 23:44:47     19s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 23:44:47     20s] #% Begin save design ... (date=03/23 23:44:47, mem=1395.7M)
[03/23 23:44:47     20s] % Begin Save ccopt configuration ... (date=03/23 23:44:47, mem=1395.7M)
[03/23 23:44:47     20s] % End Save ccopt configuration ... (date=03/23 23:44:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.7M, current mem=1395.7M)
[03/23 23:44:47     20s] % Begin Save netlist data ... (date=03/23 23:44:47, mem=1395.7M)
[03/23 23:44:47     20s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:44:47     20s] % End Save netlist data ... (date=03/23 23:44:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1396.0M, current mem=1396.0M)
[03/23 23:44:47     20s] Saving symbol-table file in separate thread ...
[03/23 23:44:47     20s] Saving congestion map file in separate thread ...
[03/23 23:44:47     20s] % Begin Save AAE data ... (date=03/23 23:44:47, mem=1396.0M)
[03/23 23:44:47     20s] Saving AAE Data ...
[03/23 23:44:47     20s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:44:47     20s] % End Save AAE data ... (date=03/23 23:44:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.0M, current mem=1396.0M)
[03/23 23:44:48     20s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:44:48     20s] Saving mode setting ...
[03/23 23:44:48     20s] Saving global file ...
[03/23 23:44:48     20s] Saving Drc markers ...
[03/23 23:44:48     20s] ... No Drc file written since there is no markers found.
[03/23 23:44:48     20s] % Begin Save routing data ... (date=03/23 23:44:48, mem=1396.2M)
[03/23 23:44:48     20s] Saving route file ...
[03/23 23:44:48     20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1476.0M) ***
[03/23 23:44:48     20s] % End Save routing data ... (date=03/23 23:44:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.2M, current mem=1396.2M)
[03/23 23:44:48     20s] Saving special route data file in separate thread ...
[03/23 23:44:48     20s] Saving PG Conn data in separate thread ...
[03/23 23:44:48     20s] Saving placement file in separate thread ...
[03/23 23:44:48     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:44:48     20s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:44:48     20s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:48     20s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:48     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1490.0M) ***
[03/23 23:44:48     20s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:49     20s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 23:44:49     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1490.0M) ***
[03/23 23:44:49     20s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:44:49     20s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 23:44:49     20s] Checksum of RCGrid density data::96
[03/23 23:44:49     20s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:44:49     20s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:44:49     20s] % Begin Save power constraints data ... (date=03/23 23:44:49, mem=1396.5M)
[03/23 23:44:49     20s] % End Save power constraints data ... (date=03/23 23:44:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1396.5M, current mem=1396.5M)
[03/23 23:44:49     20s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 23:44:49     20s] #% End save design ... (date=03/23 23:44:49, total cpu=0:00:00.5, real=0:00:02.0, peak res=1426.9M, current mem=1396.7M)
[03/23 23:44:49     20s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:44:49     20s] 
[03/23 23:44:55     21s] <CMD> zoomBox -136.37800 -107.94100 324.61200 304.74300
[03/23 23:44:56     21s] <CMD> zoomBox -243.23700 -270.78100 507.40900 401.20700
[03/23 23:49:22     48s] <CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
[03/23 23:49:22     48s] Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
[03/23 23:49:22     48s] <CMD> floorPlan -noSnapToGrid -s 336 336 7 7 7 7
[03/23 23:49:22     48s] Start create_tracks
[03/23 23:49:22     48s] <CMD> saveDesign db/PE_top_floor_planned.enc
[03/23 23:49:22     48s] #% Begin save design ... (date=03/23 23:49:22, mem=1450.1M)
[03/23 23:49:22     48s] % Begin Save ccopt configuration ... (date=03/23 23:49:22, mem=1450.1M)
[03/23 23:49:22     48s] % End Save ccopt configuration ... (date=03/23 23:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.1M, current mem=1450.1M)
[03/23 23:49:22     48s] % Begin Save netlist data ... (date=03/23 23:49:22, mem=1450.1M)
[03/23 23:49:22     48s] Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:49:22     48s] % End Save netlist data ... (date=03/23 23:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1474.9M, current mem=1450.6M)
[03/23 23:49:22     48s] Saving symbol-table file in separate thread ...
[03/23 23:49:22     48s] Saving congestion map file in separate thread ...
[03/23 23:49:22     48s] % Begin Save AAE data ... (date=03/23 23:49:22, mem=1450.8M)
[03/23 23:49:22     48s] Saving AAE Data ...
[03/23 23:49:22     48s] % End Save AAE data ... (date=03/23 23:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1450.8M, current mem=1450.8M)
[03/23 23:49:22     48s] Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:49:23     48s] Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:49:23     48s] Saving mode setting ...
[03/23 23:49:23     48s] Saving global file ...
[03/23 23:49:23     48s] Saving Drc markers ...
[03/23 23:49:23     48s] ... No Drc file written since there is no markers found.
[03/23 23:49:23     49s] % Begin Save routing data ... (date=03/23 23:49:23, mem=1451.2M)
[03/23 23:49:23     49s] Saving route file ...
[03/23 23:49:23     49s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1617.2M) ***
[03/23 23:49:23     49s] % End Save routing data ... (date=03/23 23:49:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.3M, current mem=1451.3M)
[03/23 23:49:23     49s] Saving special route data file in separate thread ...
[03/23 23:49:23     49s] Saving PG Conn data in separate thread ...
[03/23 23:49:23     49s] Saving placement file in separate thread ...
[03/23 23:49:23     49s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:49:23     49s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:49:23     49s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:23     49s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:23     49s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1631.2M) ***
[03/23 23:49:23     49s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:24     49s] Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
[03/23 23:49:24     49s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1631.2M) ***
[03/23 23:49:24     49s] Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:49:24     49s] Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
[03/23 23:49:24     49s] Checksum of RCGrid density data::96
[03/23 23:49:24     49s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:24     49s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:24     49s] % Begin Save power constraints data ... (date=03/23 23:49:24, mem=1451.5M)
[03/23 23:49:24     49s] % End Save power constraints data ... (date=03/23 23:49:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.5M, current mem=1451.5M)
[03/23 23:49:24     49s] Generated self-contained design PE_top_floor_planned.enc.dat.tmp
[03/23 23:49:24     49s] #% End save design ... (date=03/23 23:49:24, total cpu=0:00:00.5, real=0:00:02.0, peak res=1481.7M, current mem=1451.5M)
[03/23 23:49:24     49s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:49:24     49s] 
[03/23 23:49:24     49s] <CMD> saveDesign db/PE_top_insts_placed.enc
[03/23 23:49:24     49s] #% Begin save design ... (date=03/23 23:49:24, mem=1451.5M)
[03/23 23:49:24     49s] % Begin Save ccopt configuration ... (date=03/23 23:49:24, mem=1451.5M)
[03/23 23:49:24     49s] % End Save ccopt configuration ... (date=03/23 23:49:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.5M, current mem=1451.5M)
[03/23 23:49:24     49s] % Begin Save netlist data ... (date=03/23 23:49:24, mem=1451.5M)
[03/23 23:49:24     49s] Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:49:24     49s] % End Save netlist data ... (date=03/23 23:49:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.9M, current mem=1451.9M)
[03/23 23:49:24     49s] Saving symbol-table file in separate thread ...
[03/23 23:49:24     49s] Saving congestion map file in separate thread ...
[03/23 23:49:24     49s] Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:49:24     49s] % Begin Save AAE data ... (date=03/23 23:49:24, mem=1451.9M)
[03/23 23:49:24     49s] Saving AAE Data ...
[03/23 23:49:24     49s] % End Save AAE data ... (date=03/23 23:49:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.9M, current mem=1451.9M)
[03/23 23:49:25     49s] Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:49:25     49s] Saving mode setting ...
[03/23 23:49:25     49s] Saving global file ...
[03/23 23:49:25     49s] Saving Drc markers ...
[03/23 23:49:25     49s] ... No Drc file written since there is no markers found.
[03/23 23:49:25     49s] % Begin Save routing data ... (date=03/23 23:49:25, mem=1451.9M)
[03/23 23:49:25     49s] Saving route file ...
[03/23 23:49:25     49s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1616.8M) ***
[03/23 23:49:25     49s] % End Save routing data ... (date=03/23 23:49:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1451.9M, current mem=1451.9M)
[03/23 23:49:25     49s] Saving special route data file in separate thread ...
[03/23 23:49:25     49s] Saving PG Conn data in separate thread ...
[03/23 23:49:25     49s] Saving placement file in separate thread ...
[03/23 23:49:25     49s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:49:25     49s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:49:25     49s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:25     49s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:25     49s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1630.8M) ***
[03/23 23:49:25     49s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:26     49s] Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
[03/23 23:49:26     49s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1630.8M) ***
[03/23 23:49:26     49s] Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:49:26     49s] Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
[03/23 23:49:26     49s] Checksum of RCGrid density data::96
[03/23 23:49:26     49s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:26     49s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:26     49s] % Begin Save power constraints data ... (date=03/23 23:49:26, mem=1452.0M)
[03/23 23:49:26     49s] % End Save power constraints data ... (date=03/23 23:49:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1452.0M, current mem=1452.0M)
[03/23 23:49:26     49s] Generated self-contained design PE_top_insts_placed.enc.dat.tmp
[03/23 23:49:26     49s] #% End save design ... (date=03/23 23:49:26, total cpu=0:00:00.5, real=0:00:02.0, peak res=1482.7M, current mem=1452.0M)
[03/23 23:49:26     49s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:49:26     49s] 
[03/23 23:49:31     50s] <CMD> zoomBox -149.18500 -146.98000 311.80700 265.70600
[03/23 23:49:32     50s] <CMD> zoomBox -101.52400 -117.85400 231.54300 180.31200
[03/23 23:49:32     50s] <CMD> zoomBox -58.79400 -77.78400 145.75100 105.32700
[03/23 23:49:33     50s] <CMD> zoomBox -139.48100 -96.44200 252.36300 254.34200
[03/23 23:49:33     50s] <CMD> zoomBox -245.54500 -119.05600 392.50700 452.13700
[03/23 23:49:39     51s] <CMD> clearGlobalNets
[03/23 23:49:39     51s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/23 23:49:39     51s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/23 23:49:39     51s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/23 23:49:39     51s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/23 23:49:39     51s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/23 23:49:39     51s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/23 23:49:39     51s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M2 right M2} -rectangle 1
[03/23 23:49:39     51s] 
[03/23 23:49:39     51s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1619.9M)
[03/23 23:49:39     51s] Ring generation is complete.
[03/23 23:49:39     51s] vias are now being generated.
[03/23 23:49:39     51s] addRing created 8 wires.
[03/23 23:49:39     51s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 23:49:39     51s] +--------+----------------+----------------+
[03/23 23:49:39     51s] |  Layer |     Created    |     Deleted    |
[03/23 23:49:39     51s] +--------+----------------+----------------+
[03/23 23:49:39     51s] |   M2   |        4       |       NA       |
[03/23 23:49:39     51s] |   V2   |        8       |        0       |
[03/23 23:49:39     51s] |   M3   |        4       |       NA       |
[03/23 23:49:39     51s] +--------+----------------+----------------+
[03/23 23:49:39     51s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M4 right M4} -rectangle 1
[03/23 23:49:39     51s] 
[03/23 23:49:39     51s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1619.9M)
[03/23 23:49:39     51s] Ring generation is complete.
[03/23 23:49:39     51s] vias are now being generated.
[03/23 23:49:39     51s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (6.00, 345.40).
[03/23 23:49:39     51s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (344.00, 4.00) (346.00, 345.40).
[03/23 23:49:39     51s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (3.00, 348.40).
[03/23 23:49:39     51s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (347.00, 1.00) (349.00, 348.40).
[03/23 23:49:39     51s] addRing created 4 wires.
[03/23 23:49:39     51s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/23 23:49:39     51s] +--------+----------------+----------------+
[03/23 23:49:39     51s] |  Layer |     Created    |     Deleted    |
[03/23 23:49:39     51s] +--------+----------------+----------------+
[03/23 23:49:39     51s] |   V3   |        8       |        0       |
[03/23 23:49:39     51s] |   M4   |        4       |       NA       |
[03/23 23:49:39     51s] +--------+----------------+----------------+
[03/23 23:49:39     51s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/23 23:49:39     51s] #% Begin save design ... (date=03/23 23:49:39, mem=1454.9M)
[03/23 23:49:39     51s] % Begin Save ccopt configuration ... (date=03/23 23:49:39, mem=1454.9M)
[03/23 23:49:39     51s] % End Save ccopt configuration ... (date=03/23 23:49:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1454.9M, current mem=1454.9M)
[03/23 23:49:39     51s] % Begin Save netlist data ... (date=03/23 23:49:39, mem=1454.9M)
[03/23 23:49:39     51s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:49:39     51s] % End Save netlist data ... (date=03/23 23:49:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1455.1M, current mem=1455.1M)
[03/23 23:49:39     51s] Saving symbol-table file in separate thread ...
[03/23 23:49:39     51s] Saving congestion map file in separate thread ...
[03/23 23:49:39     51s] % Begin Save AAE data ... (date=03/23 23:49:39, mem=1455.1M)
[03/23 23:49:39     51s] Saving AAE Data ...
[03/23 23:49:39     51s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:49:39     51s] % End Save AAE data ... (date=03/23 23:49:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.1M, current mem=1455.1M)
[03/23 23:49:40     51s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:49:40     51s] Saving mode setting ...
[03/23 23:49:40     51s] Saving global file ...
[03/23 23:49:40     51s] Saving Drc markers ...
[03/23 23:49:40     51s] ... No Drc file written since there is no markers found.
[03/23 23:49:40     51s] % Begin Save routing data ... (date=03/23 23:49:40, mem=1455.2M)
[03/23 23:49:40     51s] Saving route file ...
[03/23 23:49:40     51s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1615.5M) ***
[03/23 23:49:40     51s] % End Save routing data ... (date=03/23 23:49:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.3M, current mem=1455.3M)
[03/23 23:49:40     51s] Saving special route data file in separate thread ...
[03/23 23:49:40     51s] Saving PG file in separate thread ...
[03/23 23:49:40     51s] Saving placement file in separate thread ...
[03/23 23:49:40     51s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:49:40     51s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:40     51s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:49:40     51s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1630.5M) ***
[03/23 23:49:40     51s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:49:40 2023)
[03/23 23:49:41     51s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1630.5M) ***
[03/23 23:49:41     51s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:41     51s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:41     51s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/23 23:49:41     51s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1630.5M) ***
[03/23 23:49:41     51s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:49:41     51s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/23 23:49:41     51s] Checksum of RCGrid density data::96
[03/23 23:49:41     51s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:41     51s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:41     51s] % Begin Save power constraints data ... (date=03/23 23:49:41, mem=1456.1M)
[03/23 23:49:41     51s] % End Save power constraints data ... (date=03/23 23:49:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.1M, current mem=1456.1M)
[03/23 23:49:41     52s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/23 23:49:42     52s] #% End save design ... (date=03/23 23:49:42, total cpu=0:00:00.5, real=0:00:03.0, peak res=1485.9M, current mem=1456.1M)
[03/23 23:49:42     52s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/23 23:49:42     52s] #% Begin sroute (date=03/23 23:49:42, mem=1456.1M)
[03/23 23:49:42     52s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/23 23:49:42     52s] *** Begin SPECIAL ROUTE on Thu Mar 23 23:49:42 2023 ***
[03/23 23:49:42     52s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/23 23:49:42     52s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 3.30Ghz)
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] Begin option processing ...
[03/23 23:49:42     52s] srouteConnectPowerBump set to false
[03/23 23:49:42     52s] routeSelectNet set to "VSS VDD"
[03/23 23:49:42     52s] routeSpecial set to true
[03/23 23:49:42     52s] srouteBottomLayerLimit set to 1
[03/23 23:49:42     52s] srouteConnectBlockPin set to false
[03/23 23:49:42     52s] srouteConnectConverterPin set to false
[03/23 23:49:42     52s] srouteConnectPadPin set to false
[03/23 23:49:42     52s] srouteConnectStripe set to false
[03/23 23:49:42     52s] srouteCrossoverViaTopLayer set to 1
[03/23 23:49:42     52s] srouteFollowCorePinEnd set to 3
[03/23 23:49:42     52s] srouteFollowPadPin set to false
[03/23 23:49:42     52s] sroutePadPinAllPorts set to true
[03/23 23:49:42     52s] sroutePreserveExistingRoutes set to true
[03/23 23:49:42     52s] srouteRoutePowerBarPortOnBothDir set to true
[03/23 23:49:42     52s] srouteStraightConnections set to "straightWithChanges"
[03/23 23:49:42     52s] srouteTopLayerLimit set to 1
[03/23 23:49:42     52s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2996.00 megs.
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] Reading DB technology information...
[03/23 23:49:42     52s] Finished reading DB technology information.
[03/23 23:49:42     52s] Reading floorplan and netlist information...
[03/23 23:49:42     52s] Finished reading floorplan and netlist information.
[03/23 23:49:42     52s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/23 23:49:42     52s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/23 23:49:42     52s] Read in 535 macros, 125 used
[03/23 23:49:42     52s] Read in 124 components
[03/23 23:49:42     52s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/23 23:49:42     52s] Read in 68 physical pins
[03/23 23:49:42     52s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/23 23:49:42     52s] Read in 68 nets
[03/23 23:49:42     52s] Read in 2 special nets, 2 routed
[03/23 23:49:42     52s] Read in 316 terminals
[03/23 23:49:42     52s] 2 nets selected.
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] Begin power routing ...
[03/23 23:49:42     52s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/23 23:49:42     52s] CPU time for VDD FollowPin 0 seconds
[03/23 23:49:42     52s] CPU time for VSS FollowPin 0 seconds
[03/23 23:49:42     52s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 345.400) on layer M2 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/23 23:49:42     52s]   Number of Core ports routed: 0  open: 188
[03/23 23:49:42     52s]   Number of Followpin connections: 94
[03/23 23:49:42     52s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2998.00 megs.
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s]  Begin updating DB with routing results ...
[03/23 23:49:42     52s]  Updating DB with 68 io pins ...
[03/23 23:49:42     52s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/23 23:49:42     52s] Pin and blockage extraction finished
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] sroute created 94 wires.
[03/23 23:49:42     52s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/23 23:49:42     52s] +--------+----------------+----------------+
[03/23 23:49:42     52s] |  Layer |     Created    |     Deleted    |
[03/23 23:49:42     52s] +--------+----------------+----------------+
[03/23 23:49:42     52s] |   M1   |       94       |       NA       |
[03/23 23:49:42     52s] +--------+----------------+----------------+
[03/23 23:49:42     52s] #% End sroute (date=03/23 23:49:42, total cpu=0:00:00.3, real=0:00:00.0, peak res=1467.0M, current mem=1467.0M)
[03/23 23:49:42     52s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/23 23:49:42     52s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/23 23:49:42     52s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 30 -start 22 -stop 328
[03/23 23:49:42     52s] #% Begin addStripe (date=03/23 23:49:42, mem=1467.0M)
[03/23 23:49:42     52s] 
[03/23 23:49:42     52s] Initialize fgc environment(mem: 1617.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Starting stripe generation ...
[03/23 23:49:42     52s] Non-Default Mode Option Settings :
[03/23 23:49:42     52s]   NONE
[03/23 23:49:42     52s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/23 23:49:42     52s] Type 'man IMPPP-4055' for more detail.
[03/23 23:49:42     52s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1617.8M)
[03/23 23:49:42     52s] Stripe generation is complete.
[03/23 23:49:42     52s] vias are now being generated.
[03/23 23:49:42     52s] addStripe created 22 wires.
[03/23 23:49:42     52s] ViaGen created 3146 vias, deleted 0 via to avoid violation.
[03/23 23:49:42     52s] +--------+----------------+----------------+
[03/23 23:49:42     52s] |  Layer |     Created    |     Deleted    |
[03/23 23:49:42     52s] +--------+----------------+----------------+
[03/23 23:49:42     52s] |   V1   |      1034      |        0       |
[03/23 23:49:42     52s] |   V2   |      1034      |        0       |
[03/23 23:49:42     52s] |   V3   |      1078      |        0       |
[03/23 23:49:42     52s] |   M4   |       22       |       NA       |
[03/23 23:49:42     52s] +--------+----------------+----------------+
[03/23 23:49:42     52s] #% End addStripe (date=03/23 23:49:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1468.6M, current mem=1468.6M)
[03/23 23:49:42     52s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/23 23:49:42     52s] #% Begin save design ... (date=03/23 23:49:42, mem=1468.6M)
[03/23 23:49:42     52s] % Begin Save ccopt configuration ... (date=03/23 23:49:42, mem=1468.6M)
[03/23 23:49:42     52s] % End Save ccopt configuration ... (date=03/23 23:49:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1468.6M, current mem=1468.6M)
[03/23 23:49:42     52s] % Begin Save netlist data ... (date=03/23 23:49:42, mem=1468.6M)
[03/23 23:49:42     52s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/23 23:49:42     52s] % End Save netlist data ... (date=03/23 23:49:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1468.8M, current mem=1468.8M)
[03/23 23:49:42     52s] Saving symbol-table file in separate thread ...
[03/23 23:49:42     52s] Saving congestion map file in separate thread ...
[03/23 23:49:42     52s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/23 23:49:42     52s] % Begin Save AAE data ... (date=03/23 23:49:42, mem=1468.8M)
[03/23 23:49:42     52s] Saving AAE Data ...
[03/23 23:49:42     52s] % End Save AAE data ... (date=03/23 23:49:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1468.8M, current mem=1468.8M)
[03/23 23:49:43     52s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/23 23:49:43     52s] Saving mode setting ...
[03/23 23:49:43     52s] Saving global file ...
[03/23 23:49:43     52s] Saving Drc markers ...
[03/23 23:49:43     52s] ... 188 markers are saved ...
[03/23 23:49:43     52s] ... 0 geometry drc markers are saved ...
[03/23 23:49:43     52s] ... 0 antenna drc markers are saved ...
[03/23 23:49:43     52s] % Begin Save routing data ... (date=03/23 23:49:43, mem=1470.3M)
[03/23 23:49:43     52s] Saving route file ...
[03/23 23:49:43     52s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1619.3M) ***
[03/23 23:49:43     52s] % End Save routing data ... (date=03/23 23:49:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.3M, current mem=1470.3M)
[03/23 23:49:43     52s] Saving special route data file in separate thread ...
[03/23 23:49:43     52s] Saving PG file in separate thread ...
[03/23 23:49:43     52s] Saving placement file in separate thread ...
[03/23 23:49:43     52s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/23 23:49:43     52s] Save Adaptive View Pruning View Names to Binary file
[03/23 23:49:43     52s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:43     52s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1649.3M) ***
[03/23 23:49:43     52s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:49:43 2023)
[03/23 23:49:44     52s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1649.3M) ***
[03/23 23:49:44     52s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/23 23:49:44     52s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:44     52s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/23 23:49:44     52s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1641.3M) ***
[03/23 23:49:44     52s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/23 23:49:44     52s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/23 23:49:44     52s] Checksum of RCGrid density data::96
[03/23 23:49:44     52s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:44     52s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/23 23:49:44     52s] % Begin Save power constraints data ... (date=03/23 23:49:44, mem=1470.5M)
[03/23 23:49:44     52s] % End Save power constraints data ... (date=03/23 23:49:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1470.5M, current mem=1470.5M)
[03/23 23:49:44     53s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/23 23:49:45     53s] #% End save design ... (date=03/23 23:49:45, total cpu=0:00:00.5, real=0:00:03.0, peak res=1501.1M, current mem=1470.9M)
[03/23 23:49:45     53s] *** Message Summary: 0 warning(s), 0 error(s)
[03/23 23:49:45     53s] 
[03/23 23:49:51     53s] <CMD> zoomBox -124.81400 58.48800 867.49500 576.83300
[03/23 23:49:52     54s] <CMD> zoomBox -47.37700 154.87400 470.61700 425.45400
[03/23 23:49:52     54s] <CMD> zoomBox -19.32900 242.34400 251.06900 383.59000
[03/23 23:49:53     54s] <CMD> zoomBox -8.55900 280.35600 157.49900 367.09800
[03/23 23:49:53     54s] <CMD> zoomBox -0.63100 309.58200 86.05200 354.86200
[03/23 23:49:54     54s] <CMD> zoomBox -19.42600 297.53900 100.55200 360.21100
[03/23 23:49:54     54s] <CMD> zoomBox -61.98200 270.27100 133.38400 372.32300
[03/23 23:49:55     54s] <CMD> zoomBox -162.96400 205.56400 211.29600 401.06300
[03/23 23:49:55     54s] <CMD> zoomBox -74.10900 265.14300 121.25800 367.19500
[03/23 23:49:56     54s] <CMD> zoomBox -25.08600 296.28500 76.89700 349.55700
[03/23 23:49:56     54s] <CMD> zoomBox 0.50200 312.54000 53.74100 340.35000
[03/23 23:49:57     55s] <CMD> zoomBox 8.94000 319.57800 41.63600 336.65700
[03/23 23:49:58     55s] <CMD> zoomBox -3.49000 309.46400 59.14700 342.18300
[03/23 23:49:58     55s] <CMD> zoomBox -36.84000 283.07000 104.32800 356.81100
[03/23 23:49:59     55s] <CMD> zoomBox -112.23300 223.74000 205.92600 389.93400
[03/23 23:49:59     55s] <CMD> zoomBox -136.14900 204.91900 238.15600 400.44200
[03/23 23:49:59     55s] <CMD> zoomBox -164.28600 182.77700 276.07300 412.80400
[03/23 23:49:59     55s] <CMD> zoomBox -236.33300 126.15300 373.16200 444.53000
[03/23 23:50:00     55s] <CMD> zoomBox -484.97600 -60.44900 682.62800 549.46300
[03/23 23:50:00     55s] <CMD> zoomBox -961.48800 -412.59100 1275.27600 755.81000
[03/23 23:50:01     55s] <CMD> zoomBox -463.03500 -252.18700 910.61800 465.35700
[03/23 23:50:02     55s] <CMD> zoomBox -17.08600 -106.42200 592.41300 211.95700
[03/23 23:50:02     55s] <CMD> zoomBox 153.18700 -50.76100 471.35000 115.43500
[03/23 23:50:02     55s] <CMD> zoomBox 253.70800 -16.25500 394.88000 57.48800
[03/23 23:50:03     55s] <CMD> zoomBox 296.57000 -1.55800 359.21000 31.16300
[03/23 23:50:03     56s] <CMD> zoomBox 311.07700 3.84900 343.77800 20.93100
[03/23 23:50:04     56s] <CMD> zoomBox 273.67000 -4.60800 347.37400 33.89200
[03/23 23:50:04     56s] <CMD> zoomBox 212.53800 -18.14800 353.73500 55.60800
[03/23 23:50:04     56s] <CMD> zoomBox 95.49200 -44.02100 365.98300 97.27300
[03/23 23:50:05     56s] <CMD> zoomBox -127.87700 -92.73100 390.30300 177.94700
[03/23 23:50:05     56s] <CMD> zoomBox -554.91900 -185.65300 437.75600 332.88300
[03/23 23:50:06     56s] <CMD> zoomBox -274.70200 -24.53000 243.48100 246.14900
[03/23 23:50:06     56s] <CMD> zoomBox -139.83500 69.89800 130.66100 211.19500
[03/23 23:50:07     56s] <CMD> zoomBox -59.88100 130.60700 60.14100 193.30200
[03/23 23:50:07     56s] <CMD> zoomBox -35.38800 149.75100 38.32100 188.25400
[03/23 23:50:07     56s] <CMD> zoomBox -12.80500 165.43700 19.90100 182.52100
[03/23 23:50:08     56s] <CMD> zoomBox -28.23100 156.07700 34.42300 188.80500
[03/23 23:50:10     57s] <CMD> zoomBox -69.03100 127.32100 97.09900 214.10100
[03/23 23:50:11     57s] <CMD> zoomBox -129.55800 86.70500 188.69500 252.94800
[03/23 23:50:11     57s] <CMD> zoomBox -245.54300 44.13500 364.13200 362.60600
[03/23 23:50:12     57s] <CMD> zoomBox -573.34700 -39.12700 800.70700 678.62700
[03/23 23:50:12     57s] <CMD> pan 162.67800 392.54100
[03/23 23:50:13     57s] <CMD> zoomBox -248.74500 -18.88200 360.93400 299.59100
[03/23 23:50:13     57s] <CMD> zoomBox -105.30500 -2.97700 165.21300 138.33100
[03/23 23:50:13     57s] <CMD> zoomBox -41.44300 2.66700 78.58900 65.36700
[03/23 23:50:14     57s] <CMD> zoomBox -16.13200 3.83700 46.52600 36.56700
[03/23 23:50:14     57s] <CMD> zoomBox -3.19300 4.90200 29.51600 21.98800
[03/23 23:50:14     58s] <CMD> zoomBox 2.25900 5.35100 22.34700 15.84400
[03/23 23:50:15     58s] <CMD> zoomBox 5.58100 5.81100 17.91700 12.25500
[03/23 23:50:21     58s] <CMD> zoomBox 8.84600 6.72200 13.50000 9.15300
[03/23 23:50:22     58s] <CMD> zoomBox 9.95300 6.98400 12.02100 8.06400
[03/23 23:50:22     59s] <CMD> zoomBox 10.44900 7.10200 11.36800 7.58200
[03/23 23:50:32     60s] <CMD> zoomBox 10.09200 6.93900 11.85400 7.85900
[03/23 23:50:33     60s] <CMD> zoomBox 8.82700 6.40400 13.50000 8.84500
[03/23 23:50:33     60s] <CMD> zoomBox 6.99200 5.71300 15.94600 10.39000
[03/23 23:50:33     60s] <CMD> zoomBox 4.60500 4.90800 19.18900 12.52600
[03/23 23:50:33     60s] <CMD> zoomBox -5.62500 1.82700 33.05100 22.03000
[03/23 23:50:35     60s] <CMD> zoomBox 2.56100 5.80000 22.75200 16.34700
[03/23 23:50:35     60s] <CMD> zoomBox 7.53500 8.21400 16.49500 12.89400
[03/23 23:50:35     60s] <CMD> zoomBox 9.45600 9.21400 14.13500 11.65800
[03/23 23:50:36     60s] <CMD> zoomBox 10.76900 9.90300 12.53600 10.82600
[03/23 23:50:37     60s] <CMD> zoomBox 11.21600 10.13300 12.00100 10.54300
[03/23 23:50:37     61s] <CMD> zoomBox 11.38800 10.22100 11.79800 10.43500
[03/23 23:50:42     61s] <CMD> zoomBox 11.48900 10.27500 11.67100 10.37000
[03/23 23:50:43     61s] <CMD> zoomBox 11.52700 10.29400 11.62300 10.34400
[03/23 23:50:48     62s] <CMD> zoomBox 11.48900 10.27000 11.67200 10.36600
[03/23 23:50:49     62s] <CMD> zoomBox 11.31300 10.16900 11.89200 10.47100
[03/23 23:50:49     62s] <CMD> zoomBox 10.77000 9.85400 12.57900 10.79900
[03/23 23:50:49     62s] <CMD> zoomBox 9.76700 9.27300 13.84800 11.40500
[03/23 23:50:49     62s] <CMD> zoomBox 6.79400 7.55400 17.62000 13.20900
[03/23 23:50:50     62s] <CMD> zoomBox -1.08700 2.99600 27.62000 17.99100
[03/23 23:50:50     62s] <CMD> zoomBox -21.98400 -9.08900 54.13400 30.67200
[03/23 23:50:51     62s] <CMD> zoomBox -52.94700 -26.00900 92.87300 50.16200
[03/23 23:50:51     62s] <CMD> zoomBox -111.78500 -55.79200 167.56100 90.12800
[03/23 23:50:52     62s] <CMD> zoomBox -222.43300 -89.30100 312.70900 190.23700
[03/23 23:50:52     62s] <CMD> zoomBox -512.60300 -174.37100 693.48000 455.64100
[03/23 23:50:53     63s] <CMD> zoomBox -363.49800 -115.22300 507.89700 339.96100
[03/23 23:51:38     67s] <CMD> zoomBox -752.61100 -319.76000 916.71100 552.23100
[03/23 23:51:39     68s] <CMD> zoomBox -438.51000 -72.22700 586.66500 463.28600
[03/23 23:51:39     68s] <CMD> zoomBox -199.56200 116.08100 335.58600 395.62200
[03/23 23:51:40     68s] <CMD> zoomBox -438.51100 -72.22700 586.66500 463.28600
[03/23 23:51:40     68s] <CMD> zoomBox -753.45500 -318.25600 915.87300 553.73800
[03/23 23:51:41     68s] <CMD> zoomBox -445.50400 -91.97800 579.67200 443.53500
[03/23 23:51:41     68s] <CMD> zoomBox -257.07000 44.58000 372.51600 373.45200
[03/23 23:51:42     68s] <CMD> zoomBox -178.70400 102.53900 276.17200 340.14900
[03/23 23:51:44     68s] <CMD> zoomBox -363.94900 -18.83400 507.45000 436.35200
[03/23 23:51:45     68s] <CMD> zoomBox -259.16000 90.57500 370.42600 419.44700
[03/23 23:51:45     69s] <CMD> zoomBox -149.66300 189.31300 236.98300 391.28200
[03/23 23:51:45     69s] <CMD> zoomBox -64.68000 262.50000 137.15300 367.93000
[03/23 23:51:46     69s] <CMD> zoomBox -20.89000 300.90200 84.47000 355.93800
[03/23 23:51:47     69s] <CMD> zoomBox -80.31500 248.07300 157.14300 372.11200
[03/23 23:51:47     69s] <CMD> zoomBox -178.13000 161.11600 276.76700 398.73700
[03/23 23:51:48     69s] <CMD> zoomBox -86.36000 244.86000 151.10100 368.90100
[03/23 23:51:48     69s] <CMD> zoomBox -34.76000 294.24400 89.19800 358.99500
[03/23 23:51:51     69s] <CMD> zoomBox -45.22800 285.35300 100.60600 361.53100
[03/23 23:51:52     70s] <CMD> zoomBox -5.91600 316.10500 58.79200 349.90600
[03/23 23:51:53     70s] <CMD> zoomBox 10.69800 328.57400 39.41000 343.57200
[03/23 23:51:53     70s] <CMD> zoomBox 16.79800 333.07000 31.78600 340.89900
[03/23 23:51:54     70s] <CMD> zoomBox 10.60000 328.20700 39.31400 343.20600
[03/23 23:51:54     70s] <CMD> zoomBox -1.27600 318.88900 53.73400 347.62400
[03/23 23:51:55     70s] <CMD> zoomBox 9.39800 327.72800 43.18100 345.37500
[03/23 23:51:56     70s] <CMD> zoomBox 15.95500 333.15700 36.70100 343.99400
[03/23 23:51:56     70s] <CMD> zoomBox 20.04000 336.45900 32.78000 343.11400
[03/23 23:51:57     70s] <CMD> zoomBox 11.37600 330.04900 40.09000 345.04800
[03/23 23:51:57     70s] <CMD> zoomBox -8.15100 315.60400 56.56700 349.41000
[03/23 23:51:58     71s] <CMD> zoomBox -52.15900 283.04800 93.70300 359.24100
[03/23 23:51:58     71s] <CMD> zoomBox -151.34400 209.75400 177.39800 381.47600
[03/23 23:51:59     71s] <CMD> zoomBox -219.82300 159.20400 235.18500 396.88300
[03/23 23:51:59     71s] <CMD> zoomBox -445.78400 -7.59900 425.86800 447.71900
[03/23 23:52:00     71s] <CMD> zoomBox -742.81500 -226.86400 676.52500 514.54500
[03/23 23:52:00     71s] <CMD> zoomBox -314.60400 89.23900 315.16600 418.20700
[03/23 23:52:00     71s] <CMD> zoomBox -151.34700 209.75400 177.39800 381.47800
[03/23 23:52:01     71s] <CMD> zoomBox -52.16700 282.96800 93.70100 359.16400
[03/23 23:52:01     71s] <CMD> zoomBox -14.35500 310.88200 61.79000 350.65700
[03/23 23:52:36     75s] <CMD> zoomBox -3.08800 325.54800 36.66100 346.31100
[03/23 23:52:37     75s] <CMD> zoomBox 2.79400 333.20400 23.54400 344.04300
[03/23 23:52:37     75s] <CMD> zoomBox 6.39200 337.96200 15.60000 342.77200
[03/23 23:52:37     75s] <CMD> zoomBox 7.53300 339.47800 13.19000 342.43300
[03/23 23:52:42     76s] <CMD> gui_select -rect {9.61600 342.08200 9.68500 341.51700}
[03/23 23:52:51     77s] <CMD> zoomBox 8.83000 340.71600 11.78600 342.26000
[03/23 23:52:51     77s] <CMD> zoomBox 9.22300 341.09200 11.36000 342.20800
[03/23 23:53:48     84s] <CMD> zoomBox 9.63100 341.26500 10.94400 341.95100
[03/23 23:53:49     84s] <CMD> zoomBox 9.51700 341.22700 11.06200 342.03400
[03/23 23:53:50     84s] <CMD> zoomBox 9.72600 341.30700 10.84300 341.89000
[03/23 23:54:01     85s] <CMD> zoomBox 9.23400 341.12000 11.37700 342.23900
[03/23 23:54:02     85s] <CMD> zoomBox 9.80800 341.66000 10.76100 342.15800
[03/23 23:54:02     85s] <CMD> zoomBox 10.06400 341.90100 10.48700 342.12200
[03/23 23:54:03     86s] <CMD> zoomBox 10.14400 341.97000 10.40600 342.10700
[03/23 23:54:10     86s] <CMD> zoomBox 10.21300 342.03100 10.33000 342.09200
[03/23 23:54:10     86s] <CMD> zoomBox 10.23700 342.05400 10.30100 342.08700
[03/23 23:54:11     86s] <CMD> zoomBox 10.25200 342.06600 10.28500 342.08300
[03/23 23:54:53     91s] <CMD> zoomBox 10.22200 342.04600 10.31400 342.09400
[03/23 23:54:54     91s] <CMD> zoomBox 10.12000 341.98200 10.40900 342.13300
[03/23 23:54:54     91s] <CMD> zoomBox 9.80300 341.78600 10.70500 342.25700
[03/23 23:54:54     91s] <CMD> zoomBox 8.82000 341.17900 11.63600 342.65000
[03/23 23:54:55     91s] <CMD> zoomBox 6.44600 339.72200 13.91900 343.62600
[03/23 23:54:55     91s] <CMD> zoomBox -1.56900 334.84000 21.74900 347.02000
[03/23 23:54:55     91s] <CMD> zoomBox -26.50900 319.77300 46.23600 357.77200
[03/23 23:54:55     91s] <CMD> zoomBox -60.05200 299.88200 79.30500 372.67700
[03/23 23:54:56     91s] <CMD> zoomBox -175.18500 234.01400 194.31800 427.02800
[03/23 23:54:56     91s] <CMD> zoomBox -480.96100 76.09000 498.76700 587.86300
[03/23 23:54:57     91s] <CMD> zoomBox -1290.31200 -327.18000 1307.41300 1029.77300
[03/23 23:54:57     92s] <CMD> zoomBox -460.59000 -102.36200 519.14200 409.41300
[03/23 23:54:58     92s] <CMD> zoomBox -199.56100 -46.03900 235.15300 181.03900
[03/23 23:54:58     92s] <CMD> zoomBox -84.80600 -25.74700 108.08000 75.00900
[03/23 23:54:59     92s] <CMD> zoomBox -71.11200 -21.72700 92.84100 63.91600
[03/23 23:54:59     92s] <CMD> zoomBox -33.97900 -9.36100 51.60700 35.34600
[03/23 23:55:00     92s] <CMD> zoomBox -22.65600 -4.80300 39.18000 27.49800
[03/23 23:55:00     92s] <CMD> zoomBox -5.40800 1.59000 22.03100 15.92300
[03/23 23:55:01     92s] <CMD> zoomBox 1.36600 4.66000 13.54100 11.02000
[03/23 23:55:01     92s] <CMD> zoomBox -5.94500 1.76600 21.50000 16.10200
[03/23 23:55:02     92s] <CMD> zoomBox -27.49600 -6.22500 45.27600 31.78800
[03/23 23:55:02     92s] <CMD> zoomBox -59.12300 -17.97500 80.28700 54.84800
[03/23 23:55:03     93s] <CMD> zoomBox -142.00200 -48.86500 172.19600 115.26000
[03/23 23:55:03     93s] <CMD> zoomBox -328.78800 -118.48300 379.33600 251.41400
[03/23 23:55:04     93s] <CMD> zoomBox -636.24500 -233.07500 720.29800 475.53200
[03/23 23:55:04     93s] <CMD> zoomBox -230.11200 -78.98600 281.51000 188.26600
[03/23 23:55:04     93s] <CMD> zoomBox -93.18200 -27.32900 133.82800 91.25200
[03/23 23:55:05     93s] <CMD> zoomBox -13.94600 -8.30200 86.78000 44.31300
[03/23 23:55:06     93s] <CMD> zoomBox 27.98000 0.85000 65.96900 20.69400
[03/23 23:55:07     93s] <CMD> zoomBox 18.07100 -1.59000 70.65100 25.87600
[03/23 23:55:07     93s] <CMD> zoomBox -4.36700 -7.11300 81.25200 37.61100
[03/23 23:55:08     93s] <CMD> zoomBox 0.66100 -0.46700 45.35500 22.87900
[03/23 23:55:09     94s] <CMD> zoomBox 3.72700 3.55900 23.55800 13.91800
[03/23 23:55:09     94s] <CMD> zoomBox 5.48300 5.33500 14.28400 9.93200
[03/23 23:55:09     94s] <CMD> zoomBox 6.30100 6.14500 10.20800 8.18600
[03/23 23:55:13     94s] <CMD> zoomBox 6.57000 6.47400 8.97000 7.72800
[03/23 23:55:22     95s] <CMD> zoomBox 6.73600 6.67700 8.21100 7.44700
[03/23 23:55:25     95s] <CMD> zoomBox 6.40000 6.27000 9.72900 8.00900
[03/23 23:55:25     95s] <CMD> zoomBox 5.85100 5.60200 12.23000 8.93400
[03/23 23:55:25     95s] <CMD> zoomBox 4.41300 3.85200 18.79000 11.36200
[03/23 23:55:26     96s] <CMD> zoomBox 1.17200 -0.09300 33.57500 16.83300
[03/23 23:55:26     96s] <CMD> zoomBox -8.44800 -11.80400 77.46800 33.07500
[03/23 23:55:27     96s] <CMD> zoomBox -35.42900 -22.61100 104.47200 50.46800
[03/23 23:55:28     96s] <CMD> zoomBox -88.33100 -48.97800 179.67700 91.01900
[03/23 23:55:28     96s] <CMD> zoomBox -189.67400 -99.38200 323.74800 168.81000
[03/23 23:55:29     96s] <CMD> zoomBox -84.81800 -35.12500 183.19200 104.87300
[03/23 23:55:35     97s] <CMD> zoomBox -31.52600 -11.53000 87.39300 50.58900
[03/23 23:55:35     97s] <CMD> zoomBox -12.34500 -3.06500 49.73300 29.36200
[03/23 23:55:35     97s] <CMD> zoomBox -0.01200 2.67200 23.40200 14.90300
[03/23 23:55:36     97s] <CMD> zoomBox 4.03200 4.70200 14.42300 10.13000
[03/23 23:55:36     97s] <CMD> zoomBox 5.67600 5.78300 10.28800 8.19200
[03/23 23:55:36     97s] <CMD> zoomBox 6.30000 6.21200 8.70800 7.47000
[03/23 23:55:37     97s] <CMD> zoomBox 6.67400 6.48500 7.74300 7.04300
[03/23 23:55:37     97s] <CMD> zoomBox 6.83100 6.59000 7.39100 6.88300
[03/23 23:55:43     98s] <CMD> zoomBox 6.91100 6.65100 7.20600 6.80500
[03/23 23:55:44     98s] <CMD> zoomBox 6.95300 6.68300 7.10800 6.76400
[03/23 23:56:01    100s] <CMD> zoomBox 6.86900 6.63600 7.22300 6.82100
[03/23 23:56:01    100s] <CMD> zoomBox 6.67900 6.55400 7.47900 6.97200
[03/23 23:56:01    100s] <CMD> zoomBox 6.11200 6.31000 8.23800 7.42100
[03/23 23:56:02    100s] <CMD> zoomBox 4.61100 5.65500 10.25100 8.60100
[03/23 23:56:02    100s] <CMD> zoomBox 0.63300 3.92000 15.59100 11.73300
[03/23 23:56:02    100s] <CMD> zoomBox -9.91600 -0.68400 29.75200 20.03700
[03/23 23:56:05    101s] <CMD> zoomBox -0.21100 3.72200 17.39200 12.91700
[03/23 23:56:06    101s] <CMD> zoomBox -6.41300 0.48100 27.30900 18.09600
[03/23 23:56:06    101s] <CMD> zoomBox -27.81700 -10.69300 61.60200 36.01600
[03/23 23:56:07    101s] <CMD> zoomBox -1.87400 -0.09700 44.80600 24.28700
[03/23 23:56:07    101s] <CMD> zoomBox 13.88800 6.34100 34.60400 17.16200
[03/23 23:56:08    101s] <CMD> zoomBox 18.65000 9.01800 29.46700 14.66800
[03/23 23:56:09    101s] <CMD> zoomBox 21.21500 10.38600 26.86300 13.33600
[03/23 23:56:09    101s] <CMD> zoomBox 21.63500 10.61000 26.43600 13.11800
[03/23 23:56:23    103s] <CMD> zoomBox 18.23100 8.85700 29.05500 14.51100
[03/23 23:56:24    103s] <CMD> zoomBox 7.79000 3.61600 36.49200 18.60900
[03/23 23:56:24    103s] <CMD> zoomBox -5.70600 -4.43000 49.28100 24.29300
[03/23 23:56:25    103s] <CMD> zoomBox -23.88900 -14.75200 65.64800 32.01900
[03/23 23:56:25    103s] <CMD> zoomBox 7.90300 0.45200 47.63200 21.20500
[03/23 23:56:26    103s] <CMD> zoomBox 18.21800 5.99300 38.95700 16.82600
[03/23 23:56:26    103s] <CMD> zoomBox 23.58300 8.94900 32.78700 13.75700
[03/23 23:56:27    103s] <CMD> zoomBox 24.81500 9.63400 31.46600 13.10800
[03/23 23:56:31    104s] <CMD> zoomBox 21.96900 7.96300 34.71000 14.61800
[03/23 23:56:32    104s] <CMD> zoomBox 14.50300 3.57800 43.22100 18.57900
[03/23 23:56:32    104s] <CMD> zoomBox -2.32000 -6.30500 62.40500 27.50500
[03/23 23:56:33    104s] <CMD> zoomBox 28.51000 3.88700 57.23100 18.89000
[03/23 23:56:33    104s] <CMD> zoomBox 42.20500 8.39000 54.94900 15.04700
[03/23 23:56:33    104s] <CMD> zoomBox 47.38800 10.06500 54.04100 13.54000
[03/23 23:56:34    104s] <CMD> zoomBox 50.28100 10.98500 53.23500 12.52800
[03/23 23:56:39    105s] <CMD> zoomBox 47.03100 7.95900 57.86900 13.62000
[03/23 23:56:39    105s] <CMD> zoomBox 30.98400 -1.93000 70.76100 18.84800
[03/23 23:56:40    105s] <CMD> zoomBox 3.32800 -18.97300 92.97800 27.85700
[03/23 23:56:40    105s] <CMD> zoomBox -59.97500 -57.04100 142.07600 48.50300
[03/23 23:56:42    105s] <CMD> zoomBox -46.65700 -46.76300 125.08600 42.94900
[03/23 23:56:42    105s] <CMD> zoomBox -16.09700 -24.05800 89.37400 31.03600
[03/23 23:56:43    105s] <CMD> zoomBox 4.98300 -6.52300 60.04100 22.23700
[03/23 23:56:43    105s] <CMD> zoomBox 17.78800 4.12800 42.21900 16.89000
[03/23 23:56:43    106s] <CMD> zoomBox 23.45800 8.83700 34.29900 14.50000
[03/23 23:56:44    106s] <CMD> zoomBox 25.62100 10.63200 31.27900 13.58800
[03/23 23:56:45    106s] <CMD> zoomBox 26.75600 11.56300 29.71200 13.10700
[03/23 23:56:59    107s] <CMD> zoomBox 27.09900 11.78500 29.23600 12.90100
[03/23 23:58:45    118s] <CMD> zoomBox 25.96900 11.04400 30.78500 13.56000
[03/23 23:58:46    118s] <CMD> zoomBox 22.60700 8.84600 35.38200 15.51900
[03/23 23:58:46    118s] <CMD> zoomBox 17.66900 5.61400 42.14400 18.39900
[03/23 23:58:46    119s] <CMD> zoomBox 0.60700 -5.54900 65.50500 28.35100
[03/23 23:58:47    119s] <CMD> zoomBox -33.73700 -28.02100 112.53100 48.38400
[03/23 23:58:48    119s] <CMD> zoomBox 1.60900 -12.65500 91.43700 34.26800
[03/23 23:58:48    119s] <CMD> zoomBox 23.46200 -3.24800 78.62900 25.56900
[03/23 23:58:49    119s] <CMD> zoomBox 36.84500 2.53800 70.72600 20.23600
[03/23 23:58:52    119s] <CMD> zoomBox 15.64100 -10.68800 92.00300 29.20100
[03/23 23:58:53    119s] <CMD> zoomBox -9.69500 -24.98100 114.65000 39.97200
[03/23 23:58:54    119s] <CMD> zoomBox -3.48000 -11.92600 72.88500 27.96400
[03/23 23:58:55    120s] <CMD> zoomBox 0.49900 -4.48000 47.39700 20.01800
[03/23 23:58:55    120s] <CMD> zoomBox 2.96500 0.07700 31.76700 15.12200
[03/23 23:58:55    120s] <CMD> zoomBox 4.91200 3.52800 19.94800 11.38200
[03/23 23:58:56    120s] <CMD> zoomBox 6.44600 5.27800 14.29700 9.37900
[03/23 23:58:57    120s] <CMD> zoomBox 7.31000 6.22900 11.41100 8.37100
[03/23 23:58:58    120s] <CMD> zoomBox 7.76200 6.72600 9.90300 7.84400
[03/23 23:58:59    120s] <CMD> zoomBox 7.15900 6.03100 11.98500 8.55200
[03/23 23:59:00    120s] <CMD> zoomBox 7.67500 6.62700 10.19600 7.94400
[03/23 23:59:00    120s] <CMD> zoomBox 7.89300 6.87800 9.44200 7.68700
[03/23 23:59:11    121s] <CMD> zoomBox 8.03500 7.03000 8.98700 7.52700
[03/23 23:59:11    122s] <CMD> zoomBox 8.14300 7.14500 8.64300 7.40600
[03/23 23:59:12    122s] <CMD> zoomBox 8.20000 7.20700 8.46200 7.34400
[03/23 23:59:16    122s] <CMD> zoomBox 8.13100 7.18000 8.56000 7.40400
[03/23 23:59:16    122s] <CMD> zoomBox 7.89900 7.11000 8.86800 7.61600
[03/23 23:59:16    122s] <CMD> zoomBox 7.21500 6.90900 9.79000 8.25400
[03/23 23:59:17    122s] <CMD> zoomBox 5.87200 6.30200 11.67400 9.33300
[03/23 23:59:17    122s] <CMD> zoomBox 4.35900 5.64500 13.81000 10.58200
[03/23 23:59:18    122s] <CMD> zoomBox 6.28800 7.98500 11.22300 10.56300
[03/23 23:59:18    122s] <CMD> zoomBox 7.60000 9.57200 9.46300 10.54500
[03/23 23:59:18    123s] <CMD> zoomBox 8.04200 10.10600 8.87100 10.53900
[03/23 23:59:19    123s] <CMD> zoomBox 8.24100 10.21400 8.60900 10.40600
[03/23 23:59:19    123s] <CMD> zoomBox 8.32900 10.26200 8.49400 10.34800
[03/23 23:59:37    125s] <CMD> zoomBox 8.23700 10.21600 8.60900 10.41000
[03/23 23:59:37    125s] <CMD> zoomBox 7.88700 10.03800 9.05200 10.64700
[03/23 23:59:38    125s] <CMD> zoomBox 7.03400 9.57400 10.12700 11.19000
[03/23 23:59:38    125s] <CMD> zoomBox 5.31200 8.71500 12.28800 12.35900
[03/23 23:59:38    125s] <CMD> zoomBox 1.43300 6.85000 17.15700 15.06400
[03/23 23:59:39    125s] <CMD> zoomBox -7.31000 2.66300 28.13100 21.17600
[03/23 23:59:40    125s] <CMD> zoomBox 1.64700 4.93500 20.14900 14.60000
[03/23 23:59:41    125s] <CMD> zoomBox 7.66100 5.95100 14.63800 9.59600
[03/23 23:59:41    126s] <CMD> zoomBox 9.66600 6.30600 12.76300 7.92400
[03/23 23:59:41    126s] <CMD> zoomBox 10.55100 6.46800 11.92800 7.18700
[03/23 23:59:49    126s] <CMD> zoomBox 9.18500 5.94300 13.48500 8.18900
[03/23 23:59:49    126s] <CMD> zoomBox 6.67200 5.00000 16.36800 10.06500
[03/23 23:59:49    127s] <CMD> zoomBox -0.78600 2.21700 24.93000 15.65000
[03/23 23:59:50    127s] <CMD> zoomBox 5.25600 7.77200 18.68100 14.78500
[03/23 23:59:51    127s] <CMD> zoomBox 8.86000 11.31300 14.81800 14.42500
[03/23 23:59:51    127s] <CMD> zoomBox 10.45900 12.88400 13.10500 14.26600
[03/23 23:59:51    127s] <CMD> zoomBox 11.07100 13.48400 12.45200 14.20500
[03/23 23:59:53    127s] <CMD> zoomBox 11.38200 13.69100 12.10600 14.06900
[03/23 23:59:53    127s] <CMD> zoomBox 11.51300 13.77900 11.96000 14.01200
[03/24 00:00:14    129s] <CMD> clearGlobalNets
[03/24 00:00:14    129s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
[03/24 00:00:14    129s] 2647 new gnd-pin connections were made to global net 'VSS'.
[03/24 00:00:14    129s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
[03/24 00:00:14    129s] 2647 new pwr-pin connections were made to global net 'VDD'.
[03/24 00:00:14    129s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[03/24 00:00:14    129s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[03/24 00:00:14    129s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M2 right M2} -rectangle 1
[03/24 00:00:14    129s] 
[03/24 00:00:14    129s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1868.7M)
[03/24 00:00:14    129s] Ring generation is complete.
[03/24 00:00:14    129s] <CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M4 right M4} -rectangle 1
[03/24 00:00:14    129s] 
[03/24 00:00:14    129s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1868.7M)
[03/24 00:00:14    129s] Ring generation is complete.
[03/24 00:00:14    129s] <CMD> saveDesign db/PE_top_pad_power_defined.enc
[03/24 00:00:14    129s] #% Begin save design ... (date=03/24 00:00:14, mem=1785.2M)
[03/24 00:00:15    129s] % Begin Save ccopt configuration ... (date=03/24 00:00:14, mem=1785.2M)
[03/24 00:00:15    129s] % End Save ccopt configuration ... (date=03/24 00:00:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.2M, current mem=1785.2M)
[03/24 00:00:15    129s] % Begin Save netlist data ... (date=03/24 00:00:15, mem=1785.2M)
[03/24 00:00:15    129s] Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:00:15    130s] % End Save netlist data ... (date=03/24 00:00:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.2M, current mem=1783.5M)
[03/24 00:00:15    130s] Saving symbol-table file in separate thread ...
[03/24 00:00:15    130s] Saving congestion map file in separate thread ...
[03/24 00:00:15    130s] % Begin Save AAE data ... (date=03/24 00:00:15, mem=1783.5M)
[03/24 00:00:15    130s] Saving AAE Data ...
[03/24 00:00:15    130s] Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:00:15    130s] % End Save AAE data ... (date=03/24 00:00:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.5M, current mem=1783.5M)
[03/24 00:00:15    130s] Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:00:15    130s] Saving mode setting ...
[03/24 00:00:15    130s] Saving global file ...
[03/24 00:00:15    130s] Saving Drc markers ...
[03/24 00:00:16    130s] ... 188 markers are saved ...
[03/24 00:00:16    130s] ... 0 geometry drc markers are saved ...
[03/24 00:00:16    130s] ... 0 antenna drc markers are saved ...
[03/24 00:00:16    130s] % Begin Save routing data ... (date=03/24 00:00:16, mem=1783.6M)
[03/24 00:00:16    130s] Saving route file ...
[03/24 00:00:16    130s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1843.3M) ***
[03/24 00:00:16    130s] % End Save routing data ... (date=03/24 00:00:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1783.6M, current mem=1782.6M)
[03/24 00:00:16    130s] Saving special route data file in separate thread ...
[03/24 00:00:16    130s] Saving PG file in separate thread ...
[03/24 00:00:16    130s] Saving placement file in separate thread ...
[03/24 00:00:16    130s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:00:16    130s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:00:16    130s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:16    130s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1874.3M) ***
[03/24 00:00:16    130s] Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:00:16 2023)
[03/24 00:00:16    130s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1874.3M) ***
[03/24 00:00:16    130s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:16    130s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:17    130s] Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
[03/24 00:00:17    130s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1866.3M) ***
[03/24 00:00:17    130s] Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:00:17    130s] Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
[03/24 00:00:17    130s] Checksum of RCGrid density data::96
[03/24 00:00:17    130s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:17    130s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:17    130s] % Begin Save power constraints data ... (date=03/24 00:00:17, mem=1782.6M)
[03/24 00:00:17    130s] % End Save power constraints data ... (date=03/24 00:00:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1782.6M, current mem=1782.6M)
[03/24 00:00:17    130s] Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
[03/24 00:00:17    130s] #% End save design ... (date=03/24 00:00:17, total cpu=0:00:00.5, real=0:00:03.0, peak res=1814.3M, current mem=1780.0M)
[03/24 00:00:17    130s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:00:17    130s] 
[03/24 00:00:17    130s] <CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
[03/24 00:00:17    130s] #% Begin sroute (date=03/24 00:00:17, mem=1780.0M)
[03/24 00:00:17    130s] **WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
[03/24 00:00:17    130s] *** Begin SPECIAL ROUTE on Fri Mar 24 00:00:17 2023 ***
[03/24 00:00:17    130s] SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
[03/24 00:00:17    130s] SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.26Ghz)
[03/24 00:00:17    130s] 
[03/24 00:00:17    130s] Begin option processing ...
[03/24 00:00:17    130s] srouteConnectPowerBump set to false
[03/24 00:00:17    130s] routeSelectNet set to "VSS VDD"
[03/24 00:00:17    130s] routeSpecial set to true
[03/24 00:00:17    130s] srouteBottomLayerLimit set to 1
[03/24 00:00:17    130s] srouteConnectBlockPin set to false
[03/24 00:00:17    130s] srouteConnectConverterPin set to false
[03/24 00:00:17    130s] srouteConnectPadPin set to false
[03/24 00:00:17    130s] srouteConnectStripe set to false
[03/24 00:00:17    130s] srouteCrossoverViaTopLayer set to 1
[03/24 00:00:17    130s] srouteFollowCorePinEnd set to 3
[03/24 00:00:17    130s] srouteFollowPadPin set to false
[03/24 00:00:17    130s] sroutePadPinAllPorts set to true
[03/24 00:00:17    130s] sroutePreserveExistingRoutes set to true
[03/24 00:00:17    130s] srouteRoutePowerBarPortOnBothDir set to true
[03/24 00:00:17    130s] srouteStraightConnections set to "straightWithChanges"
[03/24 00:00:17    130s] srouteTopLayerLimit set to 1
[03/24 00:00:17    130s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3237.00 megs.
[03/24 00:00:17    130s] 
[03/24 00:00:17    130s] Reading DB technology information...
[03/24 00:00:18    130s] Finished reading DB technology information.
[03/24 00:00:18    130s] Reading floorplan and netlist information...
[03/24 00:00:18    130s] Finished reading floorplan and netlist information.
[03/24 00:00:18    130s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[03/24 00:00:18    130s] Read in 16 layers, 8 routing layers, 0 overlap layer
[03/24 00:00:18    130s] Read in 535 macros, 125 used
[03/24 00:00:18    130s] Read in 124 components
[03/24 00:00:18    130s]   124 core components: 124 unplaced, 0 placed, 0 fixed
[03/24 00:00:18    130s] Read in 68 physical pins
[03/24 00:00:18    130s]   68 physical pins: 0 unplaced, 68 placed, 0 fixed
[03/24 00:00:18    130s] Read in 68 nets
[03/24 00:00:18    130s] Read in 2 special nets, 2 routed
[03/24 00:00:18    130s] Read in 316 terminals
[03/24 00:00:18    130s] 2 nets selected.
[03/24 00:00:18    130s] 
[03/24 00:00:18    130s] Begin power routing ...
[03/24 00:00:18    130s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
[03/24 00:00:18    130s] CPU time for VDD FollowPin 0 seconds
[03/24 00:00:18    130s] CPU time for VSS FollowPin 0 seconds
[03/24 00:00:18    130s] **WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 345.400) on layer M2 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
[03/24 00:00:18    130s]   Number of Core ports routed: 0  open: 188
[03/24 00:00:18    130s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3239.00 megs.
[03/24 00:00:18    130s] 
[03/24 00:00:18    130s] 
[03/24 00:00:18    130s] 
[03/24 00:00:18    130s]  Begin updating DB with routing results ...
[03/24 00:00:18    130s]  Updating DB with 68 io pins ...
[03/24 00:00:18    130s]  Updating DB with 0 via definition ...
[03/24 00:00:18    130s] sroute created 0 wire.
[03/24 00:00:18    130s] ViaGen created 0 via, deleted 0 via to avoid violation.
[03/24 00:00:18    130s] #% End sroute (date=03/24 00:00:18, total cpu=0:00:00.2, real=0:00:01.0, peak res=1780.0M, current mem=1776.7M)
[03/24 00:00:18    130s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/24 00:00:18    130s] <CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
[03/24 00:00:18    130s] <CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 30 -start 22 -stop 328
[03/24 00:00:18    130s] #% Begin addStripe (date=03/24 00:00:18, mem=1776.7M)
[03/24 00:00:18    130s] 
[03/24 00:00:18    130s] Initialize fgc environment(mem: 1845.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Starting stripe generation ...
[03/24 00:00:18    130s] Non-Default Mode Option Settings :
[03/24 00:00:18    130s]   NONE
[03/24 00:00:18    130s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/24 00:00:18    130s] Type 'man IMPPP-4055' for more detail.
[03/24 00:00:18    130s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (23.000000, 4.000000) (23.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (53.000000, 4.000000) (53.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (83.000000, 4.000000) (83.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (113.000000, 4.000000) (113.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (143.000000, 4.000000) (143.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (173.000000, 4.000000) (173.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (203.000000, 4.000000) (203.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (233.000000, 4.000000) (233.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (263.000000, 4.000000) (263.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (293.000000, 4.000000) (293.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (323.000000, 4.000000) (323.000000, 345.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (27.000000, 1.000000) (27.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (57.000000, 1.000000) (57.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (87.000000, 1.000000) (87.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (117.000000, 1.000000) (117.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (147.000000, 1.000000) (147.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (177.000000, 1.000000) (177.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (207.000000, 1.000000) (207.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (237.000000, 1.000000) (237.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (267.000000, 1.000000) (267.000000, 348.399994) because same wire already exists.
[03/24 00:00:18    130s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[03/24 00:00:18    130s] To increase the message display limit, refer to the product command reference manual.
[03/24 00:00:18    130s] Stripe generation is complete.
[03/24 00:00:18    130s] #% End addStripe (date=03/24 00:00:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1776.9M, current mem=1776.9M)
[03/24 00:00:18    130s] <CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
[03/24 00:00:18    130s] <CMD> setAddStripeMode -stacked_via_top_layer M2 -max_via_size {blockPin 100% 100% 100%}
[03/24 00:00:18    130s] <CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M1 -width 0.56 -spacing 3.04 -set_to_set_distance 7.2 -start 6.72 -stop 328
[03/24 00:00:18    130s] #% Begin addStripe (date=03/24 00:00:18, mem=1776.9M)
[03/24 00:00:18    130s] 
[03/24 00:00:18    130s] Initialize fgc environment(mem: 1845.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Starting stripe generation ...
[03/24 00:00:18    130s] Non-Default Mode Option Settings :
[03/24 00:00:18    130s]   NONE
[03/24 00:00:18    130s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
[03/24 00:00:18    130s] Type 'man IMPPP-4055' for more detail.
[03/24 00:00:18    130s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1845.6M)
[03/24 00:00:18    130s] Stripe generation is complete.
[03/24 00:00:18    130s] vias are now being generated.
[03/24 00:00:18    130s] addStripe created 90 wires.
[03/24 00:00:18    130s] ViaGen created 180 vias, deleted 0 via to avoid violation.
[03/24 00:00:18    130s] +--------+----------------+----------------+
[03/24 00:00:18    130s] |  Layer |     Created    |     Deleted    |
[03/24 00:00:18    130s] +--------+----------------+----------------+
[03/24 00:00:18    130s] |   M1   |       90       |       NA       |
[03/24 00:00:18    130s] |   V1   |       180      |        0       |
[03/24 00:00:18    130s] +--------+----------------+----------------+
[03/24 00:00:18    130s] #% End addStripe (date=03/24 00:00:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1776.9M, current mem=1776.9M)
[03/24 00:00:18    130s] <CMD> saveDesign db/PE_top_power_grid.enc
[03/24 00:00:18    130s] #% Begin save design ... (date=03/24 00:00:18, mem=1776.9M)
[03/24 00:00:18    130s] % Begin Save ccopt configuration ... (date=03/24 00:00:18, mem=1776.9M)
[03/24 00:00:18    130s] % End Save ccopt configuration ... (date=03/24 00:00:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1776.9M, current mem=1776.9M)
[03/24 00:00:18    130s] % Begin Save netlist data ... (date=03/24 00:00:18, mem=1776.9M)
[03/24 00:00:18    130s] Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:00:18    130s] % End Save netlist data ... (date=03/24 00:00:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1777.1M, current mem=1777.1M)
[03/24 00:00:18    130s] Saving symbol-table file in separate thread ...
[03/24 00:00:18    130s] Saving congestion map file in separate thread ...
[03/24 00:00:18    130s] % Begin Save AAE data ... (date=03/24 00:00:18, mem=1777.2M)
[03/24 00:00:18    130s] Saving AAE Data ...
[03/24 00:00:18    130s] Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:00:18    130s] % End Save AAE data ... (date=03/24 00:00:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1777.2M, current mem=1777.1M)
[03/24 00:00:19    130s] Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:00:19    130s] Saving mode setting ...
[03/24 00:00:19    131s] Saving global file ...
[03/24 00:00:19    131s] Saving Drc markers ...
[03/24 00:00:19    131s] ... 188 markers are saved ...
[03/24 00:00:19    131s] ... 0 geometry drc markers are saved ...
[03/24 00:00:19    131s] ... 0 antenna drc markers are saved ...
[03/24 00:00:19    131s] % Begin Save routing data ... (date=03/24 00:00:19, mem=1777.3M)
[03/24 00:00:19    131s] Saving route file ...
[03/24 00:00:20    131s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1845.2M) ***
[03/24 00:00:20    131s] % End Save routing data ... (date=03/24 00:00:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=1777.3M, current mem=1777.3M)
[03/24 00:00:20    131s] Saving special route data file in separate thread ...
[03/24 00:00:20    131s] Saving PG file in separate thread ...
[03/24 00:00:20    131s] Saving placement file in separate thread ...
[03/24 00:00:20    131s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:00:20    131s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:00:20    131s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:20    131s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1875.2M) ***
[03/24 00:00:20    131s] Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:00:20 2023)
[03/24 00:00:20    131s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1875.2M) ***
[03/24 00:00:20    131s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:20    131s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:00:20    131s] Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
[03/24 00:00:20    131s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1867.2M) ***
[03/24 00:00:20    131s] Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:00:20    131s] Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
[03/24 00:00:20    131s] Checksum of RCGrid density data::96
[03/24 00:00:20    131s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:00:20    131s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:00:20    131s] % Begin Save power constraints data ... (date=03/24 00:00:20, mem=1777.4M)
[03/24 00:00:20    131s] % End Save power constraints data ... (date=03/24 00:00:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1777.4M, current mem=1777.4M)
[03/24 00:00:21    131s] Generated self-contained design PE_top_power_grid.enc.dat.tmp
[03/24 00:00:21    131s] #% End save design ... (date=03/24 00:00:21, total cpu=0:00:00.5, real=0:00:03.0, peak res=1777.4M, current mem=1776.7M)
[03/24 00:00:21    131s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:00:21    131s] 
[03/24 00:00:21    131s] <CMD> zoomBox 11.18600 13.65000 12.19600 14.17800
[03/24 00:00:23    131s] <CMD> zoomBox 10.09600 13.23300 12.77700 14.63300
[03/24 00:00:23    131s] <CMD> zoomBox 8.49400 12.63000 13.63200 15.31400
[03/24 00:00:23    131s] <CMD> zoomBox 3.09700 10.49900 16.72800 17.61900
[03/24 00:00:24    131s] <CMD> zoomBox -11.09400 4.88400 25.05200 23.76500
[03/24 00:00:24    131s] <CMD> zoomBox -15.06300 3.33300 27.46200 25.54600
[03/24 00:00:25    132s] <CMD> zoomBox -30.34300 -2.85100 38.90200 33.32000
[03/24 00:00:25    132s] <CMD> zoomBox -79.99100 -22.94400 76.07100 58.57700
[03/24 00:00:26    132s] <CMD> zoomBox -135.94000 -40.12900 118.18100 92.61400
[03/24 00:00:26    132s] <CMD> zoomBox -268.40700 -77.21200 218.41400 177.08500
[03/24 00:00:27    132s] <CMD> zoomBox -523.13600 -150.57200 409.46100 336.58100
[03/24 00:00:27    132s] <CMD> zoomBox -1012.23100 -293.70400 774.33500 639.53000
[03/24 00:00:28    132s] <CMD> zoomBox -352.93800 -149.09000 579.66200 338.06500
[03/24 00:00:28    132s] <CMD> zoomBox -11.29800 -69.73000 475.52500 184.56800
[03/24 00:00:28    132s] <CMD> zoomBox 163.50200 -30.32500 417.62800 102.42100
[03/24 00:00:29    132s] <CMD> zoomBox 251.79700 -11.91700 384.45200 57.37700
[03/24 00:00:29    132s] <CMD> zoomBox 295.93100 -3.16300 365.18000 33.01000
[03/24 00:00:29    132s] <CMD> zoomBox 318.97000 1.56500 355.11900 20.44800
[03/24 00:00:30    132s] <CMD> zoomBox 332.88600 4.59400 348.92900 12.97400
[03/24 00:00:30    132s] <CMD> zoomBox 335.69000 5.23400 347.28200 11.28900
[03/24 00:00:34    133s] <CMD> zoomBox 329.95300 3.29800 348.83100 13.15900
[03/24 00:00:34    133s] <CMD> zoomBox 324.24800 1.36400 350.37700 15.01300
[03/24 00:00:35    134s] <CMD> zoomBox 333.10700 4.03700 346.74900 11.16300
[03/24 00:00:35    134s] <CMD> zoomBox 336.89600 5.15600 345.27500 9.53300
[03/24 00:00:36    134s] <CMD> zoomBox 339.79500 6.02200 344.16900 8.30700
[03/24 00:00:37    134s] <CMD> zoomBox 340.68500 6.29200 343.84600 7.94300
[03/24 00:00:38    134s] <CMD> zoomBox 337.69200 5.14900 344.82100 8.87300
[03/24 00:00:39    134s] <CMD> zoomBox 330.86700 2.89200 346.93700 11.28600
[03/24 00:00:39    134s] <CMD> zoomBox 315.28400 -1.87900 351.50400 17.04100
[03/24 00:00:39    134s] <CMD> zoomBox 269.02000 -16.03600 365.06300 34.13300
[03/24 00:00:39    134s] <CMD> zoomBox 222.35000 -30.31700 378.74200 51.37600
[03/24 00:00:40    134s] <CMD> zoomBox 111.60100 -64.20800 411.20200 92.29200
[03/24 00:00:40    134s] <CMD> zoomBox -177.38200 -147.58000 497.84500 205.13300
[03/24 00:00:40    134s] <CMD> zoomBox -813.68500 -311.15900 708.10800 483.76800
[03/24 00:00:41    135s] <CMD> zoomBox -583.00800 -208.47300 516.48800 365.86200
[03/24 00:00:42    135s] <CMD> zoomBox -303.23200 -110.34600 270.71300 189.46100
[03/24 00:00:42    135s] <CMD> zoomBox -156.47300 -52.33400 143.13100 104.16800
[03/24 00:00:43    135s] <CMD> zoomBox -65.14400 -18.17600 67.79400 51.26600
[03/24 00:00:43    135s] <CMD> zoomBox -24.78300 -3.95100 34.20500 26.86200
[03/24 00:00:43    135s] <CMD> zoomBox -6.81800 2.88300 19.35700 16.55600
[03/24 00:00:44    135s] <CMD> zoomBox -0.13700 6.07600 13.52900 13.21500
[03/24 00:00:45    135s] <CMD> zoomBox -9.18600 1.22900 21.62000 17.32100
[03/24 00:00:45    135s] <CMD> zoomBox -28.84500 -7.17400 40.58800 29.09500
[03/24 00:00:45    135s] <CMD> zoomBox -6.18000 4.42900 20.00900 18.10900
[03/24 00:00:46    135s] <CMD> zoomBox 0.38000 7.26800 14.05300 14.41000
[03/24 00:00:46    136s] <CMD> zoomBox 3.76500 8.75700 10.90400 12.48600
[03/24 00:00:47    136s] <CMD> zoomBox 0.46100 7.10100 14.13700 14.24500
[03/24 00:00:50    136s] <CMD> zoomBox -4.13500 4.92900 18.13700 16.56300
[03/24 00:00:50    136s] <CMD> zoomBox -6.23600 3.93600 19.96600 17.62300
[03/24 00:01:03    138s] <CMD> zoomBox -14.14600 -1.15400 28.52200 21.13400
[03/24 00:01:04    138s] <CMD> zoomBox -6.99700 3.91200 15.27700 15.54700
[03/24 00:01:05    138s] <CMD> zoomBox -18.37400 -2.46700 31.83100 23.75800
[03/24 00:01:05    138s] <CMD> zoomBox -37.09900 -12.96800 59.08000 37.27200
[03/24 00:01:06    138s] <CMD> zoomBox -88.46500 -37.57800 128.30000 75.65200
[03/24 00:01:06    138s] <CMD> zoomBox -173.01700 -78.08700 242.23900 138.82700
[03/24 00:01:06    138s] <CMD> zoomBox -454.46800 -184.33700 481.41500 304.53300
[03/24 00:01:07    138s] <CMD> zoomBox -939.70300 -358.48600 853.15500 578.03500
[03/24 00:01:07    138s] <CMD> zoomBox -248.52700 -142.38500 546.97700 273.15600
[03/24 00:01:08    138s] <CMD> zoomBox 42.88900 -67.92100 458.14900 148.99500
[03/24 00:01:08    138s] <CMD> zoomBox -243.08800 -128.62300 552.42100 286.92100
[03/24 00:01:09    139s] <CMD> zoomBox -530.12000 -196.21500 765.23700 480.43000
[03/24 00:01:10    139s] <CMD> zoomBox -328.77200 -113.02300 607.12400 375.85400
[03/24 00:01:11    139s] <CMD> zoomBox -159.19600 84.52700 329.34800 339.72400
[03/24 00:01:11    139s] <CMD> zoomBox -85.78400 185.96800 169.24000 319.18300
[03/24 00:01:12    139s] <CMD> zoomBox -52.97000 229.68000 103.64900 311.49200
[03/24 00:01:12    139s] <CMD> zoomBox -86.26000 194.78400 168.77200 328.00300
[03/24 00:01:22    140s] <CMD> setDesignMode -process 130
[03/24 00:01:22    140s] ##  Process: 130           (User Set)               
[03/24 00:01:22    140s] ##     Node: (not set)                           
[03/24 00:01:22    140s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/24 00:01:22    140s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[03/24 00:01:22    140s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/24 00:01:22    140s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/24 00:01:22    140s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[03/24 00:01:22    140s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[03/24 00:01:22    140s] <CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
[03/24 00:01:22    140s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/24 00:01:22    140s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/24 00:01:22    140s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/24 00:01:22    140s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/24 00:01:22    140s] <CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
[03/24 00:01:22    140s] <CMD> timeDesign -prePlace
[03/24 00:01:22    140s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:20.8/0:17:21.6 (0.1), mem = 1865.5M
[03/24 00:01:22    140s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/24 00:01:22    140s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/24 00:01:22    140s] Multithreaded Timing Analysis is initialized with 6 threads
[03/24 00:01:22    140s] 
[03/24 00:01:22    140s] Set Using Default Delay Limit as 101.
[03/24 00:01:22    140s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/24 00:01:22    140s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/24 00:01:22    140s] Set Default Net Delay as 0 ps.
[03/24 00:01:22    140s] Set Default Net Load as 0 pF. 
[03/24 00:01:22    140s] Set Default Input Pin Transition as 1 ps.
[03/24 00:01:22    141s] Effort level <high> specified for reg2reg path_group
[03/24 00:01:23    141s] All LLGs are deleted
[03/24 00:01:23    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:23    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:23    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2074.9M, EPOCH TIME: 1679630483.101644
[03/24 00:01:23    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2074.9M, EPOCH TIME: 1679630483.101964
[03/24 00:01:23    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2074.9M, EPOCH TIME: 1679630483.102783
[03/24 00:01:23    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:23    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:23    141s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2170.9M, EPOCH TIME: 1679630483.105516
[03/24 00:01:23    141s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:23    141s] Core basic site is IBM13SITE
[03/24 00:01:23    141s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2170.9M, EPOCH TIME: 1679630483.121397
[03/24 00:01:23    141s] After signature check, allow fast init is false, keep pre-filter is false.
[03/24 00:01:23    141s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/24 00:01:23    141s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:2202.9M, EPOCH TIME: 1679630483.125987
[03/24 00:01:23    141s] Use non-trimmed site array because memory saving is not enough.
[03/24 00:01:23    141s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:01:23    141s] SiteArray: use 479,232 bytes
[03/24 00:01:23    141s] SiteArray: current memory after site array memory allocation 2203.3M
[03/24 00:01:23    141s] SiteArray: FP blocked sites are writable
[03/24 00:01:23    141s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2171.3M, EPOCH TIME: 1679630483.131357
[03/24 00:01:23    141s] Process 3308 wires and vias for routing blockage analysis
[03/24 00:01:23    141s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.007, MEM:2203.3M, EPOCH TIME: 1679630483.138262
[03/24 00:01:23    141s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:01:23    141s] Atter site array init, number of instance map data is 0.
[03/24 00:01:23    141s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2203.3M, EPOCH TIME: 1679630483.146121
[03/24 00:01:23    141s] 
[03/24 00:01:23    141s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:23    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.045, REAL:0.045, MEM:2107.3M, EPOCH TIME: 1679630483.148080
[03/24 00:01:23    141s] All LLGs are deleted
[03/24 00:01:23    141s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:23    141s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:23    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2107.3M, EPOCH TIME: 1679630483.150385
[03/24 00:01:23    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2107.3M, EPOCH TIME: 1679630483.150650
[03/24 00:01:23    141s] Starting delay calculation for Setup views
[03/24 00:01:23    141s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:01:23    141s] AAE DB initialization (MEM=2107.31 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/24 00:01:23    141s] #################################################################################
[03/24 00:01:23    141s] # Design Stage: PreRoute
[03/24 00:01:23    141s] # Design Name: PE_top
[03/24 00:01:23    141s] # Design Mode: 130nm
[03/24 00:01:23    141s] # Analysis Mode: MMMC Non-OCV 
[03/24 00:01:23    141s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:01:23    141s] # Signoff Settings: SI Off 
[03/24 00:01:23    141s] #################################################################################
[03/24 00:01:23    141s] Topological Sorting (REAL = 0:00:00.0, MEM = 2107.3M, InitMEM = 2107.3M)
[03/24 00:01:23    141s] Calculate delays in Single mode...
[03/24 00:01:23    141s] Start delay calculation (fullDC) (6 T). (MEM=2107.31)
[03/24 00:01:23    141s] siFlow : Timing analysis mode is single, using late cdB files
[03/24 00:01:23    141s] Start AAE Lib Loading. (MEM=2118.82)
[03/24 00:01:23    141s] End AAE Lib Loading. (MEM=2156.98 CPU=0:00:00.0 Real=0:00:00.0)
[03/24 00:01:23    141s] End AAE Lib Interpolated Model. (MEM=2156.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:23    142s] Total number of fetched objects 2714
[03/24 00:01:23    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:23    142s] End delay calculation. (MEM=2547 CPU=0:00:00.3 REAL=0:00:00.0)
[03/24 00:01:24    142s] End delay calculation (fullDC). (MEM=2547 CPU=0:00:00.7 REAL=0:00:01.0)
[03/24 00:01:24    142s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 2547.0M) ***
[03/24 00:01:24    142s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:02:23 mem=2499.0M)
[03/24 00:01:24    142s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:01:24    143s] All LLGs are deleted
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.0M, EPOCH TIME: 1679630484.485235
[03/24 00:01:24    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.0M, EPOCH TIME: 1679630484.485434
[03/24 00:01:24    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.0M, EPOCH TIME: 1679630484.485922
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2424.0M, EPOCH TIME: 1679630484.488277
[03/24 00:01:24    143s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:24    143s] Core basic site is IBM13SITE
[03/24 00:01:24    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2424.0M, EPOCH TIME: 1679630484.496965
[03/24 00:01:24    143s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:24    143s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:24    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.005, MEM:2448.0M, EPOCH TIME: 1679630484.502052
[03/24 00:01:24    143s] Fast DP-INIT is on for default
[03/24 00:01:24    143s] Atter site array init, number of instance map data is 0.
[03/24 00:01:24    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:2448.0M, EPOCH TIME: 1679630484.503881
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:24    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.020, MEM:2352.0M, EPOCH TIME: 1679630484.505566
[03/24 00:01:24    143s] All LLGs are deleted
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2352.0M, EPOCH TIME: 1679630484.506936
[03/24 00:01:24    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2352.0M, EPOCH TIME: 1679630484.507107
[03/24 00:01:24    143s] Density: 33.948%
------------------------------------------------------------------
All LLGs are deleted
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2352.0M, EPOCH TIME: 1679630484.511366
[03/24 00:01:24    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2352.0M, EPOCH TIME: 1679630484.511616
[03/24 00:01:24    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2352.0M, EPOCH TIME: 1679630484.512324
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2416.0M, EPOCH TIME: 1679630484.514633
[03/24 00:01:24    143s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:24    143s] Core basic site is IBM13SITE
[03/24 00:01:24    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2416.0M, EPOCH TIME: 1679630484.530548
[03/24 00:01:24    143s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:24    143s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:24    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:2448.0M, EPOCH TIME: 1679630484.536397
[03/24 00:01:24    143s] Fast DP-INIT is on for default
[03/24 00:01:24    143s] Atter site array init, number of instance map data is 0.
[03/24 00:01:24    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.026, REAL:0.024, MEM:2448.0M, EPOCH TIME: 1679630484.539095
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:24    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:2352.0M, EPOCH TIME: 1679630484.541155
[03/24 00:01:24    143s] All LLGs are deleted
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2352.0M, EPOCH TIME: 1679630484.542599
[03/24 00:01:24    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2352.0M, EPOCH TIME: 1679630484.542840
[03/24 00:01:24    143s] Set Using Default Delay Limit as 1000.
[03/24 00:01:24    143s] Resetting back High Fanout Nets as non-ideal
[03/24 00:01:24    143s] Set Default Net Delay as 1000 ps.
[03/24 00:01:24    143s] Set Default Input Pin Transition as 0.1 ps.
[03/24 00:01:24    143s] Set Default Net Load as 0.5 pF. 
[03/24 00:01:24    143s] Reported timing to dir ./timingReports
[03/24 00:01:24    143s] Total CPU time: 2.31 sec
[03/24 00:01:24    143s] Total Real time: 2.0 sec
[03/24 00:01:24    143s] Total Memory Usage: 2269.488281 Mbytes
[03/24 00:01:24    143s] *** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:01.9 (1.2), totSession cpu/real = 0:02:23.1/0:17:23.5 (0.1), mem = 2269.5M
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s] =============================================================================================
[03/24 00:01:24    143s]  Final TAT Report : timeDesign #1                                               21.14-s109_1
[03/24 00:01:24    143s] =============================================================================================
[03/24 00:01:24    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:24    143s] ---------------------------------------------------------------------------------------------
[03/24 00:01:24    143s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:24    143s] [ OptSummaryReport       ]      1   0:00:00.2  (   8.8 % )     0:00:01.5 /  0:00:01.8    1.2
[03/24 00:01:24    143s] [ TimingUpdate           ]      1   0:00:00.6  (  31.6 % )     0:00:01.1 /  0:00:01.4    1.3
[03/24 00:01:24    143s] [ FullDelayCalc          ]      1   0:00:00.5  (  26.6 % )     0:00:00.5 /  0:00:00.8    1.5
[03/24 00:01:24    143s] [ TimingReport           ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:01:24    143s] [ GenerateReports        ]      1   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.1    0.9
[03/24 00:01:24    143s] [ MISC                   ]          0:00:00.4  (  23.0 % )     0:00:00.4 /  0:00:00.5    1.1
[03/24 00:01:24    143s] ---------------------------------------------------------------------------------------------
[03/24 00:01:24    143s]  timeDesign #1 TOTAL                0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:02.3    1.2
[03/24 00:01:24    143s] ---------------------------------------------------------------------------------------------
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s] <CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/24 00:01:24    143s] **INFO: User settings:
[03/24 00:01:24    143s] setDesignMode -process                      130
[03/24 00:01:24    143s] setExtractRCMode -coupling_c_th             0.4
[03/24 00:01:24    143s] setExtractRCMode -relative_c_th             1
[03/24 00:01:24    143s] setExtractRCMode -total_c_th                0
[03/24 00:01:24    143s] setDelayCalMode -enable_high_fanout         true
[03/24 00:01:24    143s] setDelayCalMode -engine                     aae
[03/24 00:01:24    143s] setDelayCalMode -ignoreNetLoad              false
[03/24 00:01:24    143s] setDelayCalMode -socv_accuracy_mode         low
[03/24 00:01:24    143s] setOptMode -addInst                         true
[03/24 00:01:24    143s] setOptMode -addInstancePrefix               PLACED
[03/24 00:01:24    143s] setOptMode -allEndPoints                    true
[03/24 00:01:24    143s] setOptMode -drcMargin                       0.1
[03/24 00:01:24    143s] setOptMode -effort                          high
[03/24 00:01:24    143s] setOptMode -fixDrc                          true
[03/24 00:01:24    143s] setOptMode -fixFanoutLoad                   true
[03/24 00:01:24    143s] setOptMode -holdTargetSlack                 0.05
[03/24 00:01:24    143s] setOptMode -maxLength                       1000
[03/24 00:01:24    143s] setOptMode -restruct                        false
[03/24 00:01:24    143s] setOptMode -setupTargetSlack                0.05
[03/24 00:01:24    143s] setOptMode -usefulSkew                      false
[03/24 00:01:24    143s] setPlaceMode -place_global_max_density      0.8
[03/24 00:01:24    143s] setPlaceMode -place_global_uniform_density  true
[03/24 00:01:24    143s] setPlaceMode -timingDriven                  true
[03/24 00:01:24    143s] setAnalysisMode -analysisType               single
[03/24 00:01:24    143s] setAnalysisMode -checkType                  setup
[03/24 00:01:24    143s] setAnalysisMode -clkSrcPath                 false
[03/24 00:01:24    143s] setAnalysisMode -clockPropagation           forcedIdeal
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:02:23.2/0:17:23.5 (0.1), mem = 2269.5M
[03/24 00:01:24    143s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/24 00:01:24    143s] *** Starting GigaPlace ***
[03/24 00:01:24    143s] #optDebug: fT-E <X 2 3 1 0>
[03/24 00:01:24    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.5M, EPOCH TIME: 1679630484.635508
[03/24 00:01:24    143s] Processing tracks to init pin-track alignment.
[03/24 00:01:24    143s] z: 2, totalTracks: 1
[03/24 00:01:24    143s] z: 4, totalTracks: 1
[03/24 00:01:24    143s] z: 6, totalTracks: 1
[03/24 00:01:24    143s] z: 8, totalTracks: 1
[03/24 00:01:24    143s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:24    143s] All LLGs are deleted
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.5M, EPOCH TIME: 1679630484.638847
[03/24 00:01:24    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.0M, EPOCH TIME: 1679630484.639171
[03/24 00:01:24    143s] # Building PE_top llgBox search-tree.
[03/24 00:01:24    143s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.0M, EPOCH TIME: 1679630484.639805
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2333.0M, EPOCH TIME: 1679630484.642238
[03/24 00:01:24    143s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:24    143s] Core basic site is IBM13SITE
[03/24 00:01:24    143s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2333.0M, EPOCH TIME: 1679630484.658131
[03/24 00:01:24    143s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:24    143s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/24 00:01:24    143s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:2365.0M, EPOCH TIME: 1679630484.663199
[03/24 00:01:24    143s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:01:24    143s] SiteArray: use 479,232 bytes
[03/24 00:01:24    143s] SiteArray: current memory after site array memory allocation 2365.5M
[03/24 00:01:24    143s] SiteArray: FP blocked sites are writable
[03/24 00:01:24    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:24    143s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2333.5M, EPOCH TIME: 1679630484.670392
[03/24 00:01:24    143s] Process 3308 wires and vias for routing blockage analysis
[03/24 00:01:24    143s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.012, REAL:0.008, MEM:2365.5M, EPOCH TIME: 1679630484.678852
[03/24 00:01:24    143s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:01:24    143s] Atter site array init, number of instance map data is 0.
[03/24 00:01:24    143s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.042, REAL:0.038, MEM:2365.5M, EPOCH TIME: 1679630484.680162
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:24    143s] OPERPROF:     Starting CMU at level 3, MEM:2365.5M, EPOCH TIME: 1679630484.686024
[03/24 00:01:24    143s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2365.5M, EPOCH TIME: 1679630484.686745
[03/24 00:01:24    143s] 
[03/24 00:01:24    143s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:24    143s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.048, REAL:0.050, MEM:2269.5M, EPOCH TIME: 1679630484.690165
[03/24 00:01:24    143s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.5M, EPOCH TIME: 1679630484.690360
[03/24 00:01:24    143s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2269.5M, EPOCH TIME: 1679630484.692752
[03/24 00:01:24    143s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2269.5MB).
[03/24 00:01:24    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.057, REAL:0.059, MEM:2269.5M, EPOCH TIME: 1679630484.694983
[03/24 00:01:24    143s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2269.5M, EPOCH TIME: 1679630484.695067
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] All LLGs are deleted
[03/24 00:01:24    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:24    143s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2269.5M, EPOCH TIME: 1679630484.697068
[03/24 00:01:24    143s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2269.5M, EPOCH TIME: 1679630484.697517
[03/24 00:01:24    143s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.003, MEM:2269.5M, EPOCH TIME: 1679630484.698446
[03/24 00:01:24    143s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:23.2/0:17:23.6 (0.1), mem = 2269.5M
[03/24 00:01:24    143s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/24 00:01:24    143s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 716, percentage of missing scan cell = 0.00% (0 / 716)
[03/24 00:01:24    143s] no activity file in design. spp won't run.
[03/24 00:01:24    143s] #Start colorize_geometry on Fri Mar 24 00:01:24 2023
[03/24 00:01:24    143s] #
[03/24 00:01:24    143s] ### Time Record (colorize_geometry) is installed.
[03/24 00:01:24    143s] ### Time Record (Pre Callback) is installed.
[03/24 00:01:24    143s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:01:24    143s] ### Time Record (DB Import) is installed.
[03/24 00:01:24    143s] #create default rule from bind_ndr_rule rule=0x7fc3403ae480 0x7fc2f1a10018
[03/24 00:01:25    143s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/24 00:01:25    143s] ### Time Record (DB Import) is uninstalled.
[03/24 00:01:25    143s] ### Time Record (DB Export) is installed.
[03/24 00:01:25    143s] Extracting standard cell pins and blockage ...... 
[03/24 00:01:25    143s] Pin and blockage extraction finished
[03/24 00:01:25    143s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1155534033 placement=1144108932 pin_access=1 inst_pattern=1
[03/24 00:01:25    143s] ### Time Record (DB Export) is uninstalled.
[03/24 00:01:25    143s] ### Time Record (Post Callback) is installed.
[03/24 00:01:25    143s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:01:25    143s] #
[03/24 00:01:25    143s] #colorize_geometry statistics:
[03/24 00:01:25    143s] #Cpu time = 00:00:00
[03/24 00:01:25    143s] #Elapsed time = 00:00:00
[03/24 00:01:25    143s] #Increased memory = 24.92 (MB)
[03/24 00:01:25    143s] #Total memory = 2012.11 (MB)
[03/24 00:01:25    143s] #Peak memory = 2118.04 (MB)
[03/24 00:01:25    143s] #Number of warnings = 0
[03/24 00:01:25    143s] #Total number of warnings = 2
[03/24 00:01:25    143s] #Number of fails = 0
[03/24 00:01:25    143s] #Total number of fails = 0
[03/24 00:01:25    143s] #Complete colorize_geometry on Fri Mar 24 00:01:25 2023
[03/24 00:01:25    143s] #
[03/24 00:01:25    143s] ### Time Record (colorize_geometry) is uninstalled.
[03/24 00:01:25    143s] ### 
[03/24 00:01:25    143s] ###   Scalability Statistics
[03/24 00:01:25    143s] ### 
[03/24 00:01:25    143s] ### ------------------------+----------------+----------------+----------------+
[03/24 00:01:25    143s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/24 00:01:25    143s] ### ------------------------+----------------+----------------+----------------+
[03/24 00:01:25    143s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/24 00:01:25    143s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/24 00:01:25    143s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[03/24 00:01:25    143s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[03/24 00:01:25    143s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[03/24 00:01:25    143s] ### ------------------------+----------------+----------------+----------------+
[03/24 00:01:25    143s] ### 
[03/24 00:01:25    143s] {MMLU 0 0 2714}
[03/24 00:01:25    143s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=2285.5M
[03/24 00:01:25    143s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=2285.5M
[03/24 00:01:25    143s] *** Start deleteBufferTree ***
[03/24 00:01:25    143s] Info: Detect buffers to remove automatically.
[03/24 00:01:25    143s] Analyzing netlist ...
[03/24 00:01:25    143s] Updating netlist
[03/24 00:01:25    143s] 
[03/24 00:01:25    143s] *summary: 105 instances (buffers/inverters) removed
[03/24 00:01:25    143s] *** Finish deleteBufferTree (0:00:00.2) ***
[03/24 00:01:25    143s] 
[03/24 00:01:25    143s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:01:25    143s] 
[03/24 00:01:25    143s] TimeStamp Deleting Cell Server End ...
[03/24 00:01:25    143s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/24 00:01:25    143s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:01:25    143s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2304.8M, EPOCH TIME: 1679630485.320124
[03/24 00:01:25    143s] Deleted 0 physical inst  (cell - / prefix -).
[03/24 00:01:25    143s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1679630485.320326
[03/24 00:01:25    143s] INFO: #ExclusiveGroups=0
[03/24 00:01:25    143s] INFO: There are no Exclusive Groups.
[03/24 00:01:25    143s] No user-set net weight.
[03/24 00:01:25    143s] Net fanout histogram:
[03/24 00:01:25    143s] 2		: 1403 (53.5%) nets
[03/24 00:01:25    143s] 3		: 737 (28.1%) nets
[03/24 00:01:25    143s] 4     -	14	: 452 (17.2%) nets
[03/24 00:01:25    143s] 15    -	39	: 28 (1.1%) nets
[03/24 00:01:25    143s] 40    -	79	: 0 (0.0%) nets
[03/24 00:01:25    143s] 80    -	159	: 1 (0.0%) nets
[03/24 00:01:25    143s] 160   -	319	: 0 (0.0%) nets
[03/24 00:01:25    143s] 320   -	639	: 0 (0.0%) nets
[03/24 00:01:25    143s] 640   -	1279	: 1 (0.0%) nets
[03/24 00:01:25    143s] 1280  -	2559	: 0 (0.0%) nets
[03/24 00:01:25    143s] 2560  -	5119	: 0 (0.0%) nets
[03/24 00:01:25    143s] 5120+		: 0 (0.0%) nets
[03/24 00:01:25    143s] **WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
[03/24 00:01:25    143s] no activity file in design. spp won't run.
[03/24 00:01:25    143s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[03/24 00:01:25    143s] Scan chains were not defined.
[03/24 00:01:25    143s] Processing tracks to init pin-track alignment.
[03/24 00:01:25    143s] z: 2, totalTracks: 1
[03/24 00:01:25    143s] z: 4, totalTracks: 1
[03/24 00:01:25    143s] z: 6, totalTracks: 1
[03/24 00:01:25    143s] z: 8, totalTracks: 1
[03/24 00:01:25    143s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:25    143s] All LLGs are deleted
[03/24 00:01:25    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:25    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:25    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2304.8M, EPOCH TIME: 1679630485.326939
[03/24 00:01:25    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1679630485.327197
[03/24 00:01:25    143s] #std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
[03/24 00:01:25    143s] #ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
[03/24 00:01:25    143s] stdCell: 2555 single + 0 double + 0 multi
[03/24 00:01:25    143s] Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
[03/24 00:01:25    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2304.8M, EPOCH TIME: 1679630485.328414
[03/24 00:01:25    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:25    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:25    143s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2384.8M, EPOCH TIME: 1679630485.331025
[03/24 00:01:25    143s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:25    143s] Core basic site is IBM13SITE
[03/24 00:01:25    143s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2384.8M, EPOCH TIME: 1679630485.347137
[03/24 00:01:25    143s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:25    143s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/24 00:01:25    143s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:2400.8M, EPOCH TIME: 1679630485.351697
[03/24 00:01:25    143s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:01:25    143s] SiteArray: use 479,232 bytes
[03/24 00:01:25    143s] SiteArray: current memory after site array memory allocation 2400.8M
[03/24 00:01:25    143s] SiteArray: FP blocked sites are writable
[03/24 00:01:25    143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:25    143s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2368.8M, EPOCH TIME: 1679630485.357297
[03/24 00:01:25    143s] Process 3308 wires and vias for routing blockage analysis
[03/24 00:01:25    143s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.013, REAL:0.020, MEM:2400.8M, EPOCH TIME: 1679630485.376882
[03/24 00:01:25    143s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:01:25    143s] Atter site array init, number of instance map data is 0.
[03/24 00:01:25    143s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.042, REAL:0.047, MEM:2400.8M, EPOCH TIME: 1679630485.378175
[03/24 00:01:25    143s] 
[03/24 00:01:25    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:25    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.047, REAL:0.053, MEM:2304.8M, EPOCH TIME: 1679630485.381198
[03/24 00:01:25    143s] 
[03/24 00:01:25    143s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:25    143s] Average module density = 0.331.
[03/24 00:01:25    143s] Density for the design = 0.331.
[03/24 00:01:25    143s]        = stdcell_area 25854 sites (37230 um^2) / alloc_area 78120 sites (112493 um^2).
[03/24 00:01:25    143s] Pin Density = 0.1201.
[03/24 00:01:25    143s]             = total # of pins 9384 / total area 78120.
[03/24 00:01:25    143s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2304.8M, EPOCH TIME: 1679630485.383619
[03/24 00:01:25    143s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.001, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1679630485.384312
[03/24 00:01:25    143s] OPERPROF: Starting pre-place ADS at level 1, MEM:2304.8M, EPOCH TIME: 1679630485.384534
[03/24 00:01:25    143s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2304.8M, EPOCH TIME: 1679630485.385897
[03/24 00:01:25    143s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2304.8M, EPOCH TIME: 1679630485.385957
[03/24 00:01:25    143s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1679630485.386035
[03/24 00:01:25    143s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2304.8M, EPOCH TIME: 1679630485.386090
[03/24 00:01:25    143s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2304.8M, EPOCH TIME: 1679630485.386171
[03/24 00:01:25    143s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1679630485.386747
[03/24 00:01:25    143s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2304.8M, EPOCH TIME: 1679630485.386806
[03/24 00:01:25    143s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2304.8M, EPOCH TIME: 1679630485.387012
[03/24 00:01:25    143s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1679630485.387066
[03/24 00:01:25    143s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:2304.8M, EPOCH TIME: 1679630485.387204
[03/24 00:01:25    143s] ADSU 0.331 -> 0.336. site 78120.000 -> 77025.600. GS 28.800
[03/24 00:01:25    143s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.005, REAL:0.005, MEM:2304.8M, EPOCH TIME: 1679630485.389356
[03/24 00:01:25    143s] OPERPROF: Starting spMPad at level 1, MEM:2292.8M, EPOCH TIME: 1679630485.390899
[03/24 00:01:25    143s] OPERPROF:   Starting spContextMPad at level 2, MEM:2292.8M, EPOCH TIME: 1679630485.391115
[03/24 00:01:25    143s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2292.8M, EPOCH TIME: 1679630485.391184
[03/24 00:01:25    143s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:2292.8M, EPOCH TIME: 1679630485.391240
[03/24 00:01:25    143s] MP  (2555): mp=1.230. U=0.336.
[03/24 00:01:25    143s] InitP A=47320.320, MA=5940.454.
[03/24 00:01:25    143s] Initial padding reaches pin density 0.159 for top
[03/24 00:01:25    143s] InitPadU 0.336 -> 0.845 for top
[03/24 00:01:25    143s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[03/24 00:01:25    143s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2292.8M, EPOCH TIME: 1679630485.396682
[03/24 00:01:25    143s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.001, REAL:0.001, MEM:2292.8M, EPOCH TIME: 1679630485.397320
[03/24 00:01:25    143s] === lastAutoLevel = 8 
[03/24 00:01:25    143s] OPERPROF: Starting spInitNetWt at level 1, MEM:2292.8M, EPOCH TIME: 1679630485.399088
[03/24 00:01:25    143s] no activity file in design. spp won't run.
[03/24 00:01:25    143s] [spp] 0
[03/24 00:01:25    143s] [adp] 0:1:1:3
[03/24 00:01:25    143s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.001, REAL:0.001, MEM:2292.8M, EPOCH TIME: 1679630485.399815
[03/24 00:01:25    143s] Clock gating cells determined by native netlist tracing.
[03/24 00:01:25    143s] no activity file in design. spp won't run.
[03/24 00:01:25    143s] no activity file in design. spp won't run.
[03/24 00:01:25    143s] OPERPROF: Starting npMain at level 1, MEM:2292.8M, EPOCH TIME: 1679630485.400276
[03/24 00:01:26    143s] OPERPROF:   Starting npPlace at level 2, MEM:2421.8M, EPOCH TIME: 1679630486.408810
[03/24 00:01:26    143s] Iteration  1: Total net bbox = 2.603e+04 (1.08e+04 1.52e+04)
[03/24 00:01:26    143s]               Est.  stn bbox = 3.015e+04 (1.23e+04 1.78e+04)
[03/24 00:01:26    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2368.8M
[03/24 00:01:26    143s] Iteration  2: Total net bbox = 2.603e+04 (1.08e+04 1.52e+04)
[03/24 00:01:26    143s]               Est.  stn bbox = 3.015e+04 (1.23e+04 1.78e+04)
[03/24 00:01:26    143s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2368.8M
[03/24 00:01:26    143s] OPERPROF:     Starting InitSKP at level 3, MEM:2368.8M, EPOCH TIME: 1679630486.426539
[03/24 00:01:26    143s] 
[03/24 00:01:26    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:01:26    143s] TLC MultiMap info (StdDelay):
[03/24 00:01:26    143s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:26    143s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:26    143s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:26    143s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:26    143s]  Setting StdDelay to: 22.7ps
[03/24 00:01:26    143s] 
[03/24 00:01:26    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:01:26    143s] 
[03/24 00:01:26    143s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:01:26    143s] 
[03/24 00:01:26    143s] TimeStamp Deleting Cell Server End ...
[03/24 00:01:26    143s] 
[03/24 00:01:26    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:01:26    143s] TLC MultiMap info (StdDelay):
[03/24 00:01:26    143s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:26    143s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:26    143s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:26    143s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:26    143s]  Setting StdDelay to: 22.7ps
[03/24 00:01:26    143s] 
[03/24 00:01:26    143s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:01:27    145s] 
[03/24 00:01:27    145s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:01:27    145s] 
[03/24 00:01:27    145s] TimeStamp Deleting Cell Server End ...
[03/24 00:01:27    145s] 
[03/24 00:01:27    145s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:01:27    145s] TLC MultiMap info (StdDelay):
[03/24 00:01:27    145s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:27    145s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:27    145s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:27    145s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:27    145s]  Setting StdDelay to: 22.7ps
[03/24 00:01:27    145s] 
[03/24 00:01:27    145s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:01:27    145s] Edge Data Id : 30488 / 4294967295
[03/24 00:01:27    145s] Data Id : 21376 / 4294967295
[03/24 00:01:28    146s] *** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
[03/24 00:01:28    146s] OPERPROF:     Finished InitSKP at level 3, CPU:2.129, REAL:1.599, MEM:2735.4M, EPOCH TIME: 1679630488.025362
[03/24 00:01:28    146s] exp_mt_sequential is set from setPlaceMode option to 1
[03/24 00:01:28    146s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[03/24 00:01:28    146s] place_exp_mt_interval set to default 32
[03/24 00:01:28    146s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/24 00:01:28    146s] Iteration  3: Total net bbox = 2.229e+04 (1.05e+04 1.18e+04)
[03/24 00:01:28    146s]               Est.  stn bbox = 2.720e+04 (1.26e+04 1.46e+04)
[03/24 00:01:28    146s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 2958.5M
[03/24 00:01:28    147s] Iteration  4: Total net bbox = 3.578e+04 (1.91e+04 1.67e+04)
[03/24 00:01:28    147s]               Est.  stn bbox = 4.341e+04 (2.31e+04 2.03e+04)
[03/24 00:01:28    147s]               cpu = 0:00:01.2 real = 0:00:00.0 mem = 2996.3M
[03/24 00:01:28    147s] Iteration  5: Total net bbox = 3.578e+04 (1.91e+04 1.67e+04)
[03/24 00:01:28    147s]               Est.  stn bbox = 4.341e+04 (2.31e+04 2.03e+04)
[03/24 00:01:28    147s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2996.3M
[03/24 00:01:28    147s] OPERPROF:   Finished npPlace at level 2, CPU:3.639, REAL:2.190, MEM:2895.3M, EPOCH TIME: 1679630488.598729
[03/24 00:01:28    147s] OPERPROF: Finished npMain at level 1, CPU:3.658, REAL:3.201, MEM:2895.3M, EPOCH TIME: 1679630488.601353
[03/24 00:01:28    147s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2895.3M, EPOCH TIME: 1679630488.602932
[03/24 00:01:28    147s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/24 00:01:28    147s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2895.3M, EPOCH TIME: 1679630488.603672
[03/24 00:01:28    147s] OPERPROF: Starting npMain at level 1, MEM:2895.3M, EPOCH TIME: 1679630488.603880
[03/24 00:01:28    147s] OPERPROF:   Starting npPlace at level 2, MEM:2959.3M, EPOCH TIME: 1679630488.617561
[03/24 00:01:29    148s] Iteration  6: Total net bbox = 6.108e+04 (3.11e+04 2.99e+04)
[03/24 00:01:29    148s]               Est.  stn bbox = 7.470e+04 (3.82e+04 3.65e+04)
[03/24 00:01:29    148s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 3053.3M
[03/24 00:01:29    148s] OPERPROF:   Finished npPlace at level 2, CPU:0.987, REAL:0.418, MEM:2989.3M, EPOCH TIME: 1679630489.035917
[03/24 00:01:29    148s] OPERPROF: Finished npMain at level 1, CPU:1.014, REAL:0.436, MEM:2893.3M, EPOCH TIME: 1679630489.039667
[03/24 00:01:29    148s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2893.3M, EPOCH TIME: 1679630489.040172
[03/24 00:01:29    148s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/24 00:01:29    148s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2893.3M, EPOCH TIME: 1679630489.040580
[03/24 00:01:29    148s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2893.3M, EPOCH TIME: 1679630489.040718
[03/24 00:01:29    148s] Starting Early Global Route rough congestion estimation: mem = 2893.3M
[03/24 00:01:29    148s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:29    148s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:29    148s] (I)      ================== Layers ==================
[03/24 00:01:29    148s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    148s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:29    148s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    148s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:29    148s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:29    148s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    148s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:29    148s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    148s] (I)      Started Import and model ( Curr Mem: 2893.34 MB )
[03/24 00:01:29    148s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:29    148s] (I)      == Non-default Options ==
[03/24 00:01:29    148s] (I)      Print mode                                         : 2
[03/24 00:01:29    148s] (I)      Stop if highly congested                           : false
[03/24 00:01:29    148s] (I)      Maximum routing layer                              : 4
[03/24 00:01:29    148s] (I)      Assign partition pins                              : false
[03/24 00:01:29    148s] (I)      Support large GCell                                : true
[03/24 00:01:29    148s] (I)      Number of threads                                  : 6
[03/24 00:01:29    148s] (I)      Number of rows per GCell                           : 6
[03/24 00:01:29    148s] (I)      Max num rows per GCell                             : 32
[03/24 00:01:29    148s] (I)      Method to set GCell size                           : row
[03/24 00:01:29    148s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:29    148s] (I)      Use row-based GCell size
[03/24 00:01:29    148s] (I)      Use row-based GCell align
[03/24 00:01:29    148s] (I)      layer 0 area = 89000
[03/24 00:01:29    148s] (I)      layer 1 area = 120000
[03/24 00:01:29    148s] (I)      layer 2 area = 120000
[03/24 00:01:29    148s] (I)      layer 3 area = 120000
[03/24 00:01:29    148s] (I)      GCell unit size   : 3600
[03/24 00:01:29    148s] (I)      GCell multiplier  : 6
[03/24 00:01:29    148s] (I)      GCell row height  : 3600
[03/24 00:01:29    148s] (I)      Actual row height : 3600
[03/24 00:01:29    148s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:29    148s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:29    148s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:29    148s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:29    148s] (I)      ============== Default via ===============
[03/24 00:01:29    148s] (I)      +---+------------------+-----------------+
[03/24 00:01:29    148s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:29    148s] (I)      +---+------------------+-----------------+
[03/24 00:01:29    148s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:29    148s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:29    148s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:29    148s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:29    148s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:29    148s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:29    148s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:29    148s] (I)      +---+------------------+-----------------+
[03/24 00:01:29    148s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:29    148s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:29    148s] [NR-eGR] Read 0 other shapes
[03/24 00:01:29    148s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:29    148s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:29    148s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:29    148s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:29    148s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:29    148s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:29    148s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:29    148s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:29    148s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:29    148s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/24 00:01:29    148s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:29    148s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:29    148s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:29    148s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:29    148s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:29    148s] (I)      Number of ignored nets                =      0
[03/24 00:01:29    148s] (I)      Number of connected nets              =      0
[03/24 00:01:29    148s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:29    148s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:29    148s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:29    148s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:29    148s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:29    148s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:29    148s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:29    148s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:29    148s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:29    148s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:29    148s] (I)      Ndr track 0 does not exist
[03/24 00:01:29    148s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:29    148s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:29    148s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:29    148s] (I)      Site width          :   400  (dbu)
[03/24 00:01:29    148s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:29    148s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:29    148s] (I)      GCell width         : 21600  (dbu)
[03/24 00:01:29    148s] (I)      GCell height        : 21600  (dbu)
[03/24 00:01:29    148s] (I)      Grid                :    17    17     4
[03/24 00:01:29    148s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:29    148s] (I)      Vertical capacity   :     0 21600     0 21600
[03/24 00:01:29    148s] (I)      Horizontal capacity :     0     0 21600     0
[03/24 00:01:29    148s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:29    148s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:29    148s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:29    148s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:29    148s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:29    148s] (I)      Num tracks per GCell: 67.50 54.00 54.00 54.00
[03/24 00:01:29    148s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:29    148s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:29    148s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:29    148s] (I)      --------------------------------------------------------
[03/24 00:01:29    148s] 
[03/24 00:01:29    148s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:29    148s] [NR-eGR] Rule id: 0  Nets: 2622
[03/24 00:01:29    148s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:29    148s] (I)                    Layer    2    3    4 
[03/24 00:01:29    148s] (I)                    Pitch  400  400  400 
[03/24 00:01:29    148s] (I)             #Used tracks    1    1    1 
[03/24 00:01:29    148s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:29    148s] [NR-eGR] ========================================
[03/24 00:01:29    148s] [NR-eGR] 
[03/24 00:01:29    148s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:29    148s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:29    148s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:29    148s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:29    148s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:29    148s] (I)      |     2 |   14858 |     2528 |        17.01% |
[03/24 00:01:29    148s] (I)      |     3 |   14858 |     2779 |        18.70% |
[03/24 00:01:29    148s] (I)      |     4 |   14858 |     2528 |        17.01% |
[03/24 00:01:29    148s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:29    148s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2893.34 MB )
[03/24 00:01:29    148s] (I)      Reset routing kernel
[03/24 00:01:29    148s] (I)      numLocalWires=8554  numGlobalNetBranches=2463  numLocalNetBranches=1838
[03/24 00:01:29    148s] (I)      totalPins=9384  totalGlobalPin=3822 (40.73%)
[03/24 00:01:29    148s] (I)      total 2D Cap : 39938 = (13853 H, 26085 V)
[03/24 00:01:29    148s] (I)      
[03/24 00:01:29    148s] (I)      ============  Phase 1a Route ============
[03/24 00:01:29    148s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:01:29    148s] (I)      Usage: 3439 = (1745 H, 1694 V) = (12.60% H, 6.49% V) = (3.769e+04um H, 3.659e+04um V)
[03/24 00:01:29    148s] (I)      
[03/24 00:01:29    148s] (I)      ============  Phase 1b Route ============
[03/24 00:01:29    148s] (I)      Usage: 3439 = (1745 H, 1694 V) = (12.60% H, 6.49% V) = (3.769e+04um H, 3.659e+04um V)
[03/24 00:01:29    148s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/24 00:01:29    148s] 
[03/24 00:01:29    148s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:29    148s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:29    148s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:29    148s] Finished Early Global Route rough congestion estimation: mem = 2893.3M
[03/24 00:01:29    148s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.052, REAL:0.051, MEM:2893.3M, EPOCH TIME: 1679630489.091526
[03/24 00:01:29    148s] earlyGlobalRoute rough estimation gcell size 6 row height
[03/24 00:01:29    148s] OPERPROF: Starting CDPad at level 1, MEM:2893.3M, EPOCH TIME: 1679630489.091739
[03/24 00:01:29    148s] CDPadU 0.845 -> 0.845. R=0.336, N=2555, GS=21.600
[03/24 00:01:29    148s] OPERPROF: Finished CDPad at level 1, CPU:0.021, REAL:0.019, MEM:2893.3M, EPOCH TIME: 1679630489.110778
[03/24 00:01:29    148s] OPERPROF: Starting npMain at level 1, MEM:2893.3M, EPOCH TIME: 1679630489.111526
[03/24 00:01:29    148s] OPERPROF:   Starting npPlace at level 2, MEM:2957.3M, EPOCH TIME: 1679630489.133055
[03/24 00:01:29    148s] OPERPROF:   Finished npPlace at level 2, CPU:0.036, REAL:0.019, MEM:2985.3M, EPOCH TIME: 1679630489.152338
[03/24 00:01:29    148s] OPERPROF: Finished npMain at level 1, CPU:0.063, REAL:0.045, MEM:2889.3M, EPOCH TIME: 1679630489.156495
[03/24 00:01:29    148s] Global placement CDP skipped at cutLevel 7.
[03/24 00:01:29    148s] Iteration  7: Total net bbox = 6.341e+04 (3.30e+04 3.04e+04)
[03/24 00:01:29    148s]               Est.  stn bbox = 7.707e+04 (4.01e+04 3.70e+04)
[03/24 00:01:29    148s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2889.3M
[03/24 00:01:29    148s] Iteration  8: Total net bbox = 6.341e+04 (3.30e+04 3.04e+04)
[03/24 00:01:29    148s]               Est.  stn bbox = 7.707e+04 (4.01e+04 3.70e+04)
[03/24 00:01:29    148s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2889.3M
[03/24 00:01:29    148s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2889.3M, EPOCH TIME: 1679630489.162977
[03/24 00:01:29    148s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/24 00:01:29    148s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2889.3M, EPOCH TIME: 1679630489.163344
[03/24 00:01:29    148s] OPERPROF: Starting npMain at level 1, MEM:2889.3M, EPOCH TIME: 1679630489.163602
[03/24 00:01:29    148s] OPERPROF:   Starting npPlace at level 2, MEM:2953.3M, EPOCH TIME: 1679630489.181114
[03/24 00:01:29    149s] OPERPROF:   Finished npPlace at level 2, CPU:1.132, REAL:0.468, MEM:2983.3M, EPOCH TIME: 1679630489.648711
[03/24 00:01:29    149s] OPERPROF: Finished npMain at level 1, CPU:1.158, REAL:0.489, MEM:2887.3M, EPOCH TIME: 1679630489.652612
[03/24 00:01:29    149s] Legalizing MH Cells... 0 / 0 (level 5)
[03/24 00:01:29    149s] No instances found in the vector
[03/24 00:01:29    149s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2887.3M, DRC: 0)
[03/24 00:01:29    149s] 0 (out of 0) MH cells were successfully legalized.
[03/24 00:01:29    149s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2887.3M, EPOCH TIME: 1679630489.653057
[03/24 00:01:29    149s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/24 00:01:29    149s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2887.3M, EPOCH TIME: 1679630489.653388
[03/24 00:01:29    149s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2887.3M, EPOCH TIME: 1679630489.653479
[03/24 00:01:29    149s] Starting Early Global Route rough congestion estimation: mem = 2887.3M
[03/24 00:01:29    149s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:29    149s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:29    149s] (I)      ================== Layers ==================
[03/24 00:01:29    149s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    149s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:29    149s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    149s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:29    149s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:29    149s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    149s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:29    149s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:29    149s] (I)      Started Import and model ( Curr Mem: 2887.34 MB )
[03/24 00:01:29    149s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:29    149s] (I)      == Non-default Options ==
[03/24 00:01:29    149s] (I)      Print mode                                         : 2
[03/24 00:01:29    149s] (I)      Stop if highly congested                           : false
[03/24 00:01:29    149s] (I)      Maximum routing layer                              : 4
[03/24 00:01:29    149s] (I)      Assign partition pins                              : false
[03/24 00:01:29    149s] (I)      Support large GCell                                : true
[03/24 00:01:29    149s] (I)      Number of threads                                  : 6
[03/24 00:01:29    149s] (I)      Number of rows per GCell                           : 3
[03/24 00:01:29    149s] (I)      Max num rows per GCell                             : 32
[03/24 00:01:29    149s] (I)      Method to set GCell size                           : row
[03/24 00:01:29    149s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:29    149s] (I)      Use row-based GCell size
[03/24 00:01:29    149s] (I)      Use row-based GCell align
[03/24 00:01:29    149s] (I)      layer 0 area = 89000
[03/24 00:01:29    149s] (I)      layer 1 area = 120000
[03/24 00:01:29    149s] (I)      layer 2 area = 120000
[03/24 00:01:29    149s] (I)      layer 3 area = 120000
[03/24 00:01:29    149s] (I)      GCell unit size   : 3600
[03/24 00:01:29    149s] (I)      GCell multiplier  : 3
[03/24 00:01:29    149s] (I)      GCell row height  : 3600
[03/24 00:01:29    149s] (I)      Actual row height : 3600
[03/24 00:01:29    149s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:29    149s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:29    149s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:29    149s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:29    149s] (I)      ============== Default via ===============
[03/24 00:01:29    149s] (I)      +---+------------------+-----------------+
[03/24 00:01:29    149s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:29    149s] (I)      +---+------------------+-----------------+
[03/24 00:01:29    149s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:29    149s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:29    149s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:29    149s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:29    149s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:29    149s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:29    149s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:29    149s] (I)      +---+------------------+-----------------+
[03/24 00:01:29    149s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:29    149s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:29    149s] [NR-eGR] Read 0 other shapes
[03/24 00:01:29    149s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:29    149s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:29    149s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:29    149s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:29    149s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:29    149s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:29    149s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:29    149s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:29    149s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:29    149s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/24 00:01:29    149s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:29    149s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:29    149s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:29    149s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:29    149s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:29    149s] (I)      Number of ignored nets                =      0
[03/24 00:01:29    149s] (I)      Number of connected nets              =      0
[03/24 00:01:29    149s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:29    149s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:29    149s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:29    149s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:29    149s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:29    149s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:29    149s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:29    149s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:29    149s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:29    149s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:29    149s] (I)      Ndr track 0 does not exist
[03/24 00:01:29    149s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:29    149s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:29    149s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:29    149s] (I)      Site width          :   400  (dbu)
[03/24 00:01:29    149s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:29    149s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:29    149s] (I)      GCell width         : 10800  (dbu)
[03/24 00:01:29    149s] (I)      GCell height        : 10800  (dbu)
[03/24 00:01:29    149s] (I)      Grid                :    33    33     4
[03/24 00:01:29    149s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:29    149s] (I)      Vertical capacity   :     0 10800     0 10800
[03/24 00:01:29    149s] (I)      Horizontal capacity :     0     0 10800     0
[03/24 00:01:29    149s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:29    149s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:29    149s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:29    149s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:29    149s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:29    149s] (I)      Num tracks per GCell: 33.75 27.00 27.00 27.00
[03/24 00:01:29    149s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:29    149s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:29    149s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:29    149s] (I)      --------------------------------------------------------
[03/24 00:01:29    149s] 
[03/24 00:01:29    149s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:29    149s] [NR-eGR] Rule id: 0  Nets: 2622
[03/24 00:01:29    149s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:29    149s] (I)                    Layer    2    3    4 
[03/24 00:01:29    149s] (I)                    Pitch  400  400  400 
[03/24 00:01:29    149s] (I)             #Used tracks    1    1    1 
[03/24 00:01:29    149s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:29    149s] [NR-eGR] ========================================
[03/24 00:01:29    149s] [NR-eGR] 
[03/24 00:01:29    149s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:29    149s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:29    149s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:29    149s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:29    149s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:29    149s] (I)      |     2 |   28842 |     5056 |        17.53% |
[03/24 00:01:29    149s] (I)      |     3 |   28842 |     3383 |        11.73% |
[03/24 00:01:29    149s] (I)      |     4 |   28842 |     5056 |        17.53% |
[03/24 00:01:29    149s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:29    149s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2887.34 MB )
[03/24 00:01:29    149s] (I)      Reset routing kernel
[03/24 00:01:29    149s] (I)      numLocalWires=4458  numGlobalNetBranches=1396  numLocalNetBranches=852
[03/24 00:01:29    149s] (I)      totalPins=9384  totalGlobalPin=6455 (68.79%)
[03/24 00:01:29    149s] (I)      total 2D Cap : 77159 = (26748 H, 50411 V)
[03/24 00:01:29    149s] (I)      
[03/24 00:01:29    149s] (I)      ============  Phase 1a Route ============
[03/24 00:01:29    149s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:01:29    149s] (I)      Usage: 7870 = (4024 H, 3846 V) = (15.04% H, 7.63% V) = (4.346e+04um H, 4.154e+04um V)
[03/24 00:01:29    149s] (I)      
[03/24 00:01:29    149s] (I)      ============  Phase 1b Route ============
[03/24 00:01:29    149s] (I)      Usage: 7870 = (4024 H, 3846 V) = (15.04% H, 7.63% V) = (4.346e+04um H, 4.154e+04um V)
[03/24 00:01:29    149s] (I)      eGR overflow: 0.00% H + 0.00% V
[03/24 00:01:29    149s] 
[03/24 00:01:29    149s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:29    149s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:29    149s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:29    149s] Finished Early Global Route rough congestion estimation: mem = 2887.3M
[03/24 00:01:29    149s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.047, REAL:0.043, MEM:2887.3M, EPOCH TIME: 1679630489.696428
[03/24 00:01:29    149s] earlyGlobalRoute rough estimation gcell size 3 row height
[03/24 00:01:29    149s] OPERPROF: Starting CDPad at level 1, MEM:2887.3M, EPOCH TIME: 1679630489.696638
[03/24 00:01:29    149s] CDPadU 0.844 -> 0.844. R=0.336, N=2555, GS=10.800
[03/24 00:01:29    149s] OPERPROF: Finished CDPad at level 1, CPU:0.025, REAL:0.012, MEM:2887.3M, EPOCH TIME: 1679630489.708817
[03/24 00:01:29    149s] OPERPROF: Starting npMain at level 1, MEM:2887.3M, EPOCH TIME: 1679630489.709423
[03/24 00:01:29    149s] OPERPROF:   Starting npPlace at level 2, MEM:2951.3M, EPOCH TIME: 1679630489.725951
[03/24 00:01:29    150s] OPERPROF:   Finished npPlace at level 2, CPU:0.054, REAL:0.038, MEM:2983.3M, EPOCH TIME: 1679630489.764257
[03/24 00:01:29    150s] OPERPROF: Finished npMain at level 1, CPU:0.084, REAL:0.061, MEM:2887.3M, EPOCH TIME: 1679630489.770170
[03/24 00:01:29    150s] Global placement CDP skipped at cutLevel 9.
[03/24 00:01:29    150s] Iteration  9: Total net bbox = 7.016e+04 (3.62e+04 3.39e+04)
[03/24 00:01:29    150s]               Est.  stn bbox = 8.486e+04 (4.38e+04 4.10e+04)
[03/24 00:01:29    150s]               cpu = 0:00:01.3 real = 0:00:00.0 mem = 2887.3M
[03/24 00:01:29    150s] Iteration 10: Total net bbox = 7.016e+04 (3.62e+04 3.39e+04)
[03/24 00:01:29    150s]               Est.  stn bbox = 8.486e+04 (4.38e+04 4.10e+04)
[03/24 00:01:29    150s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2887.3M
[03/24 00:01:29    150s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2887.3M, EPOCH TIME: 1679630489.777636
[03/24 00:01:29    150s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/24 00:01:29    150s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2887.3M, EPOCH TIME: 1679630489.778009
[03/24 00:01:29    150s] Legalizing MH Cells... 0 / 0 (level 8)
[03/24 00:01:29    150s] No instances found in the vector
[03/24 00:01:29    150s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2887.3M, DRC: 0)
[03/24 00:01:29    150s] 0 (out of 0) MH cells were successfully legalized.
[03/24 00:01:29    150s] OPERPROF: Starting npMain at level 1, MEM:2887.3M, EPOCH TIME: 1679630489.778489
[03/24 00:01:29    150s] OPERPROF:   Starting npPlace at level 2, MEM:2951.3M, EPOCH TIME: 1679630489.794697
[03/24 00:01:30    152s] GP RA stats: MHOnly 0 nrInst 2555 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/24 00:01:30    153s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:3175.3M, EPOCH TIME: 1679630490.833320
[03/24 00:01:30    153s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:3175.3M, EPOCH TIME: 1679630490.833456
[03/24 00:01:30    153s] OPERPROF:   Finished npPlace at level 2, CPU:3.028, REAL:1.040, MEM:2983.3M, EPOCH TIME: 1679630490.834737
[03/24 00:01:30    153s] OPERPROF: Finished npMain at level 1, CPU:3.055, REAL:1.060, MEM:2887.3M, EPOCH TIME: 1679630490.838326
[03/24 00:01:30    153s] Iteration 11: Total net bbox = 7.457e+04 (3.71e+04 3.75e+04)
[03/24 00:01:30    153s]               Est.  stn bbox = 8.918e+04 (4.45e+04 4.47e+04)
[03/24 00:01:30    153s]               cpu = 0:00:03.1 real = 0:00:01.0 mem = 2887.3M
[03/24 00:01:30    153s] [adp] clock
[03/24 00:01:30    153s] [adp] weight, nr nets, wire length
[03/24 00:01:30    153s] [adp]      0        1  669.239000
[03/24 00:01:30    153s] [adp] data
[03/24 00:01:30    153s] [adp] weight, nr nets, wire length
[03/24 00:01:30    153s] [adp]      0     2621  73900.664000
[03/24 00:01:30    153s] [adp] 0.000000|0.000000|0.000000
[03/24 00:01:30    153s] Iteration 12: Total net bbox = 7.457e+04 (3.71e+04 3.75e+04)
[03/24 00:01:30    153s]               Est.  stn bbox = 8.918e+04 (4.45e+04 4.47e+04)
[03/24 00:01:30    153s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2887.3M
[03/24 00:01:30    153s] Clear WL Bound Manager after Global Placement... 
[03/24 00:01:30    153s] Finished Global Placement (cpu=0:00:09.2, real=0:00:05.0, mem=2887.3M)
[03/24 00:01:30    153s] Placement multithread real runtime: 0:00:05.0 with 6 threads.
[03/24 00:01:30    153s] Keep Tdgp Graph and DB for later use
[03/24 00:01:30    153s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/24 00:01:30    153s] Saved padding area to DB
[03/24 00:01:30    153s] All LLGs are deleted
[03/24 00:01:30    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:30    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:30    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2887.3M, EPOCH TIME: 1679630490.846159
[03/24 00:01:30    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2887.3M, EPOCH TIME: 1679630490.846411
[03/24 00:01:30    153s] Solver runtime cpu: 0:00:06.0 real: 0:00:02.1
[03/24 00:01:30    153s] Core Placement runtime cpu: 0:00:09.0 real: 0:00:05.0
[03/24 00:01:30    153s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/24 00:01:30    153s] Type 'man IMPSP-9025' for more detail.
[03/24 00:01:30    153s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2887.3M, EPOCH TIME: 1679630490.848175
[03/24 00:01:30    153s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2887.3M, EPOCH TIME: 1679630490.848319
[03/24 00:01:30    153s] Processing tracks to init pin-track alignment.
[03/24 00:01:30    153s] z: 2, totalTracks: 1
[03/24 00:01:30    153s] z: 4, totalTracks: 1
[03/24 00:01:30    153s] z: 6, totalTracks: 1
[03/24 00:01:30    153s] z: 8, totalTracks: 1
[03/24 00:01:30    153s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:30    153s] All LLGs are deleted
[03/24 00:01:30    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:30    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:30    153s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2887.3M, EPOCH TIME: 1679630490.852312
[03/24 00:01:30    153s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2887.3M, EPOCH TIME: 1679630490.852621
[03/24 00:01:30    153s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2887.3M, EPOCH TIME: 1679630490.853294
[03/24 00:01:30    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:30    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:30    153s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2951.3M, EPOCH TIME: 1679630490.855743
[03/24 00:01:30    153s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:30    153s] Core basic site is IBM13SITE
[03/24 00:01:30    153s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2951.3M, EPOCH TIME: 1679630490.863866
[03/24 00:01:30    153s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:30    153s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:30    153s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.006, REAL:0.004, MEM:2983.3M, EPOCH TIME: 1679630490.867732
[03/24 00:01:30    153s] Fast DP-INIT is on for default
[03/24 00:01:30    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:30    153s] Atter site array init, number of instance map data is 0.
[03/24 00:01:30    153s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.017, REAL:0.014, MEM:2983.3M, EPOCH TIME: 1679630490.869917
[03/24 00:01:30    153s] 
[03/24 00:01:30    153s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:30    153s] OPERPROF:       Starting CMU at level 4, MEM:2983.3M, EPOCH TIME: 1679630490.873953
[03/24 00:01:30    153s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.004, MEM:2983.3M, EPOCH TIME: 1679630490.877742
[03/24 00:01:30    153s] 
[03/24 00:01:30    153s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:30    153s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.026, REAL:0.026, MEM:2887.3M, EPOCH TIME: 1679630490.878984
[03/24 00:01:30    153s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2887.3M, EPOCH TIME: 1679630490.879086
[03/24 00:01:30    153s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.002, REAL:0.002, MEM:2887.3M, EPOCH TIME: 1679630490.881360
[03/24 00:01:30    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2887.3MB).
[03/24 00:01:30    153s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.036, REAL:0.035, MEM:2887.3M, EPOCH TIME: 1679630490.883680
[03/24 00:01:30    153s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.036, REAL:0.036, MEM:2887.3M, EPOCH TIME: 1679630490.883781
[03/24 00:01:30    153s] TDRefine: refinePlace mode is spiral
[03/24 00:01:30    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.1
[03/24 00:01:30    153s] OPERPROF: Starting RefinePlace at level 1, MEM:2887.3M, EPOCH TIME: 1679630490.883927
[03/24 00:01:30    153s] *** Starting refinePlace (0:02:33 mem=2887.3M) ***
[03/24 00:01:30    153s] Total net bbox length = 7.457e+04 (3.707e+04 3.750e+04) (ext = 2.789e+03)
[03/24 00:01:30    153s] 
[03/24 00:01:30    153s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:30    153s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:30    153s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:30    153s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:30    153s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2887.3M, EPOCH TIME: 1679630490.892480
[03/24 00:01:30    153s] Starting refinePlace ...
[03/24 00:01:30    153s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:30    153s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:30    153s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2951.3M, EPOCH TIME: 1679630490.905327
[03/24 00:01:30    153s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:01:30    153s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2951.3M, EPOCH TIME: 1679630490.905469
[03/24 00:01:30    153s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2951.3M, EPOCH TIME: 1679630490.905597
[03/24 00:01:30    153s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2951.3M, EPOCH TIME: 1679630490.905689
[03/24 00:01:30    153s] DDP markSite nrRow 93 nrJob 93
[03/24 00:01:30    153s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2951.3M, EPOCH TIME: 1679630490.905885
[03/24 00:01:30    153s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2951.3M, EPOCH TIME: 1679630490.905969
[03/24 00:01:30    153s]   Spread Effort: high, standalone mode, useDDP on.
[03/24 00:01:30    153s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2887.3MB) @(0:02:33 - 0:02:33).
[03/24 00:01:30    153s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:30    153s] wireLenOptFixPriorityInst 0 inst fixed
[03/24 00:01:30    153s] tweakage running in 6 threads.
[03/24 00:01:30    153s] Placement tweakage begins.
[03/24 00:01:30    153s] wire length = 9.450e+04
[03/24 00:01:30    153s] wire length = 9.078e+04
[03/24 00:01:30    153s] Placement tweakage ends.
[03/24 00:01:30    153s] Move report: tweak moves 74 insts, mean move: 9.05 um, max move: 39.43 um 
[03/24 00:01:30    153s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U53): (260.26, 223.00) --> (260.99, 184.30)
[03/24 00:01:30    153s] 
[03/24 00:01:30    153s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:01:31    153s] Move report: legalization moves 2555 insts, mean move: 2.19 um, max move: 9.82 um spiral
[03/24 00:01:31    153s] 	Max move on inst (accumulation0/U3): (205.25, 10.58) --> (199.00, 7.00)
[03/24 00:01:31    153s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:01.0)
[03/24 00:01:31    153s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:31    153s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=2912.7MB) @(0:02:33 - 0:02:33).
[03/24 00:01:31    153s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:01:31    153s] Move report: Detail placement moves 2555 insts, mean move: 2.39 um, max move: 39.94 um 
[03/24 00:01:31    153s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U53): (260.26, 223.00) --> (260.60, 183.40)
[03/24 00:01:31    153s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2912.7MB
[03/24 00:01:31    153s] Statistics of distance of Instance movement in refine placement:
[03/24 00:01:31    153s]   maximum (X+Y) =        39.94 um
[03/24 00:01:31    153s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U53) with max move: (260.262, 223.002) -> (260.6, 183.4)
[03/24 00:01:31    153s]   mean    (X+Y) =         2.39 um
[03/24 00:01:31    153s] Summary Report:
[03/24 00:01:31    153s] Instances move: 2555 (out of 2555 movable)
[03/24 00:01:31    153s] Instances flipped: 0
[03/24 00:01:31    153s] Mean displacement: 2.39 um
[03/24 00:01:31    153s] Max displacement: 39.94 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U53) (260.262, 223.002) -> (260.6, 183.4)
[03/24 00:01:31    153s] 	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: NOR2BX2TR
[03/24 00:01:31    153s] Total instances moved : 2555
[03/24 00:01:31    153s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.245, REAL:0.162, MEM:2912.7M, EPOCH TIME: 1679630491.054343
[03/24 00:01:31    153s] Total net bbox length = 7.225e+04 (3.411e+04 3.814e+04) (ext = 2.815e+03)
[03/24 00:01:31    153s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2912.7MB
[03/24 00:01:31    153s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2912.7MB) @(0:02:33 - 0:02:33).
[03/24 00:01:31    153s] *** Finished refinePlace (0:02:33 mem=2912.7M) ***
[03/24 00:01:31    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.1
[03/24 00:01:31    153s] OPERPROF: Finished RefinePlace at level 1, CPU:0.254, REAL:0.171, MEM:2912.7M, EPOCH TIME: 1679630491.055392
[03/24 00:01:31    153s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2912.7M, EPOCH TIME: 1679630491.055491
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] All LLGs are deleted
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2912.7M, EPOCH TIME: 1679630491.057312
[03/24 00:01:31    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2912.7M, EPOCH TIME: 1679630491.057526
[03/24 00:01:31    153s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.006, MEM:2886.7M, EPOCH TIME: 1679630491.061666
[03/24 00:01:31    153s] *** Finished Initial Placement (cpu=0:00:09.6, real=0:00:06.0, mem=2886.7M) ***
[03/24 00:01:31    153s] Processing tracks to init pin-track alignment.
[03/24 00:01:31    153s] z: 2, totalTracks: 1
[03/24 00:01:31    153s] z: 4, totalTracks: 1
[03/24 00:01:31    153s] z: 6, totalTracks: 1
[03/24 00:01:31    153s] z: 8, totalTracks: 1
[03/24 00:01:31    153s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:31    153s] All LLGs are deleted
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2886.7M, EPOCH TIME: 1679630491.065084
[03/24 00:01:31    153s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2886.7M, EPOCH TIME: 1679630491.065288
[03/24 00:01:31    153s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2886.7M, EPOCH TIME: 1679630491.065753
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2966.7M, EPOCH TIME: 1679630491.068083
[03/24 00:01:31    153s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:31    153s] Core basic site is IBM13SITE
[03/24 00:01:31    153s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2966.7M, EPOCH TIME: 1679630491.076995
[03/24 00:01:31    153s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:31    153s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:31    153s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.007, MEM:2982.7M, EPOCH TIME: 1679630491.083693
[03/24 00:01:31    153s] Fast DP-INIT is on for default
[03/24 00:01:31    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:31    153s] Atter site array init, number of instance map data is 0.
[03/24 00:01:31    153s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.017, REAL:0.019, MEM:2982.7M, EPOCH TIME: 1679630491.086927
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:31    153s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.023, MEM:2886.7M, EPOCH TIME: 1679630491.088995
[03/24 00:01:31    153s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2886.7M, EPOCH TIME: 1679630491.090207
[03/24 00:01:31    153s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2886.7M, EPOCH TIME: 1679630491.090887
[03/24 00:01:31    153s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.004, REAL:0.003, MEM:2886.7M, EPOCH TIME: 1679630491.094032
[03/24 00:01:31    153s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[03/24 00:01:31    153s] Density distribution unevenness ratio = 11.507%
[03/24 00:01:31    153s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.004, REAL:0.004, MEM:2886.7M, EPOCH TIME: 1679630491.094196
[03/24 00:01:31    153s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2886.7M, EPOCH TIME: 1679630491.094289
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] All LLGs are deleted
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2886.7M, EPOCH TIME: 1679630491.096552
[03/24 00:01:31    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2886.7M, EPOCH TIME: 1679630491.096798
[03/24 00:01:31    153s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.004, REAL:0.004, MEM:2886.7M, EPOCH TIME: 1679630491.097799
[03/24 00:01:31    153s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] *** Start incrementalPlace ***
[03/24 00:01:31    153s] User Input Parameters:
[03/24 00:01:31    153s] - Congestion Driven    : On
[03/24 00:01:31    153s] - Timing Driven        : On
[03/24 00:01:31    153s] - Area-Violation Based : On
[03/24 00:01:31    153s] - Start Rollback Level : -5
[03/24 00:01:31    153s] - Legalized            : On
[03/24 00:01:31    153s] - Window Based         : Off
[03/24 00:01:31    153s] - eDen incr mode       : Off
[03/24 00:01:31    153s] - Small incr mode      : Off
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] No Views given, use default active views for adaptive view pruning
[03/24 00:01:31    153s] SKP will enable view:
[03/24 00:01:31    153s]   setupAnalysis
[03/24 00:01:31    153s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2888.7M, EPOCH TIME: 1679630491.115291
[03/24 00:01:31    153s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:31    153s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:31    153s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.008, REAL:0.008, MEM:2888.7M, EPOCH TIME: 1679630491.123045
[03/24 00:01:31    153s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2888.7M, EPOCH TIME: 1679630491.123175
[03/24 00:01:31    153s] Starting Early Global Route congestion estimation: mem = 2888.7M
[03/24 00:01:31    153s] (I)      ================== Layers ==================
[03/24 00:01:31    153s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:31    153s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:31    153s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:31    153s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:31    153s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:31    153s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:31    153s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:31    153s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:31    153s] (I)      Started Import and model ( Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:31    153s] (I)      == Non-default Options ==
[03/24 00:01:31    153s] (I)      Maximum routing layer                              : 4
[03/24 00:01:31    153s] (I)      Number of threads                                  : 6
[03/24 00:01:31    153s] (I)      Use non-blocking free Dbs wires                    : false
[03/24 00:01:31    153s] (I)      Method to set GCell size                           : row
[03/24 00:01:31    153s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:31    153s] (I)      Use row-based GCell size
[03/24 00:01:31    153s] (I)      Use row-based GCell align
[03/24 00:01:31    153s] (I)      layer 0 area = 89000
[03/24 00:01:31    153s] (I)      layer 1 area = 120000
[03/24 00:01:31    153s] (I)      layer 2 area = 120000
[03/24 00:01:31    153s] (I)      layer 3 area = 120000
[03/24 00:01:31    153s] (I)      GCell unit size   : 3600
[03/24 00:01:31    153s] (I)      GCell multiplier  : 1
[03/24 00:01:31    153s] (I)      GCell row height  : 3600
[03/24 00:01:31    153s] (I)      Actual row height : 3600
[03/24 00:01:31    153s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:31    153s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:31    153s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:31    153s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:31    153s] (I)      ============== Default via ===============
[03/24 00:01:31    153s] (I)      +---+------------------+-----------------+
[03/24 00:01:31    153s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:31    153s] (I)      +---+------------------+-----------------+
[03/24 00:01:31    153s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:31    153s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:31    153s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:31    153s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:31    153s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:31    153s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:31    153s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:31    153s] (I)      +---+------------------+-----------------+
[03/24 00:01:31    153s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:31    153s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:31    153s] [NR-eGR] Read 0 other shapes
[03/24 00:01:31    153s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:31    153s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:31    153s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:31    153s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:31    153s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:31    153s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:31    153s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:31    153s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:31    153s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:31    153s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/24 00:01:31    153s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:31    153s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:31    153s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:31    153s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:31    153s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:31    153s] (I)      Number of ignored nets                =      0
[03/24 00:01:31    153s] (I)      Number of connected nets              =      0
[03/24 00:01:31    153s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:31    153s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:31    153s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:31    153s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:31    153s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:31    153s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:31    153s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:31    153s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:31    153s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:31    153s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:31    153s] (I)      Ndr track 0 does not exist
[03/24 00:01:31    153s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:31    153s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:31    153s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:31    153s] (I)      Site width          :   400  (dbu)
[03/24 00:01:31    153s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:31    153s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:31    153s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:31    153s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:31    153s] (I)      Grid                :    97    97     4
[03/24 00:01:31    153s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:31    153s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:31    153s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:31    153s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:31    153s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:31    153s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:31    153s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:31    153s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:31    153s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:31    153s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:31    153s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:31    153s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:31    153s] (I)      --------------------------------------------------------
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:31    153s] [NR-eGR] Rule id: 0  Nets: 2622
[03/24 00:01:31    153s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:31    153s] (I)                    Layer    2    3    4 
[03/24 00:01:31    153s] (I)                    Pitch  400  400  400 
[03/24 00:01:31    153s] (I)             #Used tracks    1    1    1 
[03/24 00:01:31    153s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:31    153s] [NR-eGR] ========================================
[03/24 00:01:31    153s] [NR-eGR] 
[03/24 00:01:31    153s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:31    153s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:31    153s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:31    153s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:31    153s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:31    153s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:31    153s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:31    153s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:31    153s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:31    153s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] (I)      Reset routing kernel
[03/24 00:01:31    153s] (I)      Started Global Routing ( Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] (I)      totalPins=9384  totalGlobalPin=9302 (99.13%)
[03/24 00:01:31    153s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:31    153s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] (I)      ============  Phase 1a Route ============
[03/24 00:01:31    153s] (I)      Usage: 24548 = (11764 H, 12784 V) = (14.91% H, 8.73% V) = (4.235e+04um H, 4.602e+04um V)
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] (I)      ============  Phase 1b Route ============
[03/24 00:01:31    153s] (I)      Usage: 24548 = (11764 H, 12784 V) = (14.91% H, 8.73% V) = (4.235e+04um H, 4.602e+04um V)
[03/24 00:01:31    153s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.837280e+04um
[03/24 00:01:31    153s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:01:31    153s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] (I)      ============  Phase 1c Route ============
[03/24 00:01:31    153s] (I)      Usage: 24548 = (11764 H, 12784 V) = (14.91% H, 8.73% V) = (4.235e+04um H, 4.602e+04um V)
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] (I)      ============  Phase 1d Route ============
[03/24 00:01:31    153s] (I)      Usage: 24548 = (11764 H, 12784 V) = (14.91% H, 8.73% V) = (4.235e+04um H, 4.602e+04um V)
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] (I)      ============  Phase 1e Route ============
[03/24 00:01:31    153s] (I)      Usage: 24548 = (11764 H, 12784 V) = (14.91% H, 8.73% V) = (4.235e+04um H, 4.602e+04um V)
[03/24 00:01:31    153s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.837280e+04um
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] (I)      ============  Phase 1l Route ============
[03/24 00:01:31    153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:31    153s] (I)      Layer  2:      77197     14744         0           0       83808    ( 0.00%) 
[03/24 00:01:31    153s] (I)      Layer  3:      78897     11808         0           0       83808    ( 0.00%) 
[03/24 00:01:31    153s] (I)      Layer  4:      68787       924         0           0       83808    ( 0.00%) 
[03/24 00:01:31    153s] (I)      Total:        224881     27476         0           0      251424    ( 0.00%) 
[03/24 00:01:31    153s] (I)      
[03/24 00:01:31    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:31    153s] [NR-eGR]                        OverCon            
[03/24 00:01:31    153s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:31    153s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:01:31    153s] [NR-eGR] ----------------------------------------------
[03/24 00:01:31    153s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:31    153s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:31    153s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:31    153s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:31    153s] [NR-eGR] ----------------------------------------------
[03/24 00:01:31    153s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:01:31    153s] [NR-eGR] 
[03/24 00:01:31    153s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:31    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:31    153s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2888.7M
[03/24 00:01:31    153s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.106, REAL:0.071, MEM:2888.7M, EPOCH TIME: 1679630491.193975
[03/24 00:01:31    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:2888.7M, EPOCH TIME: 1679630491.194040
[03/24 00:01:31    153s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:31    153s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:01:31    153s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:31    153s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:01:31    153s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:31    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:01:31    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:01:31    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.007, MEM:2888.7M, EPOCH TIME: 1679630491.201201
[03/24 00:01:31    153s] Skipped repairing congestion.
[03/24 00:01:31    153s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2888.7M, EPOCH TIME: 1679630491.201345
[03/24 00:01:31    153s] Starting Early Global Route wiring: mem = 2888.7M
[03/24 00:01:31    153s] (I)      ============= Track Assignment ============
[03/24 00:01:31    153s] (I)      Started Track Assignment (6T) ( Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:01:31    153s] (I)      Run Multi-thread track assignment
[03/24 00:01:31    153s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.02 sec, Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] (I)      Started Export ( Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] [NR-eGR]             Length (um)   Vias 
[03/24 00:01:31    153s] [NR-eGR] -------------------------------
[03/24 00:01:31    153s] [NR-eGR]  M1  (1H)             0   9316 
[03/24 00:01:31    153s] [NR-eGR]  M2  (2V)         44032  14877 
[03/24 00:01:31    153s] [NR-eGR]  M3  (3H)         44275    292 
[03/24 00:01:31    153s] [NR-eGR]  M4  (4V)          3366      0 
[03/24 00:01:31    153s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:01:31    153s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:01:31    153s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:01:31    153s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:01:31    153s] [NR-eGR] -------------------------------
[03/24 00:01:31    153s] [NR-eGR]      Total        91673  24485 
[03/24 00:01:31    153s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:31    153s] [NR-eGR] Total half perimeter of net bounding box: 72252um
[03/24 00:01:31    153s] [NR-eGR] Total length: 91673um, number of vias: 24485
[03/24 00:01:31    153s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:31    153s] [NR-eGR] Total eGR-routed clock nets wire length: 6370um, number of vias: 2027
[03/24 00:01:31    153s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:31    153s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2888.67 MB )
[03/24 00:01:31    153s] Early Global Route wiring runtime: 0.04 seconds, mem = 2888.7M
[03/24 00:01:31    153s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.081, REAL:0.039, MEM:2888.7M, EPOCH TIME: 1679630491.240052
[03/24 00:01:31    153s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:31    153s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:31    153s] 0 delay mode for cte disabled.
[03/24 00:01:31    153s] SKP cleared!
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] *** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
[03/24 00:01:31    153s] Tdgp not successfully inited but do clear! skip clearing
[03/24 00:01:31    153s] **placeDesign ... cpu = 0: 0:11, real = 0: 0: 7, mem = 2616.7M **
[03/24 00:01:31    153s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/24 00:01:31    153s] VSMManager cleared!
[03/24 00:01:31    153s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.5/0:00:06.6 (1.6), totSession cpu/real = 0:02:33.8/0:17:30.2 (0.1), mem = 2616.7M
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] =============================================================================================
[03/24 00:01:31    153s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.14-s109_1
[03/24 00:01:31    153s] =============================================================================================
[03/24 00:01:31    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:31    153s] ---------------------------------------------------------------------------------------------
[03/24 00:01:31    153s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:01:31    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:31    153s] [ TimingUpdate           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    4.3
[03/24 00:01:31    153s] [ MISC                   ]          0:00:06.6  (  99.2 % )     0:00:06.6 /  0:00:10.4    1.6
[03/24 00:01:31    153s] ---------------------------------------------------------------------------------------------
[03/24 00:01:31    153s]  GlobalPlace #1 TOTAL               0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:10.5    1.6
[03/24 00:01:31    153s] ---------------------------------------------------------------------------------------------
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] Enable CTE adjustment.
[03/24 00:01:31    153s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2099.1M, totSessionCpu=0:02:34 **
[03/24 00:01:31    153s] GigaOpt running with 6 threads.
[03/24 00:01:31    153s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:33.8/0:17:30.3 (0.1), mem = 2616.7M
[03/24 00:01:31    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2616.7M, EPOCH TIME: 1679630491.345335
[03/24 00:01:31    153s] Processing tracks to init pin-track alignment.
[03/24 00:01:31    153s] z: 2, totalTracks: 1
[03/24 00:01:31    153s] z: 4, totalTracks: 1
[03/24 00:01:31    153s] z: 6, totalTracks: 1
[03/24 00:01:31    153s] z: 8, totalTracks: 1
[03/24 00:01:31    153s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:31    153s] All LLGs are deleted
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2616.7M, EPOCH TIME: 1679630491.347856
[03/24 00:01:31    153s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2616.7M, EPOCH TIME: 1679630491.348064
[03/24 00:01:31    153s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2616.7M, EPOCH TIME: 1679630491.348510
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2712.7M, EPOCH TIME: 1679630491.352860
[03/24 00:01:31    153s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:31    153s] Core basic site is IBM13SITE
[03/24 00:01:31    153s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2712.7M, EPOCH TIME: 1679630491.366236
[03/24 00:01:31    153s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:31    153s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:31    153s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:2712.7M, EPOCH TIME: 1679630491.370518
[03/24 00:01:31    153s] Fast DP-INIT is on for default
[03/24 00:01:31    153s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:31    153s] Atter site array init, number of instance map data is 0.
[03/24 00:01:31    153s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.020, MEM:2712.7M, EPOCH TIME: 1679630491.373207
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:31    153s] OPERPROF:     Starting CMU at level 3, MEM:2712.7M, EPOCH TIME: 1679630491.374013
[03/24 00:01:31    153s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2712.7M, EPOCH TIME: 1679630491.374508
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:31    153s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.028, MEM:2616.7M, EPOCH TIME: 1679630491.376199
[03/24 00:01:31    153s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2616.7M, EPOCH TIME: 1679630491.376328
[03/24 00:01:31    153s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2616.7M, EPOCH TIME: 1679630491.379705
[03/24 00:01:31    153s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2616.7MB).
[03/24 00:01:31    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.037, MEM:2616.7M, EPOCH TIME: 1679630491.381993
[03/24 00:01:31    153s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2616.7M, EPOCH TIME: 1679630491.382131
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:31    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:2616.7M, EPOCH TIME: 1679630491.386911
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] Trim Metal Layers:
[03/24 00:01:31    153s] LayerId::1 widthSet size::1
[03/24 00:01:31    153s] LayerId::2 widthSet size::1
[03/24 00:01:31    153s] LayerId::3 widthSet size::1
[03/24 00:01:31    153s] LayerId::4 widthSet size::1
[03/24 00:01:31    153s] LayerId::5 widthSet size::1
[03/24 00:01:31    153s] LayerId::6 widthSet size::1
[03/24 00:01:31    153s] LayerId::7 widthSet size::1
[03/24 00:01:31    153s] LayerId::8 widthSet size::1
[03/24 00:01:31    153s] Updating RC grid for preRoute extraction ...
[03/24 00:01:31    153s] eee: pegSigSF::1.070000
[03/24 00:01:31    153s] Initializing multi-corner resistance tables ...
[03/24 00:01:31    153s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:31    153s] eee: l::2 avDens::0.144263 usedTrk::1298.364894 availTrk::9000.000000 sigTrk::1298.364894
[03/24 00:01:31    153s] eee: l::3 avDens::0.146045 usedTrk::1301.264168 availTrk::8910.000000 sigTrk::1301.264168
[03/24 00:01:31    153s] eee: l::4 avDens::0.042340 usedTrk::381.058556 availTrk::9000.000000 sigTrk::381.058556
[03/24 00:01:31    153s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:31    153s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:31    153s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:31    153s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:31    153s] {RT rc-typ 0 4 4 0}
[03/24 00:01:31    153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036713 aWlH=0.000000 lMod=0 pMax=0.807700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] Creating Lib Analyzer ...
[03/24 00:01:31    153s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:31    153s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:31    153s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:31    153s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:01:31    153s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:31    153s] 
[03/24 00:01:31    153s] {RT rc-typ 0 4 4 0}
[03/24 00:01:32    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=2622.7M
[03/24 00:01:32    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=2622.7M
[03/24 00:01:32    154s] Creating Lib Analyzer, finished. 
[03/24 00:01:32    154s] #optDebug: fT-S <1 2 3 1 0>
[03/24 00:01:32    154s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2104.6M, totSessionCpu=0:02:35 **
[03/24 00:01:32    154s] *** optDesign -preCTS ***
[03/24 00:01:32    154s] DRC Margin: user margin 0.1; extra margin 0.2
[03/24 00:01:32    154s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/24 00:01:32    154s] Hold Target Slack: user slack 0.05
[03/24 00:01:32    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2622.7M, EPOCH TIME: 1679630492.189350
[03/24 00:01:32    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:32    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.014, MEM:2622.7M, EPOCH TIME: 1679630492.203377
[03/24 00:01:32    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    154s] Multi-VT timing optimization disabled based on library information.
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:01:32    154s] Deleting Lib Analyzer.
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Deleting Cell Server End ...
[03/24 00:01:32    154s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:01:32    154s] Summary for sequential cells identification: 
[03/24 00:01:32    154s]   Identified SBFF number: 112
[03/24 00:01:32    154s]   Identified MBFF number: 0
[03/24 00:01:32    154s]   Identified SB Latch number: 0
[03/24 00:01:32    154s]   Identified MB Latch number: 0
[03/24 00:01:32    154s]   Not identified SBFF number: 8
[03/24 00:01:32    154s]   Not identified MBFF number: 0
[03/24 00:01:32    154s]   Not identified SB Latch number: 0
[03/24 00:01:32    154s]   Not identified MB Latch number: 0
[03/24 00:01:32    154s]   Number of sequential cells which are not FFs: 34
[03/24 00:01:32    154s]  Visiting view : setupAnalysis
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:01:32    154s]  Visiting view : holdAnalysis
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:01:32    154s] TLC MultiMap info (StdDelay):
[03/24 00:01:32    154s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:32    154s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:32    154s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:32    154s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:32    154s]  Setting StdDelay to: 22.7ps
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Deleting Cell Server End ...
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] Creating Lib Analyzer ...
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:01:32    154s] Summary for sequential cells identification: 
[03/24 00:01:32    154s]   Identified SBFF number: 112
[03/24 00:01:32    154s]   Identified MBFF number: 0
[03/24 00:01:32    154s]   Identified SB Latch number: 0
[03/24 00:01:32    154s]   Identified MB Latch number: 0
[03/24 00:01:32    154s]   Not identified SBFF number: 8
[03/24 00:01:32    154s]   Not identified MBFF number: 0
[03/24 00:01:32    154s]   Not identified SB Latch number: 0
[03/24 00:01:32    154s]   Not identified MB Latch number: 0
[03/24 00:01:32    154s]   Number of sequential cells which are not FFs: 34
[03/24 00:01:32    154s]  Visiting view : setupAnalysis
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:01:32    154s]  Visiting view : holdAnalysis
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:01:32    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:01:32    154s] TLC MultiMap info (StdDelay):
[03/24 00:01:32    154s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:32    154s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:32    154s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:32    154s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:32    154s]  Setting StdDelay to: 22.7ps
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:01:32    154s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:32    154s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:32    154s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:32    154s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:01:32    154s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:32    154s] 
[03/24 00:01:32    154s] {RT rc-typ 0 4 4 0}
[03/24 00:01:32    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=2622.7M
[03/24 00:01:32    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=2622.7M
[03/24 00:01:32    155s] Creating Lib Analyzer, finished. 
[03/24 00:01:32    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2622.7M, EPOCH TIME: 1679630492.943564
[03/24 00:01:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    155s] All LLGs are deleted
[03/24 00:01:32    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:32    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2622.7M, EPOCH TIME: 1679630492.943743
[03/24 00:01:32    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2622.7M, EPOCH TIME: 1679630492.943834
[03/24 00:01:32    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2622.7M, EPOCH TIME: 1679630492.944217
[03/24 00:01:32    155s] {MMLU 0 0 2622}
[03/24 00:01:32    155s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=2622.7M
[03/24 00:01:32    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:35 mem=2622.7M
[03/24 00:01:32    155s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:32    155s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:32    155s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2622.68 MB )
[03/24 00:01:32    155s] (I)      ================== Layers ==================
[03/24 00:01:32    155s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:32    155s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:32    155s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:32    155s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:32    155s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:32    155s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:32    155s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:32    155s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:32    155s] (I)      Started Import and model ( Curr Mem: 2622.68 MB )
[03/24 00:01:32    155s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:32    155s] (I)      Number of ignored instance 0
[03/24 00:01:32    155s] (I)      Number of inbound cells 0
[03/24 00:01:32    155s] (I)      Number of opened ILM blockages 0
[03/24 00:01:32    155s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/24 00:01:32    155s] (I)      numMoveCells=2555, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/24 00:01:32    155s] (I)      cell height: 3600, count: 2555
[03/24 00:01:32    155s] (I)      Number of nets = 2622 ( 0 ignored )
[03/24 00:01:32    155s] (I)      Read rows... (mem=2622.7M)
[03/24 00:01:32    155s] (I)      rowRegion is not equal to core box, resetting core box
[03/24 00:01:32    155s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/24 00:01:32    155s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/24 00:01:32    155s] (I)      Done Read rows (cpu=0.000s, mem=2622.7M)
[03/24 00:01:32    155s] (I)      Identified Clock instances: Flop 716, Clock buffer/inverter 0, Gate 0, Logic 0
[03/24 00:01:32    155s] (I)      Read module constraints... (mem=2622.7M)
[03/24 00:01:32    155s] (I)      Done Read module constraints (cpu=0.000s, mem=2622.7M)
[03/24 00:01:32    155s] (I)      == Non-default Options ==
[03/24 00:01:32    155s] (I)      Maximum routing layer                              : 4
[03/24 00:01:32    155s] (I)      Buffering-aware routing                            : true
[03/24 00:01:32    155s] (I)      Spread congestion away from blockages              : true
[03/24 00:01:32    155s] (I)      Number of threads                                  : 6
[03/24 00:01:32    155s] (I)      Overflow penalty cost                              : 10
[03/24 00:01:32    155s] (I)      Source-to-sink ratio                               : 0.300000
[03/24 00:01:32    155s] (I)      Method to set GCell size                           : row
[03/24 00:01:32    155s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:32    155s] (I)      Use row-based GCell size
[03/24 00:01:32    155s] (I)      Use row-based GCell align
[03/24 00:01:32    155s] (I)      layer 0 area = 89000
[03/24 00:01:32    155s] (I)      layer 1 area = 120000
[03/24 00:01:32    155s] (I)      layer 2 area = 120000
[03/24 00:01:32    155s] (I)      layer 3 area = 120000
[03/24 00:01:32    155s] (I)      GCell unit size   : 3600
[03/24 00:01:32    155s] (I)      GCell multiplier  : 1
[03/24 00:01:32    155s] (I)      GCell row height  : 3600
[03/24 00:01:32    155s] (I)      Actual row height : 3600
[03/24 00:01:32    155s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:32    155s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:32    155s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:32    155s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:32    155s] (I)      ============== Default via ===============
[03/24 00:01:32    155s] (I)      +---+------------------+-----------------+
[03/24 00:01:32    155s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:32    155s] (I)      +---+------------------+-----------------+
[03/24 00:01:32    155s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:32    155s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:32    155s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:32    155s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:32    155s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:32    155s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:32    155s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:32    155s] (I)      +---+------------------+-----------------+
[03/24 00:01:32    155s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:32    155s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:32    155s] [NR-eGR] Read 0 other shapes
[03/24 00:01:32    155s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:32    155s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:32    155s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:32    155s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:32    155s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:32    155s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:32    155s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:32    155s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:32    155s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:32    155s] [NR-eGR] Read 2622 nets ( ignored 0 )
[03/24 00:01:32    155s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:32    155s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:32    155s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:32    155s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:32    155s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:32    155s] (I)      Number of ignored nets                =      0
[03/24 00:01:32    155s] (I)      Number of connected nets              =      0
[03/24 00:01:32    155s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:32    155s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:32    155s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:32    155s] (I)      Constructing bin map
[03/24 00:01:32    155s] (I)      Initialize bin information with width=7200 height=7200
[03/24 00:01:32    155s] (I)      Done constructing bin map
[03/24 00:01:32    155s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:32    155s] (I)      Ndr track 0 does not exist
[03/24 00:01:32    155s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:32    155s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:32    155s] (I)      Core area           : (7000, 7000) - (343000, 341800)
[03/24 00:01:32    155s] (I)      Site width          :   400  (dbu)
[03/24 00:01:32    155s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:32    155s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:32    155s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:32    155s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:32    155s] (I)      Grid                :    97    97     4
[03/24 00:01:32    155s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:32    155s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:32    155s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:32    155s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:32    155s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:32    155s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:32    155s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:32    155s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:32    155s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:32    155s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:32    155s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:32    155s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:32    155s] (I)      --------------------------------------------------------
[03/24 00:01:32    155s] 
[03/24 00:01:32    155s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:32    155s] [NR-eGR] Rule id: 0  Nets: 2622
[03/24 00:01:32    155s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:32    155s] (I)                    Layer    2    3    4 
[03/24 00:01:32    155s] (I)                    Pitch  400  400  400 
[03/24 00:01:32    155s] (I)             #Used tracks    1    1    1 
[03/24 00:01:32    155s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:32    155s] [NR-eGR] ========================================
[03/24 00:01:32    155s] [NR-eGR] 
[03/24 00:01:32    155s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:32    155s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:32    155s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:32    155s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:32    155s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:32    155s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:32    155s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:32    155s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:32    155s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:32    155s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2622.68 MB )
[03/24 00:01:32    155s] (I)      Reset routing kernel
[03/24 00:01:32    155s] (I)      Started Global Routing ( Curr Mem: 2622.68 MB )
[03/24 00:01:32    155s] (I)      totalPins=9384  totalGlobalPin=9302 (99.13%)
[03/24 00:01:32    155s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:32    155s] (I)      #blocked areas for congestion spreading : 0
[03/24 00:01:32    155s] [NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[03/24 00:01:32    155s] (I)      
[03/24 00:01:32    155s] (I)      ============  Phase 1a Route ============
[03/24 00:01:32    155s] (I)      Usage: 24838 = (11867 H, 12971 V) = (15.04% H, 8.86% V) = (4.272e+04um H, 4.670e+04um V)
[03/24 00:01:33    155s] (I)      
[03/24 00:01:33    155s] (I)      ============  Phase 1b Route ============
[03/24 00:01:33    155s] (I)      Usage: 24838 = (11867 H, 12971 V) = (15.04% H, 8.86% V) = (4.272e+04um H, 4.670e+04um V)
[03/24 00:01:33    155s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.941680e+04um
[03/24 00:01:33    155s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:01:33    155s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:33    155s] (I)      
[03/24 00:01:33    155s] (I)      ============  Phase 1c Route ============
[03/24 00:01:33    155s] (I)      Usage: 24838 = (11867 H, 12971 V) = (15.04% H, 8.86% V) = (4.272e+04um H, 4.670e+04um V)
[03/24 00:01:33    155s] (I)      
[03/24 00:01:33    155s] (I)      ============  Phase 1d Route ============
[03/24 00:01:33    155s] (I)      Usage: 24838 = (11867 H, 12971 V) = (15.04% H, 8.86% V) = (4.272e+04um H, 4.670e+04um V)
[03/24 00:01:33    155s] (I)      
[03/24 00:01:33    155s] (I)      ============  Phase 1e Route ============
[03/24 00:01:33    155s] (I)      Usage: 24838 = (11867 H, 12971 V) = (15.04% H, 8.86% V) = (4.272e+04um H, 4.670e+04um V)
[03/24 00:01:33    155s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.941680e+04um
[03/24 00:01:33    155s] (I)      
[03/24 00:01:33    155s] (I)      ============  Phase 1l Route ============
[03/24 00:01:33    155s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:33    155s] (I)      Layer  2:      77197     14782         0           0       83808    ( 0.00%) 
[03/24 00:01:33    155s] (I)      Layer  3:      78897     11907         0           0       83808    ( 0.00%) 
[03/24 00:01:33    155s] (I)      Layer  4:      68787      1058         0           0       83808    ( 0.00%) 
[03/24 00:01:33    155s] (I)      Total:        224881     27747         0           0      251424    ( 0.00%) 
[03/24 00:01:33    155s] (I)      
[03/24 00:01:33    155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:33    155s] [NR-eGR]                        OverCon            
[03/24 00:01:33    155s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:33    155s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:01:33    155s] [NR-eGR] ----------------------------------------------
[03/24 00:01:33    155s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:33    155s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:33    155s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:33    155s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:33    155s] [NR-eGR] ----------------------------------------------
[03/24 00:01:33    155s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:01:33    155s] [NR-eGR] 
[03/24 00:01:33    155s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 2622.68 MB )
[03/24 00:01:33    155s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:33    155s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:33    155s] (I)      ============= Track Assignment ============
[03/24 00:01:33    155s] (I)      Started Track Assignment (6T) ( Curr Mem: 2622.68 MB )
[03/24 00:01:33    155s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:01:33    155s] (I)      Run Multi-thread track assignment
[03/24 00:01:33    155s] (I)      Finished Track Assignment (6T) ( CPU: 0.05 sec, Real: 0.01 sec, Curr Mem: 2622.68 MB )
[03/24 00:01:33    155s] (I)      Started Export ( Curr Mem: 2622.68 MB )
[03/24 00:01:33    155s] [NR-eGR]             Length (um)   Vias 
[03/24 00:01:33    155s] [NR-eGR] -------------------------------
[03/24 00:01:33    155s] [NR-eGR]  M1  (1H)             0   9316 
[03/24 00:01:33    155s] [NR-eGR]  M2  (2V)         44219  14846 
[03/24 00:01:33    155s] [NR-eGR]  M3  (3H)         44648    314 
[03/24 00:01:33    155s] [NR-eGR]  M4  (4V)          3855      0 
[03/24 00:01:33    155s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:01:33    155s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:01:33    155s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:01:33    155s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:01:33    155s] [NR-eGR] -------------------------------
[03/24 00:01:33    155s] [NR-eGR]      Total        92722  24476 
[03/24 00:01:33    155s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:33    155s] [NR-eGR] Total half perimeter of net bounding box: 72252um
[03/24 00:01:33    155s] [NR-eGR] Total length: 92722um, number of vias: 24476
[03/24 00:01:33    155s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:33    155s] [NR-eGR] Total eGR-routed clock nets wire length: 6834um, number of vias: 2020
[03/24 00:01:33    155s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:33    155s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2622.68 MB )
[03/24 00:01:33    155s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.11 sec, Curr Mem: 2622.68 MB )
[03/24 00:01:33    155s] (I)      ===================================== Runtime Summary ======================================
[03/24 00:01:33    155s] (I)       Step                                             %     Start    Finish      Real       CPU 
[03/24 00:01:33    155s] (I)      --------------------------------------------------------------------------------------------
[03/24 00:01:33    155s] (I)       Early Global Route kernel                  100.00%  3.90 sec  4.01 sec  0.11 sec  0.19 sec 
[03/24 00:01:33    155s] (I)       +-Import and model                          26.23%  3.90 sec  3.93 sec  0.03 sec  0.03 sec 
[03/24 00:01:33    155s] (I)       | +-Create place DB                          7.86%  3.90 sec  3.91 sec  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | | +-Import place data                      7.67%  3.90 sec  3.91 sec  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read instances and placement         2.09%  3.90 sec  3.91 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read nets                            3.95%  3.91 sec  3.91 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Create route DB                         11.49%  3.91 sec  3.92 sec  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | | +-Import route data (6T)                10.84%  3.91 sec  3.92 sec  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read blockages ( Layer 2-4 )         2.60%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read routing blockages             0.00%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read instance blockages            0.68%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read PG blockages                  0.59%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read clock blockages               0.05%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read other blockages               0.05%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read halo blockages                0.03%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Read boundary cut boxes            0.00%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read blackboxes                      0.03%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read prerouted                       0.17%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read unlegalized nets                0.34%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Read nets                            0.71%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Set up via pillars                   0.01%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Initialize 3D grid graph             0.02%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Model blockage capacity              1.80%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Initialize 3D capacity             1.56%  3.92 sec  3.92 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Read aux data                            0.65%  3.92 sec  3.93 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Others data preparation                  0.29%  3.93 sec  3.93 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Create route kernel                      4.90%  3.93 sec  3.93 sec  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       +-Global Routing                            34.37%  3.93 sec  3.97 sec  0.04 sec  0.07 sec 
[03/24 00:01:33    155s] (I)       | +-Initialization                           1.09%  3.93 sec  3.93 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Net group 1                             30.17%  3.93 sec  3.97 sec  0.03 sec  0.07 sec 
[03/24 00:01:33    155s] (I)       | | +-Generate topology (6T)                 2.73%  3.93 sec  3.94 sec  0.00 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | | +-Phase 1a                               8.13%  3.94 sec  3.95 sec  0.01 sec  0.02 sec 
[03/24 00:01:33    155s] (I)       | | | +-Pattern routing (6T)                 6.91%  3.94 sec  3.95 sec  0.01 sec  0.02 sec 
[03/24 00:01:33    155s] (I)       | | | +-Add via demand to 2D                 0.77%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | +-Phase 1b                               0.24%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | +-Phase 1c                               0.05%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | +-Phase 1d                               0.05%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | +-Phase 1e                               0.59%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | +-Route legalization                   0.25%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | | | +-Legalize Reach Aware Violations    0.09%  3.95 sec  3.95 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | | +-Phase 1l                              15.39%  3.95 sec  3.97 sec  0.02 sec  0.04 sec 
[03/24 00:01:33    155s] (I)       | | | +-Layer assignment (6T)               14.55%  3.95 sec  3.97 sec  0.02 sec  0.04 sec 
[03/24 00:01:33    155s] (I)       | +-Clean cong LA                            0.00%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       +-Export 3D cong map                         1.25%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Export 2D cong map                       0.19%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       +-Extract Global 3D Wires                    0.65%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       +-Track Assignment (6T)                     11.66%  3.97 sec  3.99 sec  0.01 sec  0.05 sec 
[03/24 00:01:33    155s] (I)       | +-Initialization                           0.17%  3.97 sec  3.97 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Track Assignment Kernel                 11.03%  3.97 sec  3.99 sec  0.01 sec  0.04 sec 
[03/24 00:01:33    155s] (I)       | +-Free Memory                              0.01%  3.99 sec  3.99 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       +-Export                                    17.00%  3.99 sec  4.01 sec  0.02 sec  0.03 sec 
[03/24 00:01:33    155s] (I)       | +-Export DB wires                          6.44%  3.99 sec  3.99 sec  0.01 sec  0.02 sec 
[03/24 00:01:33    155s] (I)       | | +-Export all nets (6T)                   4.03%  3.99 sec  3.99 sec  0.00 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | | +-Set wire vias (6T)                     1.42%  3.99 sec  3.99 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Report wirelength                        6.31%  3.99 sec  4.00 sec  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)       | +-Update net boxes                         3.63%  4.00 sec  4.01 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       | +-Update timing                            0.00%  4.01 sec  4.01 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)       +-Postprocess design                         0.92%  4.01 sec  4.01 sec  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)      ====================== Summary by functions ======================
[03/24 00:01:33    155s] (I)       Lv  Step                                   %      Real       CPU 
[03/24 00:01:33    155s] (I)      ------------------------------------------------------------------
[03/24 00:01:33    155s] (I)        0  Early Global Route kernel        100.00%  0.11 sec  0.19 sec 
[03/24 00:01:33    155s] (I)        1  Global Routing                    34.37%  0.04 sec  0.07 sec 
[03/24 00:01:33    155s] (I)        1  Import and model                  26.23%  0.03 sec  0.03 sec 
[03/24 00:01:33    155s] (I)        1  Export                            17.00%  0.02 sec  0.03 sec 
[03/24 00:01:33    155s] (I)        1  Track Assignment (6T)             11.66%  0.01 sec  0.05 sec 
[03/24 00:01:33    155s] (I)        1  Export 3D cong map                 1.25%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        1  Postprocess design                 0.92%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        1  Extract Global 3D Wires            0.65%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Net group 1                       30.17%  0.03 sec  0.07 sec 
[03/24 00:01:33    155s] (I)        2  Create route DB                   11.49%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        2  Track Assignment Kernel           11.03%  0.01 sec  0.04 sec 
[03/24 00:01:33    155s] (I)        2  Create place DB                    7.86%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        2  Export DB wires                    6.44%  0.01 sec  0.02 sec 
[03/24 00:01:33    155s] (I)        2  Report wirelength                  6.31%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        2  Create route kernel                4.90%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        2  Update net boxes                   3.63%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Initialization                     1.25%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Read aux data                      0.65%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Others data preparation            0.29%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Export 2D cong map                 0.19%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        3  Phase 1l                          15.39%  0.02 sec  0.04 sec 
[03/24 00:01:33    155s] (I)        3  Import route data (6T)            10.84%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        3  Phase 1a                           8.13%  0.01 sec  0.02 sec 
[03/24 00:01:33    155s] (I)        3  Import place data                  7.67%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        3  Export all nets (6T)               4.03%  0.00 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        3  Generate topology (6T)             2.73%  0.00 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        3  Set wire vias (6T)                 1.42%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        3  Phase 1e                           0.59%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        3  Phase 1b                           0.24%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        3  Phase 1c                           0.05%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        3  Phase 1d                           0.05%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Layer assignment (6T)             14.55%  0.02 sec  0.04 sec 
[03/24 00:01:33    155s] (I)        4  Pattern routing (6T)               6.91%  0.01 sec  0.02 sec 
[03/24 00:01:33    155s] (I)        4  Read nets                          4.66%  0.01 sec  0.01 sec 
[03/24 00:01:33    155s] (I)        4  Read blockages ( Layer 2-4 )       2.60%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Read instances and placement       2.09%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Model blockage capacity            1.80%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Add via demand to 2D               0.77%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Read unlegalized nets              0.34%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Route legalization                 0.25%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Read prerouted                     0.17%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Read blackboxes                    0.03%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Initialize 3D grid graph           0.02%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Initialize 3D capacity             1.56%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read instance blockages            0.68%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read PG blockages                  0.59%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Legalize Reach Aware Violations    0.09%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read other blockages               0.05%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read halo blockages                0.03%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[03/24 00:01:33    155s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:33    155s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:33    155s] Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
[03/24 00:01:33    155s] PreRoute RC Extraction called for design PE_top.
[03/24 00:01:33    155s] RC Extraction called in multi-corner(1) mode.
[03/24 00:01:33    155s] RCMode: PreRoute
[03/24 00:01:33    155s]       RC Corner Indexes            0   
[03/24 00:01:33    155s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:01:33    155s] Resistance Scaling Factor    : 1.00000 
[03/24 00:01:33    155s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:01:33    155s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:01:33    155s] Shrink Factor                : 1.00000
[03/24 00:01:33    155s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:01:33    155s] Using Quantus QRC technology file ...
[03/24 00:01:33    155s] 
[03/24 00:01:33    155s] Trim Metal Layers:
[03/24 00:01:33    155s] LayerId::1 widthSet size::1
[03/24 00:01:33    155s] LayerId::2 widthSet size::1
[03/24 00:01:33    155s] LayerId::3 widthSet size::1
[03/24 00:01:33    155s] LayerId::4 widthSet size::1
[03/24 00:01:33    155s] LayerId::5 widthSet size::1
[03/24 00:01:33    155s] LayerId::6 widthSet size::1
[03/24 00:01:33    155s] LayerId::7 widthSet size::1
[03/24 00:01:33    155s] LayerId::8 widthSet size::1
[03/24 00:01:33    155s] Updating RC grid for preRoute extraction ...
[03/24 00:01:33    155s] eee: pegSigSF::1.070000
[03/24 00:01:33    155s] Initializing multi-corner resistance tables ...
[03/24 00:01:33    155s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:33    155s] eee: l::2 avDens::0.144858 usedTrk::1303.720003 availTrk::9000.000000 sigTrk::1303.720003
[03/24 00:01:33    155s] eee: l::3 avDens::0.147196 usedTrk::1311.514464 availTrk::8910.000000 sigTrk::1311.514464
[03/24 00:01:33    155s] eee: l::4 avDens::0.043807 usedTrk::394.264139 availTrk::9000.000000 sigTrk::394.264139
[03/24 00:01:33    155s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:33    155s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:33    155s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:33    155s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:33    155s] {RT rc-typ 0 4 4 0}
[03/24 00:01:33    155s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.041576 aWlH=0.000000 lMod=0 pMax=0.808000 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:33    155s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2622.684M)
[03/24 00:01:33    155s] All LLGs are deleted
[03/24 00:01:33    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2622.7M, EPOCH TIME: 1679630493.129021
[03/24 00:01:33    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2622.7M, EPOCH TIME: 1679630493.129287
[03/24 00:01:33    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2622.7M, EPOCH TIME: 1679630493.129982
[03/24 00:01:33    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    155s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2718.7M, EPOCH TIME: 1679630493.133065
[03/24 00:01:33    155s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:33    155s] Core basic site is IBM13SITE
[03/24 00:01:33    155s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2718.7M, EPOCH TIME: 1679630493.148736
[03/24 00:01:33    155s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:33    155s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:33    155s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.004, REAL:0.003, MEM:2718.7M, EPOCH TIME: 1679630493.152014
[03/24 00:01:33    155s] Fast DP-INIT is on for default
[03/24 00:01:33    155s] Atter site array init, number of instance map data is 0.
[03/24 00:01:33    155s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.023, REAL:0.022, MEM:2718.7M, EPOCH TIME: 1679630493.154834
[03/24 00:01:33    155s] 
[03/24 00:01:33    155s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:33    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:2622.7M, EPOCH TIME: 1679630493.157057
[03/24 00:01:33    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    155s] Starting delay calculation for Setup views
[03/24 00:01:33    155s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:01:33    155s] #################################################################################
[03/24 00:01:33    155s] # Design Stage: PreRoute
[03/24 00:01:33    155s] # Design Name: PE_top
[03/24 00:01:33    155s] # Design Mode: 130nm
[03/24 00:01:33    155s] # Analysis Mode: MMMC Non-OCV 
[03/24 00:01:33    155s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:01:33    155s] # Signoff Settings: SI Off 
[03/24 00:01:33    155s] #################################################################################
[03/24 00:01:33    155s] Topological Sorting (REAL = 0:00:00.0, MEM = 2694.0M, InitMEM = 2693.0M)
[03/24 00:01:33    155s] Calculate delays in Single mode...
[03/24 00:01:33    155s] Start delay calculation (fullDC) (6 T). (MEM=2695.03)
[03/24 00:01:33    155s] End AAE Lib Interpolated Model. (MEM=2706.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:33    156s] Total number of fetched objects 2622
[03/24 00:01:33    156s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:33    156s] End delay calculation. (MEM=2941.65 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:01:33    156s] End delay calculation (fullDC). (MEM=2941.65 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:01:33    156s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2941.7M) ***
[03/24 00:01:33    156s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:02:37 mem=2941.7M)
[03/24 00:01:33    156s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.395  |
|           TNS (ns):|-415.667 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      5 (5)       |   -0.383   |      6 (6)       |
|   max_tran     |     3 (118)      |   -1.734   |     3 (118)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2972.2M, EPOCH TIME: 1679630493.633799
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:33    156s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:2973.7M, EPOCH TIME: 1679630493.658153
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] Density: 33.095%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2226.4M, totSessionCpu=0:02:37 **
[03/24 00:01:33    156s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.0/0:00:02.3 (1.3), totSession cpu/real = 0:02:36.7/0:17:32.6 (0.1), mem = 2728.7M
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] =============================================================================================
[03/24 00:01:33    156s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.14-s109_1
[03/24 00:01:33    156s] =============================================================================================
[03/24 00:01:33    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:33    156s] ---------------------------------------------------------------------------------------------
[03/24 00:01:33    156s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:33    156s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.2 % )     0:00:00.5 /  0:00:01.1    2.0
[03/24 00:01:33    156s] [ DrvReport              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.5
[03/24 00:01:33    156s] [ CellServerInit         ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:01:33    156s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  60.4 % )     0:00:01.4 /  0:00:01.4    1.0
[03/24 00:01:33    156s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:33    156s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:33    156s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.2    1.5
[03/24 00:01:33    156s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:01:33    156s] [ TimingUpdate           ]      1   0:00:00.2  (   7.2 % )     0:00:00.4 /  0:00:00.9    2.2
[03/24 00:01:33    156s] [ FullDelayCalc          ]      1   0:00:00.3  (  10.8 % )     0:00:00.3 /  0:00:00.7    2.9
[03/24 00:01:33    156s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.9
[03/24 00:01:33    156s] [ MISC                   ]          0:00:00.2  (   8.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/24 00:01:33    156s] ---------------------------------------------------------------------------------------------
[03/24 00:01:33    156s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.0    1.3
[03/24 00:01:33    156s] ---------------------------------------------------------------------------------------------
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/24 00:01:33    156s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:33    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=2728.7M
[03/24 00:01:33    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:2728.7M, EPOCH TIME: 1679630493.668292
[03/24 00:01:33    156s] Processing tracks to init pin-track alignment.
[03/24 00:01:33    156s] z: 2, totalTracks: 1
[03/24 00:01:33    156s] z: 4, totalTracks: 1
[03/24 00:01:33    156s] z: 6, totalTracks: 1
[03/24 00:01:33    156s] z: 8, totalTracks: 1
[03/24 00:01:33    156s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:33    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2728.7M, EPOCH TIME: 1679630493.671493
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:33    156s] OPERPROF:     Starting CMU at level 3, MEM:2792.7M, EPOCH TIME: 1679630493.686638
[03/24 00:01:33    156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2792.7M, EPOCH TIME: 1679630493.687014
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:33    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:2728.7M, EPOCH TIME: 1679630493.687925
[03/24 00:01:33    156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2728.7M, EPOCH TIME: 1679630493.687998
[03/24 00:01:33    156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2728.7M, EPOCH TIME: 1679630493.690246
[03/24 00:01:33    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB).
[03/24 00:01:33    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.023, MEM:2728.7M, EPOCH TIME: 1679630493.690806
[03/24 00:01:33    156s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/24 00:01:33    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=2728.7M
[03/24 00:01:33    156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2728.7M, EPOCH TIME: 1679630493.694086
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.007, MEM:2728.7M, EPOCH TIME: 1679630493.700652
[03/24 00:01:33    156s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/24 00:01:33    156s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:33    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=2728.7M
[03/24 00:01:33    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:2728.7M, EPOCH TIME: 1679630493.701232
[03/24 00:01:33    156s] Processing tracks to init pin-track alignment.
[03/24 00:01:33    156s] z: 2, totalTracks: 1
[03/24 00:01:33    156s] z: 4, totalTracks: 1
[03/24 00:01:33    156s] z: 6, totalTracks: 1
[03/24 00:01:33    156s] z: 8, totalTracks: 1
[03/24 00:01:33    156s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:33    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2728.7M, EPOCH TIME: 1679630493.705889
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:33    156s] OPERPROF:     Starting CMU at level 3, MEM:2792.7M, EPOCH TIME: 1679630493.730378
[03/24 00:01:33    156s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2792.7M, EPOCH TIME: 1679630493.730887
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:33    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:2728.7M, EPOCH TIME: 1679630493.731805
[03/24 00:01:33    156s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2728.7M, EPOCH TIME: 1679630493.731990
[03/24 00:01:33    156s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2728.7M, EPOCH TIME: 1679630493.734266
[03/24 00:01:33    156s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2728.7MB).
[03/24 00:01:33    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.034, MEM:2728.7M, EPOCH TIME: 1679630493.734827
[03/24 00:01:33    156s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/24 00:01:33    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=2728.7M
[03/24 00:01:33    156s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2728.7M, EPOCH TIME: 1679630493.737222
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    156s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.005, REAL:0.003, MEM:2728.7M, EPOCH TIME: 1679630493.740369
[03/24 00:01:33    156s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/24 00:01:33    156s] *** Starting optimizing excluded clock nets MEM= 2728.7M) ***
[03/24 00:01:33    156s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2728.7M) ***
[03/24 00:01:33    156s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[03/24 00:01:33    156s] Begin: GigaOpt Route Type Constraints Refinement
[03/24 00:01:33    156s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:36.8/0:17:32.7 (0.1), mem = 2728.7M
[03/24 00:01:33    156s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.1
[03/24 00:01:33    156s] ### Creating RouteCongInterface, started
[03/24 00:01:33    156s] ### Creating TopoMgr, started
[03/24 00:01:33    156s] ### Creating TopoMgr, finished
[03/24 00:01:33    156s] #optDebug: Start CG creation (mem=2728.7M)
[03/24 00:01:33    156s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/24 00:01:33    156s] (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgPrt (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgEgp (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgPbk (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgNrb(cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgObs (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgCon (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s]  ...processing cgPdm (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] #optDebug: {0, 1.000}
[03/24 00:01:33    156s] ### Creating RouteCongInterface, finished
[03/24 00:01:33    156s] Updated routing constraints on 0 nets.
[03/24 00:01:33    156s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.1
[03/24 00:01:33    156s] Bottom Preferred Layer:
[03/24 00:01:33    156s]     None
[03/24 00:01:33    156s] Via Pillar Rule:
[03/24 00:01:33    156s]     None
[03/24 00:01:33    156s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:02:36.9/0:17:32.7 (0.1), mem = 2805.2M
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] =============================================================================================
[03/24 00:01:33    156s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.14-s109_1
[03/24 00:01:33    156s] =============================================================================================
[03/24 00:01:33    156s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:33    156s] ---------------------------------------------------------------------------------------------
[03/24 00:01:33    156s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  93.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:01:33    156s] [ MISC                   ]          0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:33    156s] ---------------------------------------------------------------------------------------------
[03/24 00:01:33    156s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:01:33    156s] ---------------------------------------------------------------------------------------------
[03/24 00:01:33    156s] 
[03/24 00:01:33    156s] End: GigaOpt Route Type Constraints Refinement
[03/24 00:01:33    156s] The useful skew maximum allowed delay is: 0.3
[03/24 00:01:33    157s] Deleting Lib Analyzer.
[03/24 00:01:33    157s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:37.0/0:17:32.8 (0.1), mem = 2805.2M
[03/24 00:01:33    157s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:33    157s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=2805.2M
[03/24 00:01:33    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=2805.2M
[03/24 00:01:33    157s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/24 00:01:33    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.2
[03/24 00:01:33    157s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:33    157s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=2805.2M
[03/24 00:01:33    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:2805.2M, EPOCH TIME: 1679630493.961851
[03/24 00:01:33    157s] Processing tracks to init pin-track alignment.
[03/24 00:01:33    157s] z: 2, totalTracks: 1
[03/24 00:01:33    157s] z: 4, totalTracks: 1
[03/24 00:01:33    157s] z: 6, totalTracks: 1
[03/24 00:01:33    157s] z: 8, totalTracks: 1
[03/24 00:01:33    157s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:33    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2805.2M, EPOCH TIME: 1679630493.964616
[03/24 00:01:33    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:33    157s] 
[03/24 00:01:33    157s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:33    157s] OPERPROF:     Starting CMU at level 3, MEM:2869.2M, EPOCH TIME: 1679630493.987839
[03/24 00:01:33    157s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2869.2M, EPOCH TIME: 1679630493.988433
[03/24 00:01:33    157s] 
[03/24 00:01:33    157s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:33    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.025, MEM:2805.2M, EPOCH TIME: 1679630493.989671
[03/24 00:01:33    157s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2805.2M, EPOCH TIME: 1679630493.989805
[03/24 00:01:33    157s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2805.2M, EPOCH TIME: 1679630493.992846
[03/24 00:01:33    157s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2805.2MB).
[03/24 00:01:33    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.032, MEM:2805.2M, EPOCH TIME: 1679630493.993692
[03/24 00:01:34    157s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/24 00:01:34    157s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=2805.2M
[03/24 00:01:34    157s] 
[03/24 00:01:34    157s] Footprint cell information for calculating maxBufDist
[03/24 00:01:34    157s] *info: There are 16 candidate Buffer cells
[03/24 00:01:34    157s] *info: There are 15 candidate Inverter cells
[03/24 00:01:34    157s] 
[03/24 00:01:34    157s] #optDebug: Start CG creation (mem=2805.2M)
[03/24 00:01:34    157s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/24 00:01:34    157s] (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgPrt (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgEgp (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgPbk (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgNrb(cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgObs (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgCon (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s]  ...processing cgPdm (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2805.2M)
[03/24 00:01:34    157s] ### Creating RouteCongInterface, started
[03/24 00:01:34    157s] 
[03/24 00:01:34    157s] Creating Lib Analyzer ...
[03/24 00:01:34    157s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:34    157s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:34    157s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:34    157s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:01:34    157s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:34    157s] 
[03/24 00:01:34    157s] {RT rc-typ 0 4 4 0}
[03/24 00:01:34    157s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:38 mem=2805.2M
[03/24 00:01:34    157s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:38 mem=2805.2M
[03/24 00:01:34    157s] Creating Lib Analyzer, finished. 
[03/24 00:01:34    157s] 
[03/24 00:01:34    157s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:01:34    157s] 
[03/24 00:01:34    157s] #optDebug: {0, 1.000}
[03/24 00:01:34    157s] ### Creating RouteCongInterface, finished
[03/24 00:01:35    158s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3078.0M, EPOCH TIME: 1679630495.092833
[03/24 00:01:35    158s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3078.0M, EPOCH TIME: 1679630495.092979
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] Netlist preparation processing... 
[03/24 00:01:35    158s] Removed 0 instance
[03/24 00:01:35    158s] *info: Marking 0 isolation instances dont touch
[03/24 00:01:35    158s] *info: Marking 0 level shifter instances dont touch
[03/24 00:01:35    158s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3032.7M, EPOCH TIME: 1679630495.108081
[03/24 00:01:35    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2555).
[03/24 00:01:35    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:35    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:35    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:35    158s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:2769.4M, EPOCH TIME: 1679630495.113508
[03/24 00:01:35    158s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/24 00:01:35    158s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.2
[03/24 00:01:35    158s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:38.2/0:17:34.0 (0.2), mem = 2769.4M
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] =============================================================================================
[03/24 00:01:35    158s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.14-s109_1
[03/24 00:01:35    158s] =============================================================================================
[03/24 00:01:35    158s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:35    158s] ---------------------------------------------------------------------------------------------
[03/24 00:01:35    158s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  51.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:35    158s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:35    158s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.1    1.1
[03/24 00:01:35    158s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:35    158s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:35    158s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  19.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/24 00:01:35    158s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:35    158s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:35    158s] [ MISC                   ]          0:00:00.3  (  24.7 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:01:35    158s] ---------------------------------------------------------------------------------------------
[03/24 00:01:35    158s]  SimplifyNetlist #1 TOTAL           0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/24 00:01:35    158s] ---------------------------------------------------------------------------------------------
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] Activate 1st preCTS DRV-based MLT
[03/24 00:01:35    158s] Deleting Lib Analyzer.
[03/24 00:01:35    158s] Begin: GigaOpt high fanout net optimization
[03/24 00:01:35    158s] GigaOpt HFN: use maxLocalDensity 1.2
[03/24 00:01:35    158s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/24 00:01:35    158s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:38.3/0:17:34.1 (0.2), mem = 2769.4M
[03/24 00:01:35    158s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:35    158s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.3
[03/24 00:01:35    158s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:35    158s] ### Creating PhyDesignMc. totSessionCpu=0:02:38 mem=2769.4M
[03/24 00:01:35    158s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:01:35    158s] OPERPROF: Starting DPlace-Init at level 1, MEM:2769.4M, EPOCH TIME: 1679630495.152255
[03/24 00:01:35    158s] Processing tracks to init pin-track alignment.
[03/24 00:01:35    158s] z: 2, totalTracks: 1
[03/24 00:01:35    158s] z: 4, totalTracks: 1
[03/24 00:01:35    158s] z: 6, totalTracks: 1
[03/24 00:01:35    158s] z: 8, totalTracks: 1
[03/24 00:01:35    158s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:35    158s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2769.4M, EPOCH TIME: 1679630495.156905
[03/24 00:01:35    158s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:35    158s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:35    158s] OPERPROF:     Starting CMU at level 3, MEM:2834.2M, EPOCH TIME: 1679630495.176573
[03/24 00:01:35    158s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2834.2M, EPOCH TIME: 1679630495.177041
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:35    158s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.021, MEM:2770.2M, EPOCH TIME: 1679630495.178014
[03/24 00:01:35    158s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2770.2M, EPOCH TIME: 1679630495.178096
[03/24 00:01:35    158s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2770.2M, EPOCH TIME: 1679630495.180311
[03/24 00:01:35    158s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2770.2MB).
[03/24 00:01:35    158s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.029, MEM:2770.2M, EPOCH TIME: 1679630495.180990
[03/24 00:01:35    158s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/24 00:01:35    158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:38 mem=2770.2M
[03/24 00:01:35    158s] ### Creating RouteCongInterface, started
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] Creating Lib Analyzer ...
[03/24 00:01:35    158s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:35    158s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:35    158s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:35    158s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:01:35    158s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] {RT rc-typ 0 4 4 0}
[03/24 00:01:35    158s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:39 mem=2770.2M
[03/24 00:01:35    158s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:39 mem=2770.2M
[03/24 00:01:35    158s] Creating Lib Analyzer, finished. 
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:01:35    158s] 
[03/24 00:01:35    158s] #optDebug: {0, 1.000}
[03/24 00:01:35    158s] ### Creating RouteCongInterface, finished
[03/24 00:01:36    159s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:01:36    159s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:01:36    159s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:01:36    159s] Total-nets :: 2622, Stn-nets :: 0, ratio :: 0 %, Total-len 92722, Stn-len 0
[03/24 00:01:36    159s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2902.2M, EPOCH TIME: 1679630496.027115
[03/24 00:01:36    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    159s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:2770.0M, EPOCH TIME: 1679630496.030586
[03/24 00:01:36    159s] TotalInstCnt at PhyDesignMc Destruction: 2555
[03/24 00:01:36    159s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.3
[03/24 00:01:36    159s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.1), totSession cpu/real = 0:02:39.2/0:17:34.9 (0.2), mem = 2770.0M
[03/24 00:01:36    159s] 
[03/24 00:01:36    159s] =============================================================================================
[03/24 00:01:36    159s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.14-s109_1
[03/24 00:01:36    159s] =============================================================================================
[03/24 00:01:36    159s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:36    159s] ---------------------------------------------------------------------------------------------
[03/24 00:01:36    159s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  70.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:36    159s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    159s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    1.3
[03/24 00:01:36    159s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:36    159s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    159s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    159s] [ MISC                   ]          0:00:00.2  (  23.7 % )     0:00:00.2 /  0:00:00.3    1.2
[03/24 00:01:36    159s] ---------------------------------------------------------------------------------------------
[03/24 00:01:36    159s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.1
[03/24 00:01:36    159s] ---------------------------------------------------------------------------------------------
[03/24 00:01:36    159s] 
[03/24 00:01:36    159s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/24 00:01:36    159s] End: GigaOpt high fanout net optimization
[03/24 00:01:36    159s] Begin: GigaOpt DRV Optimization
[03/24 00:01:36    159s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 6 -largeScaleFixing -maxIter 2 -max_fanout -max_len -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/24 00:01:36    159s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:39.2/0:17:34.9 (0.2), mem = 2770.0M
[03/24 00:01:36    159s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:36    159s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.4
[03/24 00:01:36    159s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:36    159s] ### Creating PhyDesignMc. totSessionCpu=0:02:39 mem=2770.0M
[03/24 00:01:36    159s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:01:36    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:2770.0M, EPOCH TIME: 1679630496.037105
[03/24 00:01:36    159s] Processing tracks to init pin-track alignment.
[03/24 00:01:36    159s] z: 2, totalTracks: 1
[03/24 00:01:36    159s] z: 4, totalTracks: 1
[03/24 00:01:36    159s] z: 6, totalTracks: 1
[03/24 00:01:36    159s] z: 8, totalTracks: 1
[03/24 00:01:36    159s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:36    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2770.0M, EPOCH TIME: 1679630496.040278
[03/24 00:01:36    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    159s] 
[03/24 00:01:36    159s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:36    159s] OPERPROF:     Starting CMU at level 3, MEM:2834.7M, EPOCH TIME: 1679630496.058043
[03/24 00:01:36    159s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2834.7M, EPOCH TIME: 1679630496.058622
[03/24 00:01:36    159s] 
[03/24 00:01:36    159s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:36    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.019, MEM:2770.7M, EPOCH TIME: 1679630496.059478
[03/24 00:01:36    159s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2770.7M, EPOCH TIME: 1679630496.059549
[03/24 00:01:36    159s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2770.7M, EPOCH TIME: 1679630496.062480
[03/24 00:01:36    159s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2770.7MB).
[03/24 00:01:36    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.026, MEM:2770.7M, EPOCH TIME: 1679630496.063149
[03/24 00:01:36    159s] TotalInstCnt at PhyDesignMc Initialization: 2555
[03/24 00:01:36    159s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:39 mem=2770.7M
[03/24 00:01:36    159s] ### Creating RouteCongInterface, started
[03/24 00:01:36    159s] 
[03/24 00:01:36    159s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:01:36    159s] 
[03/24 00:01:36    159s] #optDebug: {0, 1.000}
[03/24 00:01:36    159s] ### Creating RouteCongInterface, finished
[03/24 00:01:36    159s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:01:36    159s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:01:36    159s] [GPS-DRV] maxLocalDensity: 1.2
[03/24 00:01:36    159s] [GPS-DRV] All active and enabled setup views
[03/24 00:01:36    159s] [GPS-DRV]     setupAnalysis
[03/24 00:01:36    159s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:01:36    159s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:01:36    159s] [GPS-DRV] maxFanoutLoad on
[03/24 00:01:36    159s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/24 00:01:36    159s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:01:36    159s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/24 00:01:36    159s] [GPS-DRV] timing-driven DRV settings
[03/24 00:01:36    159s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:01:36    159s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3062.6M, EPOCH TIME: 1679630496.413611
[03/24 00:01:36    159s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3062.6M, EPOCH TIME: 1679630496.413718
[03/24 00:01:36    159s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:36    159s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:36    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:36    159s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/24 00:01:36    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:36    159s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:01:36    159s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:36    159s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:01:36    159s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:01:36    159s] Info: violation cost 422.298615 (cap = 7.312501, tran = 406.048584, len = 0.000000, fanout load = 8.937500, fanout count = 0.000000, glitch 0.000000)
[03/24 00:01:36    159s] |    28|   461|    -2.04|    14|    14|    -0.43|    24|    24|     0|     0|    -1.40|  -415.67|       0|       0|       0| 33.10%|          |         |
[03/24 00:01:36    160s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:36    160s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:36    160s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:01:36    160s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:01:36    160s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:01:36    160s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.24|  -263.40|      45|       0|      14| 33.27%| 0:00:00.0|  3214.2M|
[03/24 00:01:36    160s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:01:36    160s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:01:36    160s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:01:36    160s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.24|  -263.40|       0|       0|       0| 33.27%| 0:00:00.0|  3214.2M|
[03/24 00:01:36    160s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=3214.2M) ***
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] Total-nets :: 2667, Stn-nets :: 0, ratio :: 0 %, Total-len 92722.8, Stn-len 0
[03/24 00:01:36    160s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3054.4M, EPOCH TIME: 1679630496.661462
[03/24 00:01:36    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2600).
[03/24 00:01:36    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    160s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.010, MEM:2783.1M, EPOCH TIME: 1679630496.671032
[03/24 00:01:36    160s] TotalInstCnt at PhyDesignMc Destruction: 2600
[03/24 00:01:36    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.4
[03/24 00:01:36    160s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:00.6 (1.8), totSession cpu/real = 0:02:40.4/0:17:35.6 (0.2), mem = 2783.1M
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] =============================================================================================
[03/24 00:01:36    160s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.14-s109_1
[03/24 00:01:36    160s] =============================================================================================
[03/24 00:01:36    160s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:36    160s] ---------------------------------------------------------------------------------------------
[03/24 00:01:36    160s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    160s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    160s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   6.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:01:36    160s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    160s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.7
[03/24 00:01:36    160s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    160s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.7    2.9
[03/24 00:01:36    160s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.6 % )     0:00:00.2 /  0:00:00.6    2.9
[03/24 00:01:36    160s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:36    160s] [ OptEval                ]      3   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    4.8
[03/24 00:01:36    160s] [ OptCommit              ]      3   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:01:36    160s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   5.5 % )     0:00:00.1 /  0:00:00.3    3.3
[03/24 00:01:36    160s] [ IncrDelayCalc          ]     29   0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.3    4.6
[03/24 00:01:36    160s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    4.3
[03/24 00:01:36    160s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    2.3
[03/24 00:01:36    160s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.9
[03/24 00:01:36    160s] [ MISC                   ]          0:00:00.3  (  53.7 % )     0:00:00.3 /  0:00:00.4    1.1
[03/24 00:01:36    160s] ---------------------------------------------------------------------------------------------
[03/24 00:01:36    160s]  DrvOpt #2 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.1    1.8
[03/24 00:01:36    160s] ---------------------------------------------------------------------------------------------
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] End: GigaOpt DRV Optimization
[03/24 00:01:36    160s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/24 00:01:36    160s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 2275.6M, totSessionCpu=0:02:40 **
[03/24 00:01:36    160s] Deactivate 1st preCTS DRV-based MLT
[03/24 00:01:36    160s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:36    160s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] Active setup views:
[03/24 00:01:36    160s]  setupAnalysis
[03/24 00:01:36    160s]   Dominating endpoints: 0
[03/24 00:01:36    160s]   Dominating TNS: -0.000
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] Activate optFanout-based MLT
[03/24 00:01:36    160s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:01:36    160s] Deleting Lib Analyzer.
[03/24 00:01:36    160s] Begin: GigaOpt Global Optimization
[03/24 00:01:36    160s] *info: use new DP (enabled)
[03/24 00:01:36    160s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/24 00:01:36    160s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:36    160s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:40.4/0:17:35.6 (0.2), mem = 2915.9M
[03/24 00:01:36    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.5
[03/24 00:01:36    160s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:36    160s] ### Creating PhyDesignMc. totSessionCpu=0:02:40 mem=2915.9M
[03/24 00:01:36    160s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:01:36    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:2915.9M, EPOCH TIME: 1679630496.725491
[03/24 00:01:36    160s] Processing tracks to init pin-track alignment.
[03/24 00:01:36    160s] z: 2, totalTracks: 1
[03/24 00:01:36    160s] z: 4, totalTracks: 1
[03/24 00:01:36    160s] z: 6, totalTracks: 1
[03/24 00:01:36    160s] z: 8, totalTracks: 1
[03/24 00:01:36    160s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:36    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2915.9M, EPOCH TIME: 1679630496.728486
[03/24 00:01:36    160s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    160s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:36    160s] OPERPROF:     Starting CMU at level 3, MEM:2981.4M, EPOCH TIME: 1679630496.742606
[03/24 00:01:36    160s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2981.4M, EPOCH TIME: 1679630496.743137
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:36    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.016, MEM:2917.4M, EPOCH TIME: 1679630496.744145
[03/24 00:01:36    160s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2917.4M, EPOCH TIME: 1679630496.744226
[03/24 00:01:36    160s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:2917.4M, EPOCH TIME: 1679630496.746452
[03/24 00:01:36    160s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2917.4MB).
[03/24 00:01:36    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.024, REAL:0.021, MEM:2917.4M, EPOCH TIME: 1679630496.746956
[03/24 00:01:36    160s] TotalInstCnt at PhyDesignMc Initialization: 2600
[03/24 00:01:36    160s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:40 mem=2917.4M
[03/24 00:01:36    160s] ### Creating RouteCongInterface, started
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] Creating Lib Analyzer ...
[03/24 00:01:36    160s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:36    160s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:36    160s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:36    160s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:01:36    160s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:36    160s] 
[03/24 00:01:36    160s] {RT rc-typ 0 4 4 0}
[03/24 00:01:37    161s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:41 mem=2917.4M
[03/24 00:01:37    161s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:41 mem=2917.4M
[03/24 00:01:37    161s] Creating Lib Analyzer, finished. 
[03/24 00:01:37    161s] 
[03/24 00:01:37    161s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:01:37    161s] 
[03/24 00:01:37    161s] #optDebug: {0, 1.000}
[03/24 00:01:37    161s] ### Creating RouteCongInterface, finished
[03/24 00:01:37    161s] *info: 1 clock net excluded
[03/24 00:01:37    161s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3113.9M, EPOCH TIME: 1679630497.823768
[03/24 00:01:37    161s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3113.9M, EPOCH TIME: 1679630497.823949
[03/24 00:01:37    161s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/24 00:01:37    161s] Info: End MT loop @oiCellDelayCachingJob.
[03/24 00:01:37    161s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:37    161s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:37    161s] ** GigaOpt Global Opt WNS Slack -1.235  TNS Slack -263.399 
[03/24 00:01:37    161s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:01:37    161s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:01:37    161s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:01:37    161s] |  -1.235|-263.399|   33.27%|   0:00:00.0| 3113.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/24 00:01:37    161s] |        |        |         |            |        |             |         | _r_REG416_S1/D                                     |
[03/24 00:01:37    161s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 6 threads.
[03/24 00:01:37    161s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:01:38    162s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:38    162s] |  -0.045|  -0.140|   33.40%|   0:00:01.0| 3294.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG333_S1/D                                     |
[03/24 00:01:38    162s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/24 00:01:38    162s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:01:38    162s] |  -0.045|  -0.140|   33.40%|   0:00:00.0| 3294.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG333_S1/D                                     |
[03/24 00:01:38    162s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/24 00:01:38    162s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:01:38    162s] |  -0.045|  -0.140|   33.40%|   0:00:00.0| 3294.0M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG333_S1/D                                     |
[03/24 00:01:38    162s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/24 00:01:38    162s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:01:38    162s] |   0.019|   0.000|   33.41%|   0:00:00.0| 3296.3M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG331_S1/D                                     |
[03/24 00:01:38    162s] |   0.042|   0.000|   33.41%|   0:00:00.0| 3298.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG159_S1/D                                     |
[03/24 00:01:38    162s] |   0.042|   0.000|   33.41%|   0:00:00.0| 3298.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG159_S1/D                                     |
[03/24 00:01:38    162s] |   0.042|   0.000|   33.41%|   0:00:00.0| 3298.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/24 00:01:38    162s] |        |        |         |            |        |             |         | _r_REG159_S1/D                                     |
[03/24 00:01:38    162s] |   0.050|   0.000|   33.42%|   0:00:00.0| 3298.8M|           NA|       NA| NA                                                 |
[03/24 00:01:38    162s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:01:38    162s] 
[03/24 00:01:38    162s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3298.8M) ***
[03/24 00:01:38    162s] 
[03/24 00:01:38    162s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3298.8M) ***
[03/24 00:01:38    162s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/24 00:01:38    162s] Total-nets :: 2677, Stn-nets :: 4, ratio :: 0.149421 %, Total-len 92707.2, Stn-len 323.202
[03/24 00:01:38    162s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3139.0M, EPOCH TIME: 1679630498.310716
[03/24 00:01:38    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2610).
[03/24 00:01:38    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:38    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:38    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:38    162s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.011, MEM:2850.7M, EPOCH TIME: 1679630498.321604
[03/24 00:01:38    162s] TotalInstCnt at PhyDesignMc Destruction: 2610
[03/24 00:01:38    162s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.5
[03/24 00:01:38    162s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:01.6 (1.6), totSession cpu/real = 0:02:42.9/0:17:37.2 (0.2), mem = 2850.7M
[03/24 00:01:38    162s] 
[03/24 00:01:38    162s] =============================================================================================
[03/24 00:01:38    162s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.14-s109_1
[03/24 00:01:38    162s] =============================================================================================
[03/24 00:01:38    162s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:38    162s] ---------------------------------------------------------------------------------------------
[03/24 00:01:38    162s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:38    162s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:01:38    162s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:38    162s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.4
[03/24 00:01:38    162s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:38    162s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:01:38    162s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:38    162s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    2.8
[03/24 00:01:38    162s] [ TransformInit          ]      1   0:00:00.4  (  24.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/24 00:01:38    162s] [ OptSingleIteration     ]      8   0:00:00.0  (   2.0 % )     0:00:00.3 /  0:00:01.1    3.3
[03/24 00:01:38    162s] [ OptGetWeight           ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:38    162s] [ OptEval                ]      8   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.7    5.2
[03/24 00:01:38    162s] [ OptCommit              ]      8   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:01:38    162s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.2    3.1
[03/24 00:01:38    162s] [ IncrDelayCalc          ]     30   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.1    3.7
[03/24 00:01:38    162s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:01:38    162s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.5
[03/24 00:01:38    162s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:01:38    162s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.7
[03/24 00:01:38    162s] [ MISC                   ]          0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.2    2.0
[03/24 00:01:38    162s] ---------------------------------------------------------------------------------------------
[03/24 00:01:38    162s]  GlobalOpt #1 TOTAL                 0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:02.5    1.6
[03/24 00:01:38    162s] ---------------------------------------------------------------------------------------------
[03/24 00:01:38    162s] 
[03/24 00:01:38    162s] End: GigaOpt Global Optimization
[03/24 00:01:38    162s] Deactivate optFanout-based MLT
[03/24 00:01:38    162s] *** Timing Is met
[03/24 00:01:38    162s] *** Check timing (0:00:00.0)
[03/24 00:01:38    162s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:01:38    162s] Deleting Lib Analyzer.
[03/24 00:01:38    162s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/24 00:01:38    162s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:38    162s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=2850.7M
[03/24 00:01:38    162s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=2850.7M
[03/24 00:01:38    162s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/24 00:01:38    162s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:38    162s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=3127.4M
[03/24 00:01:38    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:3127.4M, EPOCH TIME: 1679630498.349212
[03/24 00:01:38    162s] Processing tracks to init pin-track alignment.
[03/24 00:01:38    162s] z: 2, totalTracks: 1
[03/24 00:01:38    162s] z: 4, totalTracks: 1
[03/24 00:01:38    162s] z: 6, totalTracks: 1
[03/24 00:01:38    162s] z: 8, totalTracks: 1
[03/24 00:01:38    162s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:38    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3127.4M, EPOCH TIME: 1679630498.353566
[03/24 00:01:38    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:38    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:38    163s] 
[03/24 00:01:38    163s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:38    163s] OPERPROF:     Starting CMU at level 3, MEM:3207.4M, EPOCH TIME: 1679630498.377813
[03/24 00:01:38    163s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.004, MEM:3239.4M, EPOCH TIME: 1679630498.381817
[03/24 00:01:38    163s] 
[03/24 00:01:38    163s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:38    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:3143.4M, EPOCH TIME: 1679630498.383458
[03/24 00:01:38    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3143.4M, EPOCH TIME: 1679630498.383582
[03/24 00:01:38    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3143.4M, EPOCH TIME: 1679630498.386978
[03/24 00:01:38    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3143.4MB).
[03/24 00:01:38    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.039, MEM:3143.4M, EPOCH TIME: 1679630498.387845
[03/24 00:01:38    163s] TotalInstCnt at PhyDesignMc Initialization: 2610
[03/24 00:01:38    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=3143.4M
[03/24 00:01:38    163s] Begin: Area Reclaim Optimization
[03/24 00:01:38    163s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:43.0/0:17:37.3 (0.2), mem = 3143.4M
[03/24 00:01:38    163s] 
[03/24 00:01:38    163s] Creating Lib Analyzer ...
[03/24 00:01:38    163s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:38    163s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:38    163s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:38    163s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:01:38    163s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:38    163s] 
[03/24 00:01:38    163s] {RT rc-typ 0 4 4 0}
[03/24 00:01:39    163s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:44 mem=3145.4M
[03/24 00:01:39    163s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:44 mem=3145.4M
[03/24 00:01:39    163s] Creating Lib Analyzer, finished. 
[03/24 00:01:39    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.6
[03/24 00:01:39    163s] ### Creating RouteCongInterface, started
[03/24 00:01:39    163s] 
[03/24 00:01:39    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:01:39    163s] 
[03/24 00:01:39    163s] #optDebug: {0, 1.000}
[03/24 00:01:39    163s] ### Creating RouteCongInterface, finished
[03/24 00:01:39    163s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3145.4M, EPOCH TIME: 1679630499.261011
[03/24 00:01:39    163s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3145.4M, EPOCH TIME: 1679630499.261131
[03/24 00:01:39    163s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:39    163s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    163s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 33.42
[03/24 00:01:39    163s] +---------+---------+--------+--------+------------+--------+
[03/24 00:01:39    163s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/24 00:01:39    163s] +---------+---------+--------+--------+------------+--------+
[03/24 00:01:39    163s] |   33.42%|        -|   0.050|   0.000|   0:00:00.0| 3145.4M|
[03/24 00:01:39    163s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:01:39    163s] |   33.42%|        0|   0.050|   0.000|   0:00:00.0| 3145.4M|
[03/24 00:01:39    164s] |   33.39%|        4|   0.050|   0.000|   0:00:00.0| 3290.8M|
[03/24 00:01:39    164s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    164s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    165s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    165s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    165s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    165s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:39    165s] |   30.71%|      580|   0.050|   0.000|   0:00:00.0| 3309.9M|
[03/24 00:01:40    166s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:40    166s] |   30.59%|       39|   0.050|   0.000|   0:00:01.0| 3317.9M|
[03/24 00:01:40    166s] |   30.59%|        2|   0.050|   0.000|   0:00:00.0| 3317.9M|
[03/24 00:01:40    166s] |   30.59%|        0|   0.050|   0.000|   0:00:00.0| 3317.9M|
[03/24 00:01:40    166s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:01:40    166s] |   30.59%|        0|   0.050|   0.000|   0:00:00.0| 3317.9M|
[03/24 00:01:40    166s] +---------+---------+--------+--------+------------+--------+
[03/24 00:01:40    166s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.59
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 616 **
[03/24 00:01:40    166s] --------------------------------------------------------------
[03/24 00:01:40    166s] |                                   | Total     | Sequential |
[03/24 00:01:40    166s] --------------------------------------------------------------
[03/24 00:01:40    166s] | Num insts resized                 |     587  |     151    |
[03/24 00:01:40    166s] | Num insts undone                  |       5  |       0    |
[03/24 00:01:40    166s] | Num insts Downsized               |     587  |     151    |
[03/24 00:01:40    166s] | Num insts Samesized               |       0  |       0    |
[03/24 00:01:40    166s] | Num insts Upsized                 |       0  |       0    |
[03/24 00:01:40    166s] | Num multiple commits+uncommits    |      29  |       -    |
[03/24 00:01:40    166s] --------------------------------------------------------------
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[03/24 00:01:40    166s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:02.0) **
[03/24 00:01:40    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.6
[03/24 00:01:40    166s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:01.8 (1.8), totSession cpu/real = 0:02:46.3/0:17:39.1 (0.2), mem = 3317.9M
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] =============================================================================================
[03/24 00:01:40    166s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.14-s109_1
[03/24 00:01:40    166s] =============================================================================================
[03/24 00:01:40    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:40    166s] ---------------------------------------------------------------------------------------------
[03/24 00:01:40    166s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:01:40    166s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  34.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:40    166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:40    166s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:40    166s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:40    166s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:40    166s] [ OptimizationStep       ]      1   0:00:00.1  (   2.9 % )     0:00:00.9 /  0:00:02.4    2.7
[03/24 00:01:40    166s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.6 % )     0:00:00.8 /  0:00:02.3    2.8
[03/24 00:01:40    166s] [ OptGetWeight           ]     76   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:40    166s] [ OptEval                ]     76   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.6    3.7
[03/24 00:01:40    166s] [ OptCommit              ]     76   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.6
[03/24 00:01:40    166s] [ PostCommitDelayUpdate  ]     77   0:00:00.1  (   7.1 % )     0:00:00.3 /  0:00:01.0    3.0
[03/24 00:01:40    166s] [ IncrDelayCalc          ]    160   0:00:00.2  (  11.2 % )     0:00:00.2 /  0:00:00.9    4.4
[03/24 00:01:40    166s] [ IncrTimingUpdate       ]     31   0:00:00.3  (  16.0 % )     0:00:00.3 /  0:00:00.7    2.3
[03/24 00:01:40    166s] [ MISC                   ]          0:00:00.3  (  14.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:01:40    166s] ---------------------------------------------------------------------------------------------
[03/24 00:01:40    166s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:03.3    1.8
[03/24 00:01:40    166s] ---------------------------------------------------------------------------------------------
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] Executing incremental physical updates
[03/24 00:01:40    166s] Executing incremental physical updates
[03/24 00:01:40    166s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3158.1M, EPOCH TIME: 1679630500.175933
[03/24 00:01:40    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2606).
[03/24 00:01:40    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:2885.8M, EPOCH TIME: 1679630500.184356
[03/24 00:01:40    166s] TotalInstCnt at PhyDesignMc Destruction: 2606
[03/24 00:01:40    166s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2885.79M, totSessionCpu=0:02:46).
[03/24 00:01:40    166s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2885.8M, EPOCH TIME: 1679630500.231585
[03/24 00:01:40    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:40    166s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:2886.5M, EPOCH TIME: 1679630500.253742
[03/24 00:01:40    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] **INFO: Flow update: Design is easy to close.
[03/24 00:01:40    166s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:46.4/0:17:39.2 (0.2), mem = 2886.5M
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] *** Start incrementalPlace ***
[03/24 00:01:40    166s] User Input Parameters:
[03/24 00:01:40    166s] - Congestion Driven    : On
[03/24 00:01:40    166s] - Timing Driven        : On
[03/24 00:01:40    166s] - Area-Violation Based : On
[03/24 00:01:40    166s] - Start Rollback Level : -5
[03/24 00:01:40    166s] - Legalized            : On
[03/24 00:01:40    166s] - Window Based         : Off
[03/24 00:01:40    166s] - eDen incr mode       : Off
[03/24 00:01:40    166s] - Small incr mode      : Off
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] no activity file in design. spp won't run.
[03/24 00:01:40    166s] Effort level <high> specified for reg2reg path_group
[03/24 00:01:40    166s] No Views given, use default active views for adaptive view pruning
[03/24 00:01:40    166s] SKP will enable view:
[03/24 00:01:40    166s]   setupAnalysis
[03/24 00:01:40    166s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2888.5M, EPOCH TIME: 1679630500.347206
[03/24 00:01:40    166s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:40    166s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:40    166s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2888.5M, EPOCH TIME: 1679630500.350779
[03/24 00:01:40    166s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2888.5M, EPOCH TIME: 1679630500.350937
[03/24 00:01:40    166s] Starting Early Global Route congestion estimation: mem = 2888.5M
[03/24 00:01:40    166s] (I)      ================== Layers ==================
[03/24 00:01:40    166s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:40    166s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:40    166s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:40    166s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:40    166s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:40    166s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:40    166s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:40    166s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:40    166s] (I)      Started Import and model ( Curr Mem: 2888.53 MB )
[03/24 00:01:40    166s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:40    166s] (I)      == Non-default Options ==
[03/24 00:01:40    166s] (I)      Maximum routing layer                              : 4
[03/24 00:01:40    166s] (I)      Number of threads                                  : 6
[03/24 00:01:40    166s] (I)      Use non-blocking free Dbs wires                    : false
[03/24 00:01:40    166s] (I)      Method to set GCell size                           : row
[03/24 00:01:40    166s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:40    166s] (I)      Use row-based GCell size
[03/24 00:01:40    166s] (I)      Use row-based GCell align
[03/24 00:01:40    166s] (I)      layer 0 area = 89000
[03/24 00:01:40    166s] (I)      layer 1 area = 120000
[03/24 00:01:40    166s] (I)      layer 2 area = 120000
[03/24 00:01:40    166s] (I)      layer 3 area = 120000
[03/24 00:01:40    166s] (I)      GCell unit size   : 3600
[03/24 00:01:40    166s] (I)      GCell multiplier  : 1
[03/24 00:01:40    166s] (I)      GCell row height  : 3600
[03/24 00:01:40    166s] (I)      Actual row height : 3600
[03/24 00:01:40    166s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:40    166s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:40    166s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:40    166s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:40    166s] (I)      ============== Default via ===============
[03/24 00:01:40    166s] (I)      +---+------------------+-----------------+
[03/24 00:01:40    166s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:40    166s] (I)      +---+------------------+-----------------+
[03/24 00:01:40    166s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:40    166s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:40    166s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:40    166s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:40    166s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:40    166s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:40    166s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:40    166s] (I)      +---+------------------+-----------------+
[03/24 00:01:40    166s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:40    166s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:40    166s] [NR-eGR] Read 0 other shapes
[03/24 00:01:40    166s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:40    166s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:40    166s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:40    166s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:40    166s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:40    166s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:40    166s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:40    166s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:40    166s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:40    166s] [NR-eGR] Read 2673 nets ( ignored 0 )
[03/24 00:01:40    166s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:40    166s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:40    166s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:40    166s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:40    166s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:40    166s] (I)      Number of ignored nets                =      0
[03/24 00:01:40    166s] (I)      Number of connected nets              =      0
[03/24 00:01:40    166s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:40    166s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:40    166s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:40    166s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:40    166s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:40    166s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:40    166s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:40    166s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:40    166s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:40    166s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:40    166s] (I)      Ndr track 0 does not exist
[03/24 00:01:40    166s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:40    166s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:40    166s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:40    166s] (I)      Site width          :   400  (dbu)
[03/24 00:01:40    166s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:40    166s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:40    166s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:40    166s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:40    166s] (I)      Grid                :    97    97     4
[03/24 00:01:40    166s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:40    166s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:40    166s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:40    166s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:40    166s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:40    166s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:40    166s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:40    166s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:40    166s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:40    166s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:40    166s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:40    166s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:40    166s] (I)      --------------------------------------------------------
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:40    166s] [NR-eGR] Rule id: 0  Nets: 2673
[03/24 00:01:40    166s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:40    166s] (I)                    Layer    2    3    4 
[03/24 00:01:40    166s] (I)                    Pitch  400  400  400 
[03/24 00:01:40    166s] (I)             #Used tracks    1    1    1 
[03/24 00:01:40    166s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:40    166s] [NR-eGR] ========================================
[03/24 00:01:40    166s] [NR-eGR] 
[03/24 00:01:40    166s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:40    166s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:40    166s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:40    166s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:40    166s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:40    166s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:40    166s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:40    166s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:40    166s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:40    166s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2888.53 MB )
[03/24 00:01:40    166s] (I)      Reset routing kernel
[03/24 00:01:40    166s] (I)      Started Global Routing ( Curr Mem: 2888.53 MB )
[03/24 00:01:40    166s] (I)      totalPins=9486  totalGlobalPin=9348 (98.55%)
[03/24 00:01:40    166s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:40    166s] [NR-eGR] Layer group 1: route 2673 net(s) in layer range [2, 4]
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] (I)      ============  Phase 1a Route ============
[03/24 00:01:40    166s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:01:40    166s] (I)      Usage: 24667 = (11812 H, 12855 V) = (14.97% H, 8.78% V) = (4.252e+04um H, 4.628e+04um V)
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] (I)      ============  Phase 1b Route ============
[03/24 00:01:40    166s] (I)      Usage: 24669 = (11813 H, 12856 V) = (14.97% H, 8.78% V) = (4.253e+04um H, 4.628e+04um V)
[03/24 00:01:40    166s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.880840e+04um
[03/24 00:01:40    166s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:01:40    166s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] (I)      ============  Phase 1c Route ============
[03/24 00:01:40    166s] (I)      Usage: 24669 = (11813 H, 12856 V) = (14.97% H, 8.78% V) = (4.253e+04um H, 4.628e+04um V)
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] (I)      ============  Phase 1d Route ============
[03/24 00:01:40    166s] (I)      Usage: 24669 = (11813 H, 12856 V) = (14.97% H, 8.78% V) = (4.253e+04um H, 4.628e+04um V)
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] (I)      ============  Phase 1e Route ============
[03/24 00:01:40    166s] (I)      Usage: 24669 = (11813 H, 12856 V) = (14.97% H, 8.78% V) = (4.253e+04um H, 4.628e+04um V)
[03/24 00:01:40    166s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.880840e+04um
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] (I)      ============  Phase 1l Route ============
[03/24 00:01:40    166s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:40    166s] (I)      Layer  2:      77197     14833         0           0       83808    ( 0.00%) 
[03/24 00:01:40    166s] (I)      Layer  3:      78897     11860         0           0       83808    ( 0.00%) 
[03/24 00:01:40    166s] (I)      Layer  4:      68787       997         0           0       83808    ( 0.00%) 
[03/24 00:01:40    166s] (I)      Total:        224881     27690         0           0      251424    ( 0.00%) 
[03/24 00:01:40    166s] (I)      
[03/24 00:01:40    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:40    166s] [NR-eGR]                        OverCon            
[03/24 00:01:40    166s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:40    166s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:01:40    166s] [NR-eGR] ----------------------------------------------
[03/24 00:01:40    166s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:40    166s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:40    166s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:40    166s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:40    166s] [NR-eGR] ----------------------------------------------
[03/24 00:01:40    166s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:01:40    166s] [NR-eGR] 
[03/24 00:01:40    166s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 2888.53 MB )
[03/24 00:01:40    166s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:40    166s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:40    166s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2888.5M
[03/24 00:01:40    166s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.097, REAL:0.073, MEM:2888.5M, EPOCH TIME: 1679630500.423894
[03/24 00:01:40    166s] OPERPROF: Starting HotSpotCal at level 1, MEM:2888.5M, EPOCH TIME: 1679630500.423988
[03/24 00:01:40    166s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:40    166s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:01:40    166s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:40    166s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:01:40    166s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:40    166s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:01:40    166s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:01:40    166s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.006, MEM:2888.5M, EPOCH TIME: 1679630500.429659
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s] === incrementalPlace Internal Loop 1 ===
[03/24 00:01:40    166s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/24 00:01:40    166s] OPERPROF: Starting IPInitSPData at level 1, MEM:2888.5M, EPOCH TIME: 1679630500.430436
[03/24 00:01:40    166s] Processing tracks to init pin-track alignment.
[03/24 00:01:40    166s] z: 2, totalTracks: 1
[03/24 00:01:40    166s] z: 4, totalTracks: 1
[03/24 00:01:40    166s] z: 6, totalTracks: 1
[03/24 00:01:40    166s] z: 8, totalTracks: 1
[03/24 00:01:40    166s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:40    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2888.5M, EPOCH TIME: 1679630500.434762
[03/24 00:01:40    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:40    166s] 
[03/24 00:01:40    166s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:40    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.017, MEM:2888.5M, EPOCH TIME: 1679630500.452091
[03/24 00:01:40    166s] OPERPROF:   Starting post-place ADS at level 2, MEM:2888.5M, EPOCH TIME: 1679630500.452201
[03/24 00:01:40    166s] ADSU 0.306 -> 0.306. site 78120.000 -> 78120.000. GS 28.800
[03/24 00:01:40    166s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.005, REAL:0.005, MEM:2888.5M, EPOCH TIME: 1679630500.457431
[03/24 00:01:40    166s] OPERPROF:   Starting spMPad at level 2, MEM:2888.5M, EPOCH TIME: 1679630500.461769
[03/24 00:01:40    166s] OPERPROF:     Starting spContextMPad at level 3, MEM:2888.5M, EPOCH TIME: 1679630500.462156
[03/24 00:01:40    166s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1679630500.462246
[03/24 00:01:40    166s] MP  (2606): mp=1.124. U=0.306.
[03/24 00:01:40    166s] OPERPROF:   Finished spMPad at level 2, CPU:0.003, REAL:0.003, MEM:2888.5M, EPOCH TIME: 1679630500.464987
[03/24 00:01:40    166s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2888.5M, EPOCH TIME: 1679630500.466772
[03/24 00:01:40    166s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2888.5M, EPOCH TIME: 1679630500.466993
[03/24 00:01:40    166s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2888.5M, EPOCH TIME: 1679630500.467376
[03/24 00:01:40    166s] no activity file in design. spp won't run.
[03/24 00:01:40    166s] [spp] 0
[03/24 00:01:40    166s] [adp] 0:1:1:3
[03/24 00:01:40    166s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.001, REAL:0.001, MEM:2888.5M, EPOCH TIME: 1679630500.468199
[03/24 00:01:40    166s] SP #FI/SF FL/PI 0/0 2606/0
[03/24 00:01:40    166s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.040, REAL:0.038, MEM:2888.5M, EPOCH TIME: 1679630500.468887
[03/24 00:01:40    166s] PP off. flexM 0
[03/24 00:01:40    166s] OPERPROF: Starting CDPad at level 1, MEM:2888.5M, EPOCH TIME: 1679630500.473849
[03/24 00:01:40    166s] 3DP is on.
[03/24 00:01:40    166s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[03/24 00:01:40    166s] design sh 0.462.
[03/24 00:01:40    166s] design sh 0.462.
[03/24 00:01:40    166s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/24 00:01:40    166s] design sh 0.386.
[03/24 00:01:40    166s] CDPadU 0.831 -> 0.447. R=0.306, N=2606, GS=3.600
[03/24 00:01:40    166s] OPERPROF: Finished CDPad at level 1, CPU:0.082, REAL:0.028, MEM:2888.5M, EPOCH TIME: 1679630500.502106
[03/24 00:01:40    166s] OPERPROF: Starting InitSKP at level 1, MEM:2888.5M, EPOCH TIME: 1679630500.502257
[03/24 00:01:40    166s] no activity file in design. spp won't run.
[03/24 00:01:40    166s] no activity file in design. spp won't run.
[03/24 00:01:40    166s] Edge Data Id : 30692 / 4294967295
[03/24 00:01:40    166s] Data Id : 21580 / 4294967295
[03/24 00:01:40    167s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[03/24 00:01:40    167s] OPERPROF: Finished InitSKP at level 1, CPU:0.522, REAL:0.260, MEM:3120.5M, EPOCH TIME: 1679630500.762137
[03/24 00:01:40    167s] NP #FI/FS/SF FL/PI: 0/0/0 2606/0
[03/24 00:01:40    167s] no activity file in design. spp won't run.
[03/24 00:01:40    167s] 
[03/24 00:01:40    167s] AB Est...
[03/24 00:01:40    167s] OPERPROF: Starting npPlace at level 1, MEM:3120.5M, EPOCH TIME: 1679630500.766327
[03/24 00:01:40    167s] OPERPROF: Finished npPlace at level 1, CPU:0.021, REAL:0.011, MEM:3126.8M, EPOCH TIME: 1679630500.777379
[03/24 00:01:40    167s] Iteration  4: Skipped, with CDP Off
[03/24 00:01:40    167s] 
[03/24 00:01:40    167s] AB Est...
[03/24 00:01:40    167s] OPERPROF: Starting npPlace at level 1, MEM:3158.8M, EPOCH TIME: 1679630500.781548
[03/24 00:01:40    167s] OPERPROF: Finished npPlace at level 1, CPU:0.017, REAL:0.008, MEM:3126.8M, EPOCH TIME: 1679630500.789686
[03/24 00:01:40    167s] Iteration  5: Skipped, with CDP Off
[03/24 00:01:40    167s] OPERPROF: Starting npPlace at level 1, MEM:3222.8M, EPOCH TIME: 1679630500.806462
[03/24 00:01:41    167s] Iteration  6: Total net bbox = 5.345e+04 (2.72e+04 2.62e+04)
[03/24 00:01:41    167s]               Est.  stn bbox = 6.368e+04 (3.26e+04 3.11e+04)
[03/24 00:01:41    167s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 3339.1M
[03/24 00:01:41    167s] OPERPROF: Finished npPlace at level 1, CPU:0.522, REAL:0.261, MEM:3275.1M, EPOCH TIME: 1679630501.067190
[03/24 00:01:41    167s] no activity file in design. spp won't run.
[03/24 00:01:41    167s] NP #FI/FS/SF FL/PI: 0/0/0 2606/0
[03/24 00:01:41    167s] no activity file in design. spp won't run.
[03/24 00:01:41    167s] OPERPROF: Starting npPlace at level 1, MEM:3243.1M, EPOCH TIME: 1679630501.085046
[03/24 00:01:41    168s] Iteration  7: Total net bbox = 4.974e+04 (2.52e+04 2.45e+04)
[03/24 00:01:41    168s]               Est.  stn bbox = 5.943e+04 (3.00e+04 2.94e+04)
[03/24 00:01:41    168s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 3337.1M
[03/24 00:01:41    168s] OPERPROF: Finished npPlace at level 1, CPU:0.809, REAL:0.387, MEM:3271.1M, EPOCH TIME: 1679630501.471952
[03/24 00:01:41    168s] Legalizing MH Cells... 0 / 0 (level 5)
[03/24 00:01:41    168s] No instances found in the vector
[03/24 00:01:41    168s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3175.1M, DRC: 0)
[03/24 00:01:41    168s] 0 (out of 0) MH cells were successfully legalized.
[03/24 00:01:41    168s] no activity file in design. spp won't run.
[03/24 00:01:41    168s] NP #FI/FS/SF FL/PI: 0/0/0 2606/0
[03/24 00:01:41    168s] no activity file in design. spp won't run.
[03/24 00:01:41    168s] OPERPROF: Starting npPlace at level 1, MEM:3239.1M, EPOCH TIME: 1679630501.491022
[03/24 00:01:42    170s] Iteration  8: Total net bbox = 5.192e+04 (2.62e+04 2.58e+04)
[03/24 00:01:42    170s]               Est.  stn bbox = 6.192e+04 (3.11e+04 3.08e+04)
[03/24 00:01:42    170s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 3335.1M
[03/24 00:01:42    170s] OPERPROF: Finished npPlace at level 1, CPU:1.529, REAL:0.607, MEM:3271.1M, EPOCH TIME: 1679630502.098156
[03/24 00:01:42    170s] Legalizing MH Cells... 0 / 0 (level 6)
[03/24 00:01:42    170s] No instances found in the vector
[03/24 00:01:42    170s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3175.1M, DRC: 0)
[03/24 00:01:42    170s] 0 (out of 0) MH cells were successfully legalized.
[03/24 00:01:42    170s] no activity file in design. spp won't run.
[03/24 00:01:42    170s] NP #FI/FS/SF FL/PI: 0/0/0 2606/0
[03/24 00:01:42    170s] no activity file in design. spp won't run.
[03/24 00:01:42    170s] OPERPROF: Starting npPlace at level 1, MEM:3239.1M, EPOCH TIME: 1679630502.116607
[03/24 00:01:42    171s] Iteration  9: Total net bbox = 5.765e+04 (2.85e+04 2.91e+04)
[03/24 00:01:42    171s]               Est.  stn bbox = 6.770e+04 (3.35e+04 3.42e+04)
[03/24 00:01:42    171s]               cpu = 0:00:01.4 real = 0:00:00.0 mem = 3335.1M
[03/24 00:01:42    171s] OPERPROF: Finished npPlace at level 1, CPU:1.391, REAL:0.571, MEM:3271.1M, EPOCH TIME: 1679630502.687183
[03/24 00:01:42    171s] Legalizing MH Cells... 0 / 0 (level 7)
[03/24 00:01:42    171s] No instances found in the vector
[03/24 00:01:42    171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3175.1M, DRC: 0)
[03/24 00:01:42    171s] 0 (out of 0) MH cells were successfully legalized.
[03/24 00:01:42    171s] no activity file in design. spp won't run.
[03/24 00:01:42    171s] NP #FI/FS/SF FL/PI: 0/0/0 2606/0
[03/24 00:01:42    171s] no activity file in design. spp won't run.
[03/24 00:01:42    171s] OPERPROF: Starting npPlace at level 1, MEM:3239.1M, EPOCH TIME: 1679630502.706382
[03/24 00:01:42    171s] GP RA stats: MHOnly 0 nrInst 2606 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[03/24 00:01:43    172s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:3431.1M, EPOCH TIME: 1679630503.061541
[03/24 00:01:43    172s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:3431.1M, EPOCH TIME: 1679630503.061669
[03/24 00:01:43    172s] Iteration 10: Total net bbox = 5.797e+04 (2.88e+04 2.92e+04)
[03/24 00:01:43    172s]               Est.  stn bbox = 6.799e+04 (3.37e+04 3.43e+04)
[03/24 00:01:43    172s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 3367.1M
[03/24 00:01:43    172s] OPERPROF: Finished npPlace at level 1, CPU:0.872, REAL:0.365, MEM:3271.1M, EPOCH TIME: 1679630503.071465
[03/24 00:01:43    172s] Legalizing MH Cells... 0 / 0 (level 8)
[03/24 00:01:43    172s] No instances found in the vector
[03/24 00:01:43    172s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3175.1M, DRC: 0)
[03/24 00:01:43    172s] 0 (out of 0) MH cells were successfully legalized.
[03/24 00:01:43    172s] Move report: Timing Driven Placement moves 2606 insts, mean move: 42.54 um, max move: 104.42 um 
[03/24 00:01:43    172s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/U125): (320.20, 43.00) --> (262.38, 89.60)
[03/24 00:01:43    172s] no activity file in design. spp won't run.
[03/24 00:01:43    172s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:3175.1M, EPOCH TIME: 1679630503.077097
[03/24 00:01:43    172s] Saved padding area to DB
[03/24 00:01:43    172s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:3175.1M, EPOCH TIME: 1679630503.077428
[03/24 00:01:43    172s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.001, REAL:0.001, MEM:3175.1M, EPOCH TIME: 1679630503.078609
[03/24 00:01:43    172s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:3175.1M, EPOCH TIME: 1679630503.079246
[03/24 00:01:43    172s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/24 00:01:43    172s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.001, REAL:0.001, MEM:3175.1M, EPOCH TIME: 1679630503.079759
[03/24 00:01:43    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3175.1M, EPOCH TIME: 1679630503.080270
[03/24 00:01:43    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3175.1M, EPOCH TIME: 1679630503.080513
[03/24 00:01:43    172s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.004, REAL:0.004, MEM:3175.1M, EPOCH TIME: 1679630503.081215
[03/24 00:01:43    172s] 
[03/24 00:01:43    172s] Finished Incremental Placement (cpu=0:00:06.0, real=0:00:03.0, mem=3175.1M)
[03/24 00:01:43    172s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/24 00:01:43    172s] Type 'man IMPSP-9025' for more detail.
[03/24 00:01:43    172s] CongRepair sets shifter mode to gplace
[03/24 00:01:43    172s] TDRefine: refinePlace mode is spiral
[03/24 00:01:43    172s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3175.1M, EPOCH TIME: 1679630503.083012
[03/24 00:01:43    172s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3175.1M, EPOCH TIME: 1679630503.083090
[03/24 00:01:43    172s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3175.1M, EPOCH TIME: 1679630503.083212
[03/24 00:01:43    172s] Processing tracks to init pin-track alignment.
[03/24 00:01:43    172s] z: 2, totalTracks: 1
[03/24 00:01:43    172s] z: 4, totalTracks: 1
[03/24 00:01:43    172s] z: 6, totalTracks: 1
[03/24 00:01:43    172s] z: 8, totalTracks: 1
[03/24 00:01:43    172s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:43    172s] All LLGs are deleted
[03/24 00:01:43    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:3175.1M, EPOCH TIME: 1679630503.086574
[03/24 00:01:43    172s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:3175.1M, EPOCH TIME: 1679630503.086788
[03/24 00:01:43    172s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3175.1M, EPOCH TIME: 1679630503.087272
[03/24 00:01:43    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:3255.1M, EPOCH TIME: 1679630503.090067
[03/24 00:01:43    172s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:43    172s] Core basic site is IBM13SITE
[03/24 00:01:43    172s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:3255.1M, EPOCH TIME: 1679630503.100512
[03/24 00:01:43    172s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:43    172s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:43    172s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.005, REAL:0.004, MEM:3271.1M, EPOCH TIME: 1679630503.104820
[03/24 00:01:43    172s] Fast DP-INIT is on for default
[03/24 00:01:43    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:43    172s] Atter site array init, number of instance map data is 0.
[03/24 00:01:43    172s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.018, REAL:0.018, MEM:3271.1M, EPOCH TIME: 1679630503.107739
[03/24 00:01:43    172s] 
[03/24 00:01:43    172s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:43    172s] OPERPROF:         Starting CMU at level 5, MEM:3271.1M, EPOCH TIME: 1679630503.108909
[03/24 00:01:43    172s] OPERPROF:         Finished CMU at level 5, CPU:0.004, REAL:0.004, MEM:3271.1M, EPOCH TIME: 1679630503.112790
[03/24 00:01:43    172s] 
[03/24 00:01:43    172s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:43    172s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.027, REAL:0.027, MEM:3175.1M, EPOCH TIME: 1679630503.114194
[03/24 00:01:43    172s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3175.1M, EPOCH TIME: 1679630503.114313
[03/24 00:01:43    172s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.002, REAL:0.002, MEM:3175.1M, EPOCH TIME: 1679630503.116674
[03/24 00:01:43    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3175.1MB).
[03/24 00:01:43    172s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.034, MEM:3175.1M, EPOCH TIME: 1679630503.117491
[03/24 00:01:43    172s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.034, MEM:3175.1M, EPOCH TIME: 1679630503.117581
[03/24 00:01:43    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.2
[03/24 00:01:43    172s] OPERPROF:   Starting RefinePlace at level 2, MEM:3175.1M, EPOCH TIME: 1679630503.117704
[03/24 00:01:43    172s] *** Starting refinePlace (0:02:53 mem=3175.1M) ***
[03/24 00:01:43    172s] Total net bbox length = 6.011e+04 (3.051e+04 2.960e+04) (ext = 3.454e+03)
[03/24 00:01:43    172s] 
[03/24 00:01:43    172s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:43    172s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:43    172s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:43    172s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:43    172s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3175.1M, EPOCH TIME: 1679630503.123506
[03/24 00:01:43    172s] Starting refinePlace ...
[03/24 00:01:43    172s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:43    172s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:43    172s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3239.1M, EPOCH TIME: 1679630503.133605
[03/24 00:01:43    172s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:01:43    172s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3239.1M, EPOCH TIME: 1679630503.133741
[03/24 00:01:43    172s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3239.1M, EPOCH TIME: 1679630503.134176
[03/24 00:01:43    172s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3239.1M, EPOCH TIME: 1679630503.134276
[03/24 00:01:43    172s] DDP markSite nrRow 93 nrJob 93
[03/24 00:01:43    172s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3239.1M, EPOCH TIME: 1679630503.134516
[03/24 00:01:43    172s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3239.1M, EPOCH TIME: 1679630503.134613
[03/24 00:01:43    172s]   Spread Effort: high, pre-route mode, useDDP on.
[03/24 00:01:43    172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3175.1MB) @(0:02:53 - 0:02:53).
[03/24 00:01:43    172s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:43    172s] wireLenOptFixPriorityInst 0 inst fixed
[03/24 00:01:43    172s] tweakage running in 6 threads.
[03/24 00:01:43    172s] Placement tweakage begins.
[03/24 00:01:43    172s] wire length = 7.381e+04
[03/24 00:01:43    172s] wire length = 7.019e+04
[03/24 00:01:43    172s] Placement tweakage ends.
[03/24 00:01:43    172s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:43    172s] 
[03/24 00:01:43    172s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:01:43    172s] Move report: legalization moves 2606 insts, mean move: 2.12 um, max move: 8.52 um spiral
[03/24 00:01:43    172s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG561_S2): (146.68, 146.00) --> (153.00, 143.80)
[03/24 00:01:43    172s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/24 00:01:43    172s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:43    172s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3196.5MB) @(0:02:53 - 0:02:53).
[03/24 00:01:43    172s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:01:43    172s] Move report: Detail placement moves 2606 insts, mean move: 2.12 um, max move: 8.52 um 
[03/24 00:01:43    172s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG561_S2): (146.68, 146.00) --> (153.00, 143.80)
[03/24 00:01:43    172s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3196.5MB
[03/24 00:01:43    172s] Statistics of distance of Instance movement in refine placement:
[03/24 00:01:43    172s]   maximum (X+Y) =         8.52 um
[03/24 00:01:43    172s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG561_S2) with max move: (146.679, 146) -> (153, 143.8)
[03/24 00:01:43    172s]   mean    (X+Y) =         2.12 um
[03/24 00:01:43    172s] Summary Report:
[03/24 00:01:43    172s] Instances move: 2606 (out of 2606 movable)
[03/24 00:01:43    172s] Instances flipped: 0
[03/24 00:01:43    172s] Mean displacement: 2.12 um
[03/24 00:01:43    172s] Max displacement: 8.52 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk_r_REG561_S2) (146.679, 146) -> (153, 143.8)
[03/24 00:01:43    172s] 	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
[03/24 00:01:43    172s] Total instances moved : 2606
[03/24 00:01:43    172s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.229, REAL:0.166, MEM:3196.5M, EPOCH TIME: 1679630503.289794
[03/24 00:01:43    172s] Total net bbox length = 5.824e+04 (2.742e+04 3.082e+04) (ext = 3.455e+03)
[03/24 00:01:43    172s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3196.5MB
[03/24 00:01:43    172s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3196.5MB) @(0:02:53 - 0:02:53).
[03/24 00:01:43    172s] *** Finished refinePlace (0:02:53 mem=3196.5M) ***
[03/24 00:01:43    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.2
[03/24 00:01:43    172s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.236, REAL:0.173, MEM:3196.5M, EPOCH TIME: 1679630503.291066
[03/24 00:01:43    172s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3196.5M, EPOCH TIME: 1679630503.291154
[03/24 00:01:43    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2606).
[03/24 00:01:43    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    172s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.013, REAL:0.010, MEM:3175.5M, EPOCH TIME: 1679630503.300835
[03/24 00:01:43    172s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.285, REAL:0.218, MEM:3175.5M, EPOCH TIME: 1679630503.301006
[03/24 00:01:43    172s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3175.5M, EPOCH TIME: 1679630503.301530
[03/24 00:01:43    172s] Starting Early Global Route congestion estimation: mem = 3175.5M
[03/24 00:01:43    172s] (I)      ================== Layers ==================
[03/24 00:01:43    172s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:43    172s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:43    172s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:43    172s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:43    172s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:43    172s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:43    172s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:43    172s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:43    172s] (I)      Started Import and model ( Curr Mem: 3175.46 MB )
[03/24 00:01:43    172s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:43    172s] (I)      == Non-default Options ==
[03/24 00:01:43    172s] (I)      Maximum routing layer                              : 4
[03/24 00:01:43    172s] (I)      Number of threads                                  : 6
[03/24 00:01:43    172s] (I)      Use non-blocking free Dbs wires                    : false
[03/24 00:01:43    172s] (I)      Method to set GCell size                           : row
[03/24 00:01:43    172s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:43    172s] (I)      Use row-based GCell size
[03/24 00:01:43    172s] (I)      Use row-based GCell align
[03/24 00:01:43    172s] (I)      layer 0 area = 89000
[03/24 00:01:43    172s] (I)      layer 1 area = 120000
[03/24 00:01:43    172s] (I)      layer 2 area = 120000
[03/24 00:01:43    172s] (I)      layer 3 area = 120000
[03/24 00:01:43    172s] (I)      GCell unit size   : 3600
[03/24 00:01:43    172s] (I)      GCell multiplier  : 1
[03/24 00:01:43    172s] (I)      GCell row height  : 3600
[03/24 00:01:43    172s] (I)      Actual row height : 3600
[03/24 00:01:43    172s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:43    172s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:43    172s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:43    172s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:43    172s] (I)      ============== Default via ===============
[03/24 00:01:43    172s] (I)      +---+------------------+-----------------+
[03/24 00:01:43    172s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:43    172s] (I)      +---+------------------+-----------------+
[03/24 00:01:43    172s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:43    172s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:43    172s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:43    172s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:43    172s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:43    172s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:43    172s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:43    172s] (I)      +---+------------------+-----------------+
[03/24 00:01:43    172s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:43    172s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:43    172s] [NR-eGR] Read 0 other shapes
[03/24 00:01:43    172s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:43    172s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:43    172s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:43    172s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:43    172s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:43    172s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:43    172s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:43    172s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:43    172s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:43    172s] [NR-eGR] Read 2673 nets ( ignored 0 )
[03/24 00:01:43    172s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:43    172s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:43    172s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:43    172s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:43    172s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:43    172s] (I)      Number of ignored nets                =      0
[03/24 00:01:43    172s] (I)      Number of connected nets              =      0
[03/24 00:01:43    172s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:43    172s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:43    172s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:43    172s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:43    172s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:43    172s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:43    172s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:43    172s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:43    172s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:43    172s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:43    172s] (I)      Ndr track 0 does not exist
[03/24 00:01:43    172s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:43    172s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:43    172s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:43    172s] (I)      Site width          :   400  (dbu)
[03/24 00:01:43    172s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:43    172s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:43    172s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:43    172s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:43    172s] (I)      Grid                :    97    97     4
[03/24 00:01:43    172s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:43    172s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:43    172s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:43    172s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:43    172s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:43    172s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:43    172s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:43    172s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:43    172s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:43    172s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:43    172s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:43    172s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:43    172s] (I)      --------------------------------------------------------
[03/24 00:01:43    172s] 
[03/24 00:01:43    172s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:43    172s] [NR-eGR] Rule id: 0  Nets: 2673
[03/24 00:01:43    172s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:43    172s] (I)                    Layer    2    3    4 
[03/24 00:01:43    172s] (I)                    Pitch  400  400  400 
[03/24 00:01:43    172s] (I)             #Used tracks    1    1    1 
[03/24 00:01:43    172s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:43    172s] [NR-eGR] ========================================
[03/24 00:01:43    172s] [NR-eGR] 
[03/24 00:01:43    172s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:43    172s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:43    172s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:43    172s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:43    172s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:43    172s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:43    172s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:43    172s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:43    172s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:43    172s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3175.46 MB )
[03/24 00:01:43    172s] (I)      Reset routing kernel
[03/24 00:01:43    172s] (I)      Started Global Routing ( Curr Mem: 3175.46 MB )
[03/24 00:01:43    172s] (I)      totalPins=9486  totalGlobalPin=9237 (97.38%)
[03/24 00:01:43    172s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:43    172s] [NR-eGR] Layer group 1: route 2673 net(s) in layer range [2, 4]
[03/24 00:01:43    172s] (I)      
[03/24 00:01:43    172s] (I)      ============  Phase 1a Route ============
[03/24 00:01:43    172s] (I)      Usage: 19074 = (9107 H, 9967 V) = (11.54% H, 6.81% V) = (3.279e+04um H, 3.588e+04um V)
[03/24 00:01:43    172s] (I)      
[03/24 00:01:43    172s] (I)      ============  Phase 1b Route ============
[03/24 00:01:43    172s] (I)      Usage: 19074 = (9107 H, 9967 V) = (11.54% H, 6.81% V) = (3.279e+04um H, 3.588e+04um V)
[03/24 00:01:43    172s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.866640e+04um
[03/24 00:01:43    172s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:01:43    172s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:43    172s] (I)      
[03/24 00:01:43    172s] (I)      ============  Phase 1c Route ============
[03/24 00:01:43    172s] (I)      Usage: 19074 = (9107 H, 9967 V) = (11.54% H, 6.81% V) = (3.279e+04um H, 3.588e+04um V)
[03/24 00:01:43    172s] (I)      
[03/24 00:01:43    172s] (I)      ============  Phase 1d Route ============
[03/24 00:01:43    172s] (I)      Usage: 19074 = (9107 H, 9967 V) = (11.54% H, 6.81% V) = (3.279e+04um H, 3.588e+04um V)
[03/24 00:01:43    172s] (I)      
[03/24 00:01:43    172s] (I)      ============  Phase 1e Route ============
[03/24 00:01:43    172s] (I)      Usage: 19074 = (9107 H, 9967 V) = (11.54% H, 6.81% V) = (3.279e+04um H, 3.588e+04um V)
[03/24 00:01:43    172s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.866640e+04um
[03/24 00:01:43    172s] (I)      
[03/24 00:01:43    172s] (I)      ============  Phase 1l Route ============
[03/24 00:01:43    172s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:43    172s] (I)      Layer  2:      77197     12123         1           0       83808    ( 0.00%) 
[03/24 00:01:43    173s] (I)      Layer  3:      78897      9172         0           0       83808    ( 0.00%) 
[03/24 00:01:43    173s] (I)      Layer  4:      68787      1257         0           0       83808    ( 0.00%) 
[03/24 00:01:43    173s] (I)      Total:        224881     22552         1           0      251424    ( 0.00%) 
[03/24 00:01:43    173s] (I)      
[03/24 00:01:43    173s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:43    173s] [NR-eGR]                        OverCon            
[03/24 00:01:43    173s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:43    173s] [NR-eGR]        Layer               (1)    OverCon
[03/24 00:01:43    173s] [NR-eGR] ----------------------------------------------
[03/24 00:01:43    173s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:43    173s] [NR-eGR]      M2 ( 2)         1( 0.01%)   ( 0.01%) 
[03/24 00:01:43    173s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:43    173s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:43    173s] [NR-eGR] ----------------------------------------------
[03/24 00:01:43    173s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/24 00:01:43    173s] [NR-eGR] 
[03/24 00:01:43    173s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3175.46 MB )
[03/24 00:01:43    173s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:43    173s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:43    173s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3175.5M
[03/24 00:01:43    173s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.102, REAL:0.072, MEM:3175.5M, EPOCH TIME: 1679630503.373064
[03/24 00:01:43    173s] OPERPROF: Starting HotSpotCal at level 1, MEM:3175.5M, EPOCH TIME: 1679630503.373153
[03/24 00:01:43    173s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:43    173s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:01:43    173s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:43    173s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:01:43    173s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:43    173s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:01:43    173s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:01:43    173s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.004, MEM:3175.5M, EPOCH TIME: 1679630503.377523
[03/24 00:01:43    173s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3175.5M, EPOCH TIME: 1679630503.377818
[03/24 00:01:43    173s] Starting Early Global Route wiring: mem = 3175.5M
[03/24 00:01:43    173s] (I)      ============= Track Assignment ============
[03/24 00:01:43    173s] (I)      Started Track Assignment (6T) ( Curr Mem: 3175.46 MB )
[03/24 00:01:43    173s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:01:43    173s] (I)      Run Multi-thread track assignment
[03/24 00:01:43    173s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3175.46 MB )
[03/24 00:01:43    173s] (I)      Started Export ( Curr Mem: 3175.46 MB )
[03/24 00:01:43    173s] [NR-eGR]             Length (um)   Vias 
[03/24 00:01:43    173s] [NR-eGR] -------------------------------
[03/24 00:01:43    173s] [NR-eGR]  M1  (1H)             0   9418 
[03/24 00:01:43    173s] [NR-eGR]  M2  (2V)         33101  14368 
[03/24 00:01:43    173s] [NR-eGR]  M3  (3H)         34578    367 
[03/24 00:01:43    173s] [NR-eGR]  M4  (4V)          4569      0 
[03/24 00:01:43    173s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:01:43    173s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:01:43    173s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:01:43    173s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:01:43    173s] [NR-eGR] -------------------------------
[03/24 00:01:43    173s] [NR-eGR]      Total        72248  24153 
[03/24 00:01:43    173s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:43    173s] [NR-eGR] Total half perimeter of net bounding box: 58239um
[03/24 00:01:43    173s] [NR-eGR] Total length: 72248um, number of vias: 24153
[03/24 00:01:43    173s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:43    173s] [NR-eGR] Total eGR-routed clock nets wire length: 5124um, number of vias: 2015
[03/24 00:01:43    173s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:43    173s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3175.46 MB )
[03/24 00:01:43    173s] Early Global Route wiring runtime: 0.04 seconds, mem = 3175.5M
[03/24 00:01:43    173s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.081, REAL:0.040, MEM:3175.5M, EPOCH TIME: 1679630503.417792
[03/24 00:01:43    173s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:43    173s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:43    173s] 0 delay mode for cte disabled.
[03/24 00:01:43    173s] SKP cleared!
[03/24 00:01:43    173s] 
[03/24 00:01:43    173s] *** Finished incrementalPlace (cpu=0:00:06.7, real=0:00:03.0)***
[03/24 00:01:43    173s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2919.5M, EPOCH TIME: 1679630503.439044
[03/24 00:01:43    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    173s] All LLGs are deleted
[03/24 00:01:43    173s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    173s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:43    173s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2919.5M, EPOCH TIME: 1679630503.439292
[03/24 00:01:43    173s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2919.5M, EPOCH TIME: 1679630503.439383
[03/24 00:01:43    173s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2919.5M, EPOCH TIME: 1679630503.441180
[03/24 00:01:43    173s] Start to check current routing status for nets...
[03/24 00:01:43    173s] All nets are already routed correctly.
[03/24 00:01:43    173s] End to check current routing status for nets (mem=2919.5M)
[03/24 00:01:43    173s] Extraction called for design 'PE_top' of instances=2606 and nets=2675 using extraction engine 'preRoute' .
[03/24 00:01:43    173s] PreRoute RC Extraction called for design PE_top.
[03/24 00:01:43    173s] RC Extraction called in multi-corner(1) mode.
[03/24 00:01:43    173s] RCMode: PreRoute
[03/24 00:01:43    173s]       RC Corner Indexes            0   
[03/24 00:01:43    173s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:01:43    173s] Resistance Scaling Factor    : 1.00000 
[03/24 00:01:43    173s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:01:43    173s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:01:43    173s] Shrink Factor                : 1.00000
[03/24 00:01:43    173s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:01:43    173s] Using Quantus QRC technology file ...
[03/24 00:01:43    173s] 
[03/24 00:01:43    173s] Trim Metal Layers:
[03/24 00:01:43    173s] LayerId::1 widthSet size::1
[03/24 00:01:43    173s] LayerId::2 widthSet size::1
[03/24 00:01:43    173s] LayerId::3 widthSet size::1
[03/24 00:01:43    173s] LayerId::4 widthSet size::1
[03/24 00:01:43    173s] LayerId::5 widthSet size::1
[03/24 00:01:43    173s] LayerId::6 widthSet size::1
[03/24 00:01:43    173s] LayerId::7 widthSet size::1
[03/24 00:01:43    173s] LayerId::8 widthSet size::1
[03/24 00:01:43    173s] Updating RC grid for preRoute extraction ...
[03/24 00:01:43    173s] eee: pegSigSF::1.070000
[03/24 00:01:43    173s] Initializing multi-corner resistance tables ...
[03/24 00:01:43    173s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:43    173s] eee: l::2 avDens::0.122411 usedTrk::969.496529 availTrk::7920.000000 sigTrk::969.496529
[03/24 00:01:43    173s] eee: l::3 avDens::0.134819 usedTrk::1007.096531 availTrk::7470.000000 sigTrk::1007.096531
[03/24 00:01:43    173s] eee: l::4 avDens::0.045891 usedTrk::413.015003 availTrk::9000.000000 sigTrk::413.015003
[03/24 00:01:43    173s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:43    173s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:43    173s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:43    173s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:43    173s] {RT rc-typ 0 4 4 0}
[03/24 00:01:43    173s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.063237 aWlH=0.000000 lMod=0 pMax=0.809200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:43    173s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2919.457M)
[03/24 00:01:43    173s] Compute RC Scale Done ...
[03/24 00:01:43    173s] **optDesign ... cpu = 0:00:19, real = 0:00:12, mem = 2242.4M, totSessionCpu=0:02:53 **
[03/24 00:01:43    173s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:01:43    173s] #################################################################################
[03/24 00:01:43    173s] # Design Stage: PreRoute
[03/24 00:01:43    173s] # Design Name: PE_top
[03/24 00:01:43    173s] # Design Mode: 130nm
[03/24 00:01:43    173s] # Analysis Mode: MMMC Non-OCV 
[03/24 00:01:43    173s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:01:43    173s] # Signoff Settings: SI Off 
[03/24 00:01:43    173s] #################################################################################
[03/24 00:01:43    173s] Topological Sorting (REAL = 0:00:00.0, MEM = 2940.8M, InitMEM = 2939.8M)
[03/24 00:01:43    173s] Calculate delays in Single mode...
[03/24 00:01:43    173s] Start delay calculation (fullDC) (6 T). (MEM=2941.8)
[03/24 00:01:43    173s] End AAE Lib Interpolated Model. (MEM=2953.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:43    174s] Total number of fetched objects 2673
[03/24 00:01:43    174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:43    174s] End delay calculation. (MEM=3192.93 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:01:43    174s] End delay calculation (fullDC). (MEM=3192.93 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:01:43    174s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 3192.9M) ***
[03/24 00:01:44    174s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:03.7 (2.1), totSession cpu/real = 0:02:54.2/0:17:42.9 (0.2), mem = 3192.9M
[03/24 00:01:44    174s] 
[03/24 00:01:44    174s] =============================================================================================
[03/24 00:01:44    174s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.14-s109_1
[03/24 00:01:44    174s] =============================================================================================
[03/24 00:01:44    174s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:44    174s] ---------------------------------------------------------------------------------------------
[03/24 00:01:44    174s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:44    174s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:01:44    174s] [ TimingUpdate           ]      4   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.2    3.3
[03/24 00:01:44    174s] [ FullDelayCalc          ]      1   0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.7    2.9
[03/24 00:01:44    174s] [ MISC                   ]          0:00:03.4  (  90.7 % )     0:00:03.4 /  0:00:06.9    2.0
[03/24 00:01:44    174s] ---------------------------------------------------------------------------------------------
[03/24 00:01:44    174s]  IncrReplace #1 TOTAL               0:00:03.7  ( 100.0 % )     0:00:03.7 /  0:00:07.8    2.1
[03/24 00:01:44    174s] ---------------------------------------------------------------------------------------------
[03/24 00:01:44    174s] 
[03/24 00:01:44    174s] *** Timing NOT met, worst failing slack is 0.040
[03/24 00:01:44    174s] *** Check timing (0:00:00.0)
[03/24 00:01:44    174s] Activate preCTS OCP-based MLT
[03/24 00:01:44    174s] Deleting Lib Analyzer.
[03/24 00:01:44    174s] Begin: GigaOpt Optimization in WNS mode
[03/24 00:01:44    174s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 6 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[03/24 00:01:44    174s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:44    174s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:54.4/0:17:43.0 (0.2), mem = 3224.9M
[03/24 00:01:44    174s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.7
[03/24 00:01:44    174s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:44    174s] ### Creating PhyDesignMc. totSessionCpu=0:02:54 mem=3224.9M
[03/24 00:01:44    174s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:01:44    174s] OPERPROF: Starting DPlace-Init at level 1, MEM:3224.9M, EPOCH TIME: 1679630504.109023
[03/24 00:01:44    174s] Processing tracks to init pin-track alignment.
[03/24 00:01:44    174s] z: 2, totalTracks: 1
[03/24 00:01:44    174s] z: 4, totalTracks: 1
[03/24 00:01:44    174s] z: 6, totalTracks: 1
[03/24 00:01:44    174s] z: 8, totalTracks: 1
[03/24 00:01:44    174s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:44    174s] All LLGs are deleted
[03/24 00:01:44    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:44    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:44    174s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3224.9M, EPOCH TIME: 1679630504.113286
[03/24 00:01:44    174s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3224.9M, EPOCH TIME: 1679630504.113545
[03/24 00:01:44    174s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3224.9M, EPOCH TIME: 1679630504.114324
[03/24 00:01:44    174s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:44    174s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:44    174s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3288.9M, EPOCH TIME: 1679630504.117326
[03/24 00:01:44    174s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:44    174s] Core basic site is IBM13SITE
[03/24 00:01:44    174s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3288.9M, EPOCH TIME: 1679630504.133377
[03/24 00:01:44    174s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:44    174s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:44    174s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.005, MEM:3320.9M, EPOCH TIME: 1679630504.138555
[03/24 00:01:44    174s] Fast DP-INIT is on for default
[03/24 00:01:44    174s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:44    174s] Atter site array init, number of instance map data is 0.
[03/24 00:01:44    174s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.025, REAL:0.023, MEM:3320.9M, EPOCH TIME: 1679630504.140707
[03/24 00:01:44    174s] 
[03/24 00:01:44    174s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:44    174s] OPERPROF:     Starting CMU at level 3, MEM:3320.9M, EPOCH TIME: 1679630504.141304
[03/24 00:01:44    174s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3320.9M, EPOCH TIME: 1679630504.141699
[03/24 00:01:44    174s] 
[03/24 00:01:44    174s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:44    174s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.029, MEM:3224.9M, EPOCH TIME: 1679630504.143673
[03/24 00:01:44    174s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3224.9M, EPOCH TIME: 1679630504.143867
[03/24 00:01:44    174s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.003, MEM:3224.9M, EPOCH TIME: 1679630504.147005
[03/24 00:01:44    174s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3224.9MB).
[03/24 00:01:44    174s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.039, MEM:3224.9M, EPOCH TIME: 1679630504.147819
[03/24 00:01:44    174s] TotalInstCnt at PhyDesignMc Initialization: 2606
[03/24 00:01:44    174s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:54 mem=3224.9M
[03/24 00:01:44    174s] ### Creating RouteCongInterface, started
[03/24 00:01:44    174s] 
[03/24 00:01:44    174s] Creating Lib Analyzer ...
[03/24 00:01:44    174s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:01:44    174s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:01:44    174s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:01:44    174s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:01:44    174s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:01:44    174s] 
[03/24 00:01:44    174s] {RT rc-typ 0 4 4 0}
[03/24 00:01:44    175s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:55 mem=3224.9M
[03/24 00:01:44    175s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:55 mem=3224.9M
[03/24 00:01:44    175s] Creating Lib Analyzer, finished. 
[03/24 00:01:44    175s] 
[03/24 00:01:44    175s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[03/24 00:01:44    175s] 
[03/24 00:01:44    175s] #optDebug: {0, 1.000}
[03/24 00:01:44    175s] ### Creating RouteCongInterface, finished
[03/24 00:01:44    175s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=3224.9M
[03/24 00:01:44    175s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=3224.9M
[03/24 00:01:44    175s] *info: 1 clock net excluded
[03/24 00:01:45    175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.406155.1
[03/24 00:01:45    175s] PathGroup :  reg2reg  TargetSlack : 0.0727 
[03/24 00:01:45    175s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:45    175s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:45    175s] ** GigaOpt Optimizer WNS Slack 0.040 TNS Slack 0.000 Density 30.59
[03/24 00:01:45    175s] Optimizer WNS Pass 0
[03/24 00:01:45    175s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.077|0.000|
|reg2reg   |0.040|0.000|
|HEPG      |0.040|0.000|
|All Paths |0.040|0.000|
+----------+-----+-----+

[03/24 00:01:45    175s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3383.3M, EPOCH TIME: 1679630505.097365
[03/24 00:01:45    175s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3383.3M, EPOCH TIME: 1679630505.097474
[03/24 00:01:45    175s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/24 00:01:45    175s] Info: End MT loop @oiCellDelayCachingJob.
[03/24 00:01:45    175s] Active Path Group: reg2reg  
[03/24 00:01:45    175s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:01:45    175s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:01:45    175s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:01:45    175s] |   0.040|    0.040|   0.000|    0.000|   30.59%|   0:00:00.0| 3383.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/24 00:01:45    175s] |   0.048|    0.048|   0.000|    0.000|   30.60%|   0:00:00.0| 3421.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG62_S2/D                     |
[03/24 00:01:45    175s] |   0.058|    0.058|   0.000|    0.000|   30.61%|   0:00:00.0| 3429.4M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG58_S2/D                     |
[03/24 00:01:45    175s] |   0.071|    0.071|   0.000|    0.000|   30.63%|   0:00:00.0| 3429.4M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/24 00:01:45    175s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/24 00:01:45    175s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:01:45    176s] |   0.077|    0.077|   0.000|    0.000|   30.67%|   0:00:00.0| 3442.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/24 00:01:45    176s] |   0.077|    0.077|   0.000|    0.000|   30.67%|   0:00:00.0| 3442.0M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/24 00:01:45    176s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3442.0M) ***
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] *** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3442.0M) ***
[03/24 00:01:45    176s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.077|0.000|
|reg2reg   |0.077|0.000|
|HEPG      |0.077|0.000|
|All Paths |0.077|0.000|
+----------+-----+-----+

[03/24 00:01:45    176s] ** GigaOpt Optimizer WNS Slack 0.077 TNS Slack 0.000 Density 30.67
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.406155.1
[03/24 00:01:45    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3442.0M, EPOCH TIME: 1679630505.330367
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2606).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:3443.0M, EPOCH TIME: 1679630505.334308
[03/24 00:01:45    176s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3443.0M, EPOCH TIME: 1679630505.334834
[03/24 00:01:45    176s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3443.0M, EPOCH TIME: 1679630505.334955
[03/24 00:01:45    176s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3443.0M, EPOCH TIME: 1679630505.338622
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:45    176s] OPERPROF:       Starting CMU at level 4, MEM:3507.0M, EPOCH TIME: 1679630505.359824
[03/24 00:01:45    176s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3507.0M, EPOCH TIME: 1679630505.360447
[03/24 00:01:45    176s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.023, MEM:3443.0M, EPOCH TIME: 1679630505.361971
[03/24 00:01:45    176s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3443.0M, EPOCH TIME: 1679630505.362095
[03/24 00:01:45    176s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.004, MEM:3443.0M, EPOCH TIME: 1679630505.365750
[03/24 00:01:45    176s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.029, REAL:0.032, MEM:3443.0M, EPOCH TIME: 1679630505.366632
[03/24 00:01:45    176s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.029, REAL:0.032, MEM:3443.0M, EPOCH TIME: 1679630505.366729
[03/24 00:01:45    176s] TDRefine: refinePlace mode is spiral
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.3
[03/24 00:01:45    176s] OPERPROF: Starting RefinePlace at level 1, MEM:3443.0M, EPOCH TIME: 1679630505.366905
[03/24 00:01:45    176s] *** Starting refinePlace (0:02:56 mem=3443.0M) ***
[03/24 00:01:45    176s] Total net bbox length = 5.824e+04 (2.741e+04 3.082e+04) (ext = 3.455e+03)
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:45    176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:45    176s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:45    176s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] Starting Small incrNP...
[03/24 00:01:45    176s] User Input Parameters:
[03/24 00:01:45    176s] - Congestion Driven    : Off
[03/24 00:01:45    176s] - Timing Driven        : Off
[03/24 00:01:45    176s] - Area-Violation Based : Off
[03/24 00:01:45    176s] - Start Rollback Level : -5
[03/24 00:01:45    176s] - Legalized            : On
[03/24 00:01:45    176s] - Window Based         : Off
[03/24 00:01:45    176s] - eDen incr mode       : Off
[03/24 00:01:45    176s] - Small incr mode      : On
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:3443.0M, EPOCH TIME: 1679630505.375772
[03/24 00:01:45    176s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3443.0M, EPOCH TIME: 1679630505.376474
[03/24 00:01:45    176s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.005, REAL:0.004, MEM:3443.0M, EPOCH TIME: 1679630505.380837
[03/24 00:01:45    176s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[03/24 00:01:45    176s] Density distribution unevenness ratio = 38.366%
[03/24 00:01:45    176s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.006, REAL:0.005, MEM:3443.0M, EPOCH TIME: 1679630505.381077
[03/24 00:01:45    176s] cost 0.702222, thresh 1.000000
[03/24 00:01:45    176s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3443.0M)
[03/24 00:01:45    176s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:45    176s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3443.0M, EPOCH TIME: 1679630505.381542
[03/24 00:01:45    176s] Starting refinePlace ...
[03/24 00:01:45    176s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:45    176s] One DDP V2 for no tweak run.
[03/24 00:01:45    176s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:45    176s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3507.0M, EPOCH TIME: 1679630505.394334
[03/24 00:01:45    176s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:01:45    176s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3507.0M, EPOCH TIME: 1679630505.394512
[03/24 00:01:45    176s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3507.0M, EPOCH TIME: 1679630505.394635
[03/24 00:01:45    176s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3507.0M, EPOCH TIME: 1679630505.394731
[03/24 00:01:45    176s] DDP markSite nrRow 93 nrJob 93
[03/24 00:01:45    176s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:3507.0M, EPOCH TIME: 1679630505.395017
[03/24 00:01:45    176s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.002, REAL:0.001, MEM:3507.0M, EPOCH TIME: 1679630505.395104
[03/24 00:01:45    176s]   Spread Effort: high, pre-route mode, useDDP on.
[03/24 00:01:45    176s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3443.0MB) @(0:02:56 - 0:02:56).
[03/24 00:01:45    176s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:45    176s] wireLenOptFixPriorityInst 0 inst fixed
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:01:45    176s] Move report: legalization moves 9 insts, mean move: 1.73 um, max move: 5.60 um spiral
[03/24 00:01:45    176s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U27): (103.00, 129.40) --> (101.00, 133.00)
[03/24 00:01:45    176s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:45    176s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:45    176s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3451.0MB) @(0:02:56 - 0:02:56).
[03/24 00:01:45    176s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:01:45    176s] Move report: Detail placement moves 9 insts, mean move: 1.73 um, max move: 5.60 um 
[03/24 00:01:45    176s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U27): (103.00, 129.40) --> (101.00, 133.00)
[03/24 00:01:45    176s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3451.0MB
[03/24 00:01:45    176s] Statistics of distance of Instance movement in refine placement:
[03/24 00:01:45    176s]   maximum (X+Y) =         5.60 um
[03/24 00:01:45    176s]   inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U27) with max move: (103, 129.4) -> (101, 133)
[03/24 00:01:45    176s]   mean    (X+Y) =         1.73 um
[03/24 00:01:45    176s] Summary Report:
[03/24 00:01:45    176s] Instances move: 9 (out of 2606 movable)
[03/24 00:01:45    176s] Instances flipped: 0
[03/24 00:01:45    176s] Mean displacement: 1.73 um
[03/24 00:01:45    176s] Max displacement: 5.60 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U27) (103, 129.4) -> (101, 133)
[03/24 00:01:45    176s] 	Length: 3 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX2TR
[03/24 00:01:45    176s] Total instances moved : 9
[03/24 00:01:45    176s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.164, REAL:0.111, MEM:3451.0M, EPOCH TIME: 1679630505.492438
[03/24 00:01:45    176s] Total net bbox length = 5.824e+04 (2.741e+04 3.082e+04) (ext = 3.455e+03)
[03/24 00:01:45    176s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3451.0MB
[03/24 00:01:45    176s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3451.0MB) @(0:02:56 - 0:02:56).
[03/24 00:01:45    176s] *** Finished refinePlace (0:02:56 mem=3451.0M) ***
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.3
[03/24 00:01:45    176s] OPERPROF: Finished RefinePlace at level 1, CPU:0.181, REAL:0.127, MEM:3451.0M, EPOCH TIME: 1679630505.493990
[03/24 00:01:45    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3451.0M, EPOCH TIME: 1679630505.507505
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2606).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3446.0M, EPOCH TIME: 1679630505.514247
[03/24 00:01:45    176s] *** maximum move = 5.60 um ***
[03/24 00:01:45    176s] *** Finished re-routing un-routed nets (3446.0M) ***
[03/24 00:01:45    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:3446.0M, EPOCH TIME: 1679630505.522186
[03/24 00:01:45    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3446.0M, EPOCH TIME: 1679630505.526891
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:45    176s] OPERPROF:     Starting CMU at level 3, MEM:3510.0M, EPOCH TIME: 1679630505.551718
[03/24 00:01:45    176s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3510.0M, EPOCH TIME: 1679630505.552286
[03/24 00:01:45    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.027, MEM:3446.0M, EPOCH TIME: 1679630505.553831
[03/24 00:01:45    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3446.0M, EPOCH TIME: 1679630505.553939
[03/24 00:01:45    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:3446.0M, EPOCH TIME: 1679630505.557881
[03/24 00:01:45    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.037, MEM:3446.0M, EPOCH TIME: 1679630505.558741
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3446.0M) ***
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.406155.1
[03/24 00:01:45    176s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:45    176s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:45    176s] ** GigaOpt Optimizer WNS Slack 0.077 TNS Slack 0.000 Density 30.67
[03/24 00:01:45    176s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.077|0.000|
|reg2reg   |0.077|0.000|
|HEPG      |0.077|0.000|
|All Paths |0.077|0.000|
+----------+-----+-----+

[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=3446.0M) ***
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.406155.1
[03/24 00:01:45    176s] Total-nets :: 2673, Stn-nets :: 0, ratio :: 0 %, Total-len 72248.4, Stn-len 0
[03/24 00:01:45    176s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3286.2M, EPOCH TIME: 1679630505.607615
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.011, MEM:3029.9M, EPOCH TIME: 1679630505.618578
[03/24 00:01:45    176s] TotalInstCnt at PhyDesignMc Destruction: 2606
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.7
[03/24 00:01:45    176s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:01.5 (1.3), totSession cpu/real = 0:02:56.4/0:17:44.5 (0.2), mem = 3029.9M
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] =============================================================================================
[03/24 00:01:45    176s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.14-s109_1
[03/24 00:01:45    176s] =============================================================================================
[03/24 00:01:45    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:45    176s] ---------------------------------------------------------------------------------------------
[03/24 00:01:45    176s] [ SlackTraversorInit     ]      2   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.1    1.8
[03/24 00:01:45    176s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  39.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:45    176s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.2
[03/24 00:01:45    176s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:45    176s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ TransformInit          ]      1   0:00:00.3  (  17.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:01:45    176s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.1 /  0:00:00.3    2.2
[03/24 00:01:45    176s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.3    2.4
[03/24 00:01:45    176s] [ OptGetWeight           ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ OptEval                ]      4   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.2    3.9
[03/24 00:01:45    176s] [ OptCommit              ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[03/24 00:01:45    176s] [ IncrDelayCalc          ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.7
[03/24 00:01:45    176s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ SetupOptSlackGraph     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:45    176s] [ RefinePlace            ]      1   0:00:00.2  (  15.9 % )     0:00:00.2 /  0:00:00.3    1.3
[03/24 00:01:45    176s] [ TimingUpdate           ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    3.6
[03/24 00:01:45    176s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.1    1.8
[03/24 00:01:45    176s] [ MISC                   ]          0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.3    2.4
[03/24 00:01:45    176s] ---------------------------------------------------------------------------------------------
[03/24 00:01:45    176s]  WnsOpt #1 TOTAL                    0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:02.0    1.3
[03/24 00:01:45    176s] ---------------------------------------------------------------------------------------------
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] End: GigaOpt Optimization in WNS mode
[03/24 00:01:45    176s] Deactivate preCTS OCP-based MLT
[03/24 00:01:45    176s] Activate preCTS path group based MLT
[03/24 00:01:45    176s] Deactivate preCTS path group based MLT
[03/24 00:01:45    176s] *** Timing Is met
[03/24 00:01:45    176s] *** Check timing (0:00:00.0)
[03/24 00:01:45    176s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/24 00:01:45    176s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:45    176s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=3029.9M
[03/24 00:01:45    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=3029.9M
[03/24 00:01:45    176s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/24 00:01:45    176s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:45    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:56 mem=3306.6M
[03/24 00:01:45    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:3306.6M, EPOCH TIME: 1679630505.659419
[03/24 00:01:45    176s] Processing tracks to init pin-track alignment.
[03/24 00:01:45    176s] z: 2, totalTracks: 1
[03/24 00:01:45    176s] z: 4, totalTracks: 1
[03/24 00:01:45    176s] z: 6, totalTracks: 1
[03/24 00:01:45    176s] z: 8, totalTracks: 1
[03/24 00:01:45    176s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:45    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3306.6M, EPOCH TIME: 1679630505.662296
[03/24 00:01:45    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:45    176s] OPERPROF:     Starting CMU at level 3, MEM:3386.6M, EPOCH TIME: 1679630505.675623
[03/24 00:01:45    176s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3386.6M, EPOCH TIME: 1679630505.675964
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:45    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.014, MEM:3322.6M, EPOCH TIME: 1679630505.676737
[03/24 00:01:45    176s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3322.6M, EPOCH TIME: 1679630505.676815
[03/24 00:01:45    176s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.002, REAL:0.002, MEM:3322.6M, EPOCH TIME: 1679630505.678779
[03/24 00:01:45    176s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3322.6MB).
[03/24 00:01:45    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.022, REAL:0.020, MEM:3322.6M, EPOCH TIME: 1679630505.679306
[03/24 00:01:45    176s] TotalInstCnt at PhyDesignMc Initialization: 2606
[03/24 00:01:45    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:56 mem=3322.6M
[03/24 00:01:45    176s] Begin: Area Reclaim Optimization
[03/24 00:01:45    176s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:56.5/0:17:44.6 (0.2), mem = 3322.6M
[03/24 00:01:45    176s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.8
[03/24 00:01:45    176s] ### Creating RouteCongInterface, started
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:01:45    176s] 
[03/24 00:01:45    176s] #optDebug: {0, 1.000}
[03/24 00:01:45    176s] ### Creating RouteCongInterface, finished
[03/24 00:01:45    176s] ### Creating LA Mngr. totSessionCpu=0:02:56 mem=3322.6M
[03/24 00:01:45    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:56 mem=3322.6M
[03/24 00:01:46    176s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3322.6M, EPOCH TIME: 1679630506.033958
[03/24 00:01:46    176s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3322.6M, EPOCH TIME: 1679630506.034098
[03/24 00:01:46    176s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:46    176s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:46    176s] Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 30.67
[03/24 00:01:46    176s] +---------+---------+--------+--------+------------+--------+
[03/24 00:01:46    176s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/24 00:01:46    176s] +---------+---------+--------+--------+------------+--------+
[03/24 00:01:46    176s] |   30.67%|        -|   0.050|   0.000|   0:00:00.0| 3322.6M|
[03/24 00:01:46    176s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:01:46    176s] |   30.67%|        0|   0.050|   0.000|   0:00:00.0| 3322.6M|
[03/24 00:01:46    177s] |   30.64%|        7|   0.050|   0.000|   0:00:00.0| 3475.1M|
[03/24 00:01:46    177s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:46    177s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:46    177s] |   30.25%|      110|   0.050|   0.000|   0:00:00.0| 3475.1M|
[03/24 00:01:46    178s] |   30.23%|        8|   0.050|   0.000|   0:00:00.0| 3475.1M|
[03/24 00:01:46    178s] |   30.23%|        0|   0.050|   0.000|   0:00:00.0| 3475.1M|
[03/24 00:01:46    178s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:01:46    178s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/24 00:01:46    178s] |   30.23%|        0|   0.050|   0.000|   0:00:00.0| 3475.1M|
[03/24 00:01:46    178s] +---------+---------+--------+--------+------------+--------+
[03/24 00:01:46    178s] Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.23
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 0 Resize = 114 **
[03/24 00:01:46    178s] --------------------------------------------------------------
[03/24 00:01:46    178s] |                                   | Total     | Sequential |
[03/24 00:01:46    178s] --------------------------------------------------------------
[03/24 00:01:46    178s] | Num insts resized                 |     110  |      13    |
[03/24 00:01:46    178s] | Num insts undone                  |       4  |       3    |
[03/24 00:01:46    178s] | Num insts Downsized               |     110  |      13    |
[03/24 00:01:46    178s] | Num insts Samesized               |       0  |       0    |
[03/24 00:01:46    178s] | Num insts Upsized                 |       0  |       0    |
[03/24 00:01:46    178s] | Num multiple commits+uncommits    |       4  |       -    |
[03/24 00:01:46    178s] --------------------------------------------------------------
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] Number of times islegalLocAvaiable called = 233 skipped = 0, called in commitmove = 118, skipped in commitmove = 0
[03/24 00:01:46    178s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[03/24 00:01:46    178s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3475.1M, EPOCH TIME: 1679630506.591735
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3475.1M, EPOCH TIME: 1679630506.596603
[03/24 00:01:46    178s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3475.1M, EPOCH TIME: 1679630506.598164
[03/24 00:01:46    178s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3475.1M, EPOCH TIME: 1679630506.598316
[03/24 00:01:46    178s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3475.1M, EPOCH TIME: 1679630506.602787
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:46    178s] OPERPROF:       Starting CMU at level 4, MEM:3539.1M, EPOCH TIME: 1679630506.625239
[03/24 00:01:46    178s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3539.1M, EPOCH TIME: 1679630506.625981
[03/24 00:01:46    178s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.025, REAL:0.024, MEM:3475.1M, EPOCH TIME: 1679630506.627123
[03/24 00:01:46    178s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3475.1M, EPOCH TIME: 1679630506.627283
[03/24 00:01:46    178s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.011, MEM:3475.1M, EPOCH TIME: 1679630506.638104
[03/24 00:01:46    178s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3475.1M, EPOCH TIME: 1679630506.638895
[03/24 00:01:46    178s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3475.1M, EPOCH TIME: 1679630506.639062
[03/24 00:01:46    178s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.041, MEM:3475.1M, EPOCH TIME: 1679630506.639206
[03/24 00:01:46    178s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.041, MEM:3475.1M, EPOCH TIME: 1679630506.639284
[03/24 00:01:46    178s] TDRefine: refinePlace mode is spiral
[03/24 00:01:46    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.4
[03/24 00:01:46    178s] OPERPROF: Starting RefinePlace at level 1, MEM:3475.1M, EPOCH TIME: 1679630506.639438
[03/24 00:01:46    178s] *** Starting refinePlace (0:02:58 mem=3475.1M) ***
[03/24 00:01:46    178s] Total net bbox length = 5.825e+04 (2.744e+04 3.081e+04) (ext = 3.456e+03)
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:46    178s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:46    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:46    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:46    178s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3475.1M, EPOCH TIME: 1679630506.647823
[03/24 00:01:46    178s] Starting refinePlace ...
[03/24 00:01:46    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:46    178s] One DDP V2 for no tweak run.
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:01:46    178s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:01:46    178s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:46    178s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:46    178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3475.1MB) @(0:02:58 - 0:02:58).
[03/24 00:01:46    178s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:01:46    178s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:46    178s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3475.1MB
[03/24 00:01:46    178s] Statistics of distance of Instance movement in refine placement:
[03/24 00:01:46    178s]   maximum (X+Y) =         0.00 um
[03/24 00:01:46    178s]   mean    (X+Y) =         0.00 um
[03/24 00:01:46    178s] Summary Report:
[03/24 00:01:46    178s] Instances move: 0 (out of 2599 movable)
[03/24 00:01:46    178s] Instances flipped: 0
[03/24 00:01:46    178s] Mean displacement: 0.00 um
[03/24 00:01:46    178s] Max displacement: 0.00 um 
[03/24 00:01:46    178s] Total instances moved : 0
[03/24 00:01:46    178s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.134, REAL:0.071, MEM:3475.1M, EPOCH TIME: 1679630506.718614
[03/24 00:01:46    178s] Total net bbox length = 5.825e+04 (2.744e+04 3.081e+04) (ext = 3.456e+03)
[03/24 00:01:46    178s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3475.1MB
[03/24 00:01:46    178s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3475.1MB) @(0:02:58 - 0:02:58).
[03/24 00:01:46    178s] *** Finished refinePlace (0:02:58 mem=3475.1M) ***
[03/24 00:01:46    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.4
[03/24 00:01:46    178s] OPERPROF: Finished RefinePlace at level 1, CPU:0.144, REAL:0.080, MEM:3475.1M, EPOCH TIME: 1679630506.719695
[03/24 00:01:46    178s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3475.1M, EPOCH TIME: 1679630506.733218
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.006, MEM:3475.1M, EPOCH TIME: 1679630506.739125
[03/24 00:01:46    178s] *** maximum move = 0.00 um ***
[03/24 00:01:46    178s] *** Finished re-routing un-routed nets (3475.1M) ***
[03/24 00:01:46    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:3475.1M, EPOCH TIME: 1679630506.747830
[03/24 00:01:46    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3475.1M, EPOCH TIME: 1679630506.752344
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:46    178s] OPERPROF:     Starting CMU at level 3, MEM:3539.1M, EPOCH TIME: 1679630506.769385
[03/24 00:01:46    178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:3539.1M, EPOCH TIME: 1679630506.769802
[03/24 00:01:46    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3475.1M, EPOCH TIME: 1679630506.770839
[03/24 00:01:46    178s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3475.1M, EPOCH TIME: 1679630506.770922
[03/24 00:01:46    178s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3475.1M, EPOCH TIME: 1679630506.774047
[03/24 00:01:46    178s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3475.1M, EPOCH TIME: 1679630506.774663
[03/24 00:01:46    178s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3475.1M, EPOCH TIME: 1679630506.774779
[03/24 00:01:46    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.027, MEM:3475.1M, EPOCH TIME: 1679630506.774879
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3475.1M) ***
[03/24 00:01:46    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.8
[03/24 00:01:46    178s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.1 (1.7), totSession cpu/real = 0:02:58.4/0:17:45.7 (0.2), mem = 3475.1M
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] =============================================================================================
[03/24 00:01:46    178s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.14-s109_1
[03/24 00:01:46    178s] =============================================================================================
[03/24 00:01:46    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:46    178s] ---------------------------------------------------------------------------------------------
[03/24 00:01:46    178s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.9
[03/24 00:01:46    178s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:46    178s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:46    178s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:46    178s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:46    178s] [ OptimizationStep       ]      1   0:00:00.0  (   3.9 % )     0:00:00.5 /  0:00:01.3    2.3
[03/24 00:01:46    178s] [ OptSingleIteration     ]      6   0:00:00.0  (   3.2 % )     0:00:00.5 /  0:00:01.2    2.5
[03/24 00:01:46    178s] [ OptGetWeight           ]     67   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:46    178s] [ OptEval                ]     67   0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.4    3.4
[03/24 00:01:46    178s] [ OptCommit              ]     67   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[03/24 00:01:46    178s] [ PostCommitDelayUpdate  ]     69   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.3    2.6
[03/24 00:01:46    178s] [ IncrDelayCalc          ]    100   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.3    3.5
[03/24 00:01:46    178s] [ RefinePlace            ]      1   0:00:00.2  (  17.6 % )     0:00:00.2 /  0:00:00.3    1.4
[03/24 00:01:46    178s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:46    178s] [ IncrTimingUpdate       ]     22   0:00:00.2  (  16.2 % )     0:00:00.2 /  0:00:00.4    2.2
[03/24 00:01:46    178s] [ MISC                   ]          0:00:00.3  (  31.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:01:46    178s] ---------------------------------------------------------------------------------------------
[03/24 00:01:46    178s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.9    1.7
[03/24 00:01:46    178s] ---------------------------------------------------------------------------------------------
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3315.2M, EPOCH TIME: 1679630506.791770
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.010, MEM:3043.0M, EPOCH TIME: 1679630506.801884
[03/24 00:01:46    178s] TotalInstCnt at PhyDesignMc Destruction: 2599
[03/24 00:01:46    178s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3042.98M, totSessionCpu=0:02:58).
[03/24 00:01:46    178s] **INFO: Flow update: Design timing is met.
[03/24 00:01:46    178s] Begin: GigaOpt postEco DRV Optimization
[03/24 00:01:46    178s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_len -max_fanout
[03/24 00:01:46    178s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:58.4/0:17:45.7 (0.2), mem = 3043.0M
[03/24 00:01:46    178s] Info: 1 clock net  excluded from IPO operation.
[03/24 00:01:46    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.9
[03/24 00:01:46    178s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:01:46    178s] ### Creating PhyDesignMc. totSessionCpu=0:02:58 mem=3043.0M
[03/24 00:01:46    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:3043.0M, EPOCH TIME: 1679630506.841550
[03/24 00:01:46    178s] Processing tracks to init pin-track alignment.
[03/24 00:01:46    178s] z: 2, totalTracks: 1
[03/24 00:01:46    178s] z: 4, totalTracks: 1
[03/24 00:01:46    178s] z: 6, totalTracks: 1
[03/24 00:01:46    178s] z: 8, totalTracks: 1
[03/24 00:01:46    178s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:46    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3043.0M, EPOCH TIME: 1679630506.844907
[03/24 00:01:46    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:46    178s] OPERPROF:     Starting CMU at level 3, MEM:3107.7M, EPOCH TIME: 1679630506.870714
[03/24 00:01:46    178s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:3107.7M, EPOCH TIME: 1679630506.871249
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:46    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.028, MEM:3043.7M, EPOCH TIME: 1679630506.872470
[03/24 00:01:46    178s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3043.7M, EPOCH TIME: 1679630506.872567
[03/24 00:01:46    178s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3043.7M, EPOCH TIME: 1679630506.875729
[03/24 00:01:46    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3043.7MB).
[03/24 00:01:46    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.035, MEM:3043.7M, EPOCH TIME: 1679630506.876576
[03/24 00:01:46    178s] TotalInstCnt at PhyDesignMc Initialization: 2599
[03/24 00:01:46    178s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:58 mem=3043.7M
[03/24 00:01:46    178s] ### Creating RouteCongInterface, started
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:01:46    178s] 
[03/24 00:01:46    178s] #optDebug: {0, 1.000}
[03/24 00:01:46    178s] ### Creating RouteCongInterface, finished
[03/24 00:01:46    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=3043.7M
[03/24 00:01:46    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=3043.7M
[03/24 00:01:47    178s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:01:47    178s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:01:47    178s] [GPS-DRV] maxLocalDensity: 0.98
[03/24 00:01:47    178s] [GPS-DRV] All active and enabled setup views
[03/24 00:01:47    178s] [GPS-DRV]     setupAnalysis
[03/24 00:01:47    178s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:01:47    178s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:01:47    178s] [GPS-DRV] maxFanoutLoad on
[03/24 00:01:47    178s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/24 00:01:47    178s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:01:47    178s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/24 00:01:47    178s] [GPS-DRV] timing-driven DRV settings
[03/24 00:01:47    178s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:01:47    178s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3335.6M, EPOCH TIME: 1679630507.186215
[03/24 00:01:47    178s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3335.6M, EPOCH TIME: 1679630507.186324
[03/24 00:01:47    178s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:47    178s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:47    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:47    178s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/24 00:01:47    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:47    178s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:01:47    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:47    178s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:01:47    178s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:01:47    178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:01:47    178s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.23%|          |         |
[03/24 00:01:47    178s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:01:47    178s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:01:47    178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:01:47    178s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.23%| 0:00:00.0|  3335.6M|
[03/24 00:01:47    178s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3335.6M) ***
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] Total-nets :: 2666, Stn-nets :: 7, ratio :: 0.262566 %, Total-len 72214.8, Stn-len 642
[03/24 00:01:47    178s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3175.8M, EPOCH TIME: 1679630507.224197
[03/24 00:01:47    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/24 00:01:47    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    178s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3043.5M, EPOCH TIME: 1679630507.228237
[03/24 00:01:47    178s] TotalInstCnt at PhyDesignMc Destruction: 2599
[03/24 00:01:47    178s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.9
[03/24 00:01:47    178s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:02:58.9/0:17:46.1 (0.2), mem = 3043.5M
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] =============================================================================================
[03/24 00:01:47    178s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.14-s109_1
[03/24 00:01:47    178s] =============================================================================================
[03/24 00:01:47    178s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:47    178s] ---------------------------------------------------------------------------------------------
[03/24 00:01:47    178s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:01:47    178s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:47    178s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:01:47    178s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:47    178s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:47    178s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:47    178s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[03/24 00:01:47    178s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    3.7
[03/24 00:01:47    178s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:47    178s] [ MISC                   ]          0:00:00.3  (  76.7 % )     0:00:00.3 /  0:00:00.4    1.2
[03/24 00:01:47    178s] ---------------------------------------------------------------------------------------------
[03/24 00:01:47    178s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.2
[03/24 00:01:47    178s] ---------------------------------------------------------------------------------------------
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] End: GigaOpt postEco DRV Optimization
[03/24 00:01:47    178s] **INFO: Flow update: Design timing is met.
[03/24 00:01:47    178s] Running refinePlace -preserveRouting true -hardFence false
[03/24 00:01:47    178s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3043.5M, EPOCH TIME: 1679630507.232849
[03/24 00:01:47    178s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3043.5M, EPOCH TIME: 1679630507.232954
[03/24 00:01:47    178s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3043.5M, EPOCH TIME: 1679630507.233101
[03/24 00:01:47    178s] Processing tracks to init pin-track alignment.
[03/24 00:01:47    178s] z: 2, totalTracks: 1
[03/24 00:01:47    178s] z: 4, totalTracks: 1
[03/24 00:01:47    178s] z: 6, totalTracks: 1
[03/24 00:01:47    178s] z: 8, totalTracks: 1
[03/24 00:01:47    178s] #spOpts: N=130 minPadR=1.1 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:47    178s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3043.5M, EPOCH TIME: 1679630507.237714
[03/24 00:01:47    178s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    178s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:47    178s] OPERPROF:         Starting CMU at level 5, MEM:3108.3M, EPOCH TIME: 1679630507.261721
[03/24 00:01:47    178s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3108.3M, EPOCH TIME: 1679630507.262254
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:47    178s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.028, MEM:3044.3M, EPOCH TIME: 1679630507.265233
[03/24 00:01:47    178s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3044.3M, EPOCH TIME: 1679630507.265345
[03/24 00:01:47    178s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3044.3M, EPOCH TIME: 1679630507.268242
[03/24 00:01:47    178s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3044.3MB).
[03/24 00:01:47    178s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.036, MEM:3044.3M, EPOCH TIME: 1679630507.269127
[03/24 00:01:47    178s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.036, MEM:3044.3M, EPOCH TIME: 1679630507.269216
[03/24 00:01:47    178s] TDRefine: refinePlace mode is spiral
[03/24 00:01:47    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.5
[03/24 00:01:47    178s] OPERPROF:   Starting RefinePlace at level 2, MEM:3044.3M, EPOCH TIME: 1679630507.269367
[03/24 00:01:47    178s] *** Starting refinePlace (0:02:59 mem=3044.3M) ***
[03/24 00:01:47    178s] Total net bbox length = 5.825e+04 (2.744e+04 3.081e+04) (ext = 3.456e+03)
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:47    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:47    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] Starting Small incrNP...
[03/24 00:01:47    178s] User Input Parameters:
[03/24 00:01:47    178s] - Congestion Driven    : Off
[03/24 00:01:47    178s] - Timing Driven        : Off
[03/24 00:01:47    178s] - Area-Violation Based : Off
[03/24 00:01:47    178s] - Start Rollback Level : -5
[03/24 00:01:47    178s] - Legalized            : On
[03/24 00:01:47    178s] - Window Based         : Off
[03/24 00:01:47    178s] - eDen incr mode       : Off
[03/24 00:01:47    178s] - Small incr mode      : On
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3044.3M, EPOCH TIME: 1679630507.278768
[03/24 00:01:47    178s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3044.3M, EPOCH TIME: 1679630507.279582
[03/24 00:01:47    178s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.005, REAL:0.013, MEM:3044.3M, EPOCH TIME: 1679630507.292082
[03/24 00:01:47    178s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[03/24 00:01:47    178s] Density distribution unevenness ratio = 38.336%
[03/24 00:01:47    178s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.006, REAL:0.014, MEM:3044.3M, EPOCH TIME: 1679630507.292313
[03/24 00:01:47    178s] cost 0.681111, thresh 1.000000
[03/24 00:01:47    178s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3044.3M)
[03/24 00:01:47    178s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:47    178s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3044.3M, EPOCH TIME: 1679630507.292767
[03/24 00:01:47    178s] Starting refinePlace ...
[03/24 00:01:47    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:47    178s] One DDP V2 for no tweak run.
[03/24 00:01:47    178s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:47    178s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3108.3M, EPOCH TIME: 1679630507.301994
[03/24 00:01:47    178s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:01:47    178s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3108.3M, EPOCH TIME: 1679630507.302209
[03/24 00:01:47    178s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3108.3M, EPOCH TIME: 1679630507.302377
[03/24 00:01:47    178s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3108.3M, EPOCH TIME: 1679630507.302481
[03/24 00:01:47    178s] DDP markSite nrRow 93 nrJob 93
[03/24 00:01:47    178s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3108.3M, EPOCH TIME: 1679630507.302732
[03/24 00:01:47    178s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3108.3M, EPOCH TIME: 1679630507.302821
[03/24 00:01:47    178s]   Spread Effort: high, pre-route mode, useDDP on.
[03/24 00:01:47    178s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3044.3MB) @(0:02:59 - 0:02:59).
[03/24 00:01:47    178s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:47    178s] wireLenOptFixPriorityInst 0 inst fixed
[03/24 00:01:47    178s] 
[03/24 00:01:47    178s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:01:47    179s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:01:47    179s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:47    179s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:47    179s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3044.3MB) @(0:02:59 - 0:02:59).
[03/24 00:01:47    179s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:01:47    179s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:47    179s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3044.3MB
[03/24 00:01:47    179s] Statistics of distance of Instance movement in refine placement:
[03/24 00:01:47    179s]   maximum (X+Y) =         0.00 um
[03/24 00:01:47    179s]   mean    (X+Y) =         0.00 um
[03/24 00:01:47    179s] Summary Report:
[03/24 00:01:47    179s] Instances move: 0 (out of 2599 movable)
[03/24 00:01:47    179s] Instances flipped: 0
[03/24 00:01:47    179s] Mean displacement: 0.00 um
[03/24 00:01:47    179s] Max displacement: 0.00 um 
[03/24 00:01:47    179s] Total instances moved : 0
[03/24 00:01:47    179s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.145, REAL:0.083, MEM:3044.3M, EPOCH TIME: 1679630507.375966
[03/24 00:01:47    179s] Total net bbox length = 5.825e+04 (2.744e+04 3.081e+04) (ext = 3.456e+03)
[03/24 00:01:47    179s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3044.3MB
[03/24 00:01:47    179s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3044.3MB) @(0:02:59 - 0:02:59).
[03/24 00:01:47    179s] *** Finished refinePlace (0:02:59 mem=3044.3M) ***
[03/24 00:01:47    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.5
[03/24 00:01:47    179s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.162, REAL:0.108, MEM:3044.3M, EPOCH TIME: 1679630507.377249
[03/24 00:01:47    179s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3044.3M, EPOCH TIME: 1679630507.377357
[03/24 00:01:47    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/24 00:01:47    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:47    179s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.006, MEM:3044.3M, EPOCH TIME: 1679630507.383252
[03/24 00:01:47    179s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.206, REAL:0.151, MEM:3044.3M, EPOCH TIME: 1679630507.383372
[03/24 00:01:47    179s] **INFO: Flow update: Design timing is met.
[03/24 00:01:47    179s] **INFO: Flow update: Design timing is met.
[03/24 00:01:47    179s] **INFO: Flow update: Design timing is met.
[03/24 00:01:47    179s] Register exp ratio and priority group on 0 nets on 2666 nets : 
[03/24 00:01:47    179s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:01:47    179s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:01:47    179s] 
[03/24 00:01:47    179s] Active setup views:
[03/24 00:01:47    179s]  setupAnalysis
[03/24 00:01:47    179s]   Dominating endpoints: 0
[03/24 00:01:47    179s]   Dominating TNS: -0.000
[03/24 00:01:47    179s] 
[03/24 00:01:47    179s] Extraction called for design 'PE_top' of instances=2599 and nets=2668 using extraction engine 'preRoute' .
[03/24 00:01:47    179s] PreRoute RC Extraction called for design PE_top.
[03/24 00:01:47    179s] RC Extraction called in multi-corner(1) mode.
[03/24 00:01:47    179s] RCMode: PreRoute
[03/24 00:01:47    179s]       RC Corner Indexes            0   
[03/24 00:01:47    179s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:01:47    179s] Resistance Scaling Factor    : 1.00000 
[03/24 00:01:47    179s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:01:47    179s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:01:47    179s] Shrink Factor                : 1.00000
[03/24 00:01:47    179s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:01:47    179s] Using Quantus QRC technology file ...
[03/24 00:01:47    179s] RC Grid backup saved.
[03/24 00:01:47    179s] 
[03/24 00:01:47    179s] Trim Metal Layers:
[03/24 00:01:47    179s] LayerId::1 widthSet size::1
[03/24 00:01:47    179s] LayerId::2 widthSet size::1
[03/24 00:01:47    179s] LayerId::3 widthSet size::1
[03/24 00:01:47    179s] LayerId::4 widthSet size::1
[03/24 00:01:47    179s] LayerId::5 widthSet size::1
[03/24 00:01:47    179s] LayerId::6 widthSet size::1
[03/24 00:01:47    179s] LayerId::7 widthSet size::1
[03/24 00:01:47    179s] LayerId::8 widthSet size::1
[03/24 00:01:47    179s] Skipped RC grid update for preRoute extraction.
[03/24 00:01:47    179s] eee: pegSigSF::1.070000
[03/24 00:01:47    179s] Initializing multi-corner resistance tables ...
[03/24 00:01:47    179s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:47    179s] eee: l::2 avDens::0.122411 usedTrk::969.496529 availTrk::7920.000000 sigTrk::969.496529
[03/24 00:01:47    179s] eee: l::3 avDens::0.134819 usedTrk::1007.096531 availTrk::7470.000000 sigTrk::1007.096531
[03/24 00:01:47    179s] eee: l::4 avDens::0.045891 usedTrk::413.015003 availTrk::9000.000000 sigTrk::413.015003
[03/24 00:01:47    179s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:47    179s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:47    179s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:47    179s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:47    179s] {RT rc-typ 0 4 4 0}
[03/24 00:01:47    179s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:47    179s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2969.293M)
[03/24 00:01:47    179s] Skewing Data Summary (End_of_FINAL)
[03/24 00:01:47    179s] --------------------------------------------------
[03/24 00:01:47    179s]  Total skewed count:0
[03/24 00:01:47    179s] --------------------------------------------------
[03/24 00:01:47    179s] Starting delay calculation for Setup views
[03/24 00:01:47    179s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:01:47    179s] #################################################################################
[03/24 00:01:47    179s] # Design Stage: PreRoute
[03/24 00:01:47    179s] # Design Name: PE_top
[03/24 00:01:47    179s] # Design Mode: 130nm
[03/24 00:01:47    179s] # Analysis Mode: MMMC Non-OCV 
[03/24 00:01:47    179s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:01:47    179s] # Signoff Settings: SI Off 
[03/24 00:01:47    179s] #################################################################################
[03/24 00:01:47    179s] Topological Sorting (REAL = 0:00:00.0, MEM = 3003.8M, InitMEM = 3003.8M)
[03/24 00:01:47    179s] Calculate delays in Single mode...
[03/24 00:01:47    179s] Start delay calculation (fullDC) (6 T). (MEM=3003.79)
[03/24 00:01:47    179s] End AAE Lib Interpolated Model. (MEM=3015.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:47    180s] Total number of fetched objects 2666
[03/24 00:01:47    180s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:47    180s] End delay calculation. (MEM=3253.93 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:01:47    180s] End delay calculation (fullDC). (MEM=3253.93 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:01:47    180s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3253.9M) ***
[03/24 00:01:48    180s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:00 mem=3253.9M)
[03/24 00:01:48    180s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:48    180s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:48    180s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3253.93 MB )
[03/24 00:01:48    180s] (I)      ================== Layers ==================
[03/24 00:01:48    180s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:48    180s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:48    180s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:48    180s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:48    180s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:48    180s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:48    180s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:48    180s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:48    180s] (I)      Started Import and model ( Curr Mem: 3253.93 MB )
[03/24 00:01:48    180s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:48    180s] (I)      == Non-default Options ==
[03/24 00:01:48    180s] (I)      Build term to term wires                           : false
[03/24 00:01:48    180s] (I)      Maximum routing layer                              : 4
[03/24 00:01:48    180s] (I)      Number of threads                                  : 6
[03/24 00:01:48    180s] (I)      Method to set GCell size                           : row
[03/24 00:01:48    180s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:48    180s] (I)      Use row-based GCell size
[03/24 00:01:48    180s] (I)      Use row-based GCell align
[03/24 00:01:48    180s] (I)      layer 0 area = 89000
[03/24 00:01:48    180s] (I)      layer 1 area = 120000
[03/24 00:01:48    180s] (I)      layer 2 area = 120000
[03/24 00:01:48    180s] (I)      layer 3 area = 120000
[03/24 00:01:48    180s] (I)      GCell unit size   : 3600
[03/24 00:01:48    180s] (I)      GCell multiplier  : 1
[03/24 00:01:48    180s] (I)      GCell row height  : 3600
[03/24 00:01:48    180s] (I)      Actual row height : 3600
[03/24 00:01:48    180s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:48    180s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:48    180s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:48    180s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:48    180s] (I)      ============== Default via ===============
[03/24 00:01:48    180s] (I)      +---+------------------+-----------------+
[03/24 00:01:48    180s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:48    180s] (I)      +---+------------------+-----------------+
[03/24 00:01:48    180s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:48    180s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:48    180s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:48    180s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:48    180s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:48    180s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:48    180s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:48    180s] (I)      +---+------------------+-----------------+
[03/24 00:01:48    180s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:48    180s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:48    180s] [NR-eGR] Read 0 other shapes
[03/24 00:01:48    180s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:48    180s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:48    180s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:48    180s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:48    180s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:48    180s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:48    180s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:48    180s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:48    180s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:48    180s] [NR-eGR] Read 2666 nets ( ignored 0 )
[03/24 00:01:48    180s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:48    180s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:48    180s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:48    180s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:48    180s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:48    180s] (I)      Number of ignored nets                =      0
[03/24 00:01:48    180s] (I)      Number of connected nets              =      0
[03/24 00:01:48    180s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:48    180s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:48    180s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:48    180s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:48    180s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:48    180s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:48    180s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:48    180s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:48    180s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:48    180s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:48    180s] (I)      Ndr track 0 does not exist
[03/24 00:01:48    180s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:48    180s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:48    180s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:48    180s] (I)      Site width          :   400  (dbu)
[03/24 00:01:48    180s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:48    180s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:48    180s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:48    180s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:48    180s] (I)      Grid                :    97    97     4
[03/24 00:01:48    180s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:48    180s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:48    180s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:48    180s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:48    180s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:48    180s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:48    180s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:48    180s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:48    180s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:48    180s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:48    180s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:48    180s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:48    180s] (I)      --------------------------------------------------------
[03/24 00:01:48    180s] 
[03/24 00:01:48    180s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:48    180s] [NR-eGR] Rule id: 0  Nets: 2666
[03/24 00:01:48    180s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:48    180s] (I)                    Layer    2    3    4 
[03/24 00:01:48    180s] (I)                    Pitch  400  400  400 
[03/24 00:01:48    180s] (I)             #Used tracks    1    1    1 
[03/24 00:01:48    180s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:48    180s] [NR-eGR] ========================================
[03/24 00:01:48    180s] [NR-eGR] 
[03/24 00:01:48    180s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:48    180s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:48    180s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:48    180s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:48    180s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:48    180s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:48    180s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:48    180s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:48    180s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:48    180s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3253.93 MB )
[03/24 00:01:48    180s] (I)      Reset routing kernel
[03/24 00:01:48    180s] (I)      Started Global Routing ( Curr Mem: 3253.93 MB )
[03/24 00:01:48    180s] (I)      totalPins=9472  totalGlobalPin=9222 (97.36%)
[03/24 00:01:48    180s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:48    180s] [NR-eGR] Layer group 1: route 2666 net(s) in layer range [2, 4]
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] (I)      ============  Phase 1a Route ============
[03/24 00:01:48    180s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] (I)      ============  Phase 1b Route ============
[03/24 00:01:48    180s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:48    180s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.864120e+04um
[03/24 00:01:48    180s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:01:48    180s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] (I)      ============  Phase 1c Route ============
[03/24 00:01:48    180s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] (I)      ============  Phase 1d Route ============
[03/24 00:01:48    180s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] (I)      ============  Phase 1e Route ============
[03/24 00:01:48    180s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:48    180s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.864120e+04um
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] (I)      ============  Phase 1l Route ============
[03/24 00:01:48    180s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:48    180s] (I)      Layer  2:      77197     12054         1           0       83808    ( 0.00%) 
[03/24 00:01:48    180s] (I)      Layer  3:      78897      9180         0           0       83808    ( 0.00%) 
[03/24 00:01:48    180s] (I)      Layer  4:      68787      1306         0           0       83808    ( 0.00%) 
[03/24 00:01:48    180s] (I)      Total:        224881     22540         1           0      251424    ( 0.00%) 
[03/24 00:01:48    180s] (I)      
[03/24 00:01:48    180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:48    180s] [NR-eGR]                        OverCon            
[03/24 00:01:48    180s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:48    180s] [NR-eGR]        Layer               (1)    OverCon
[03/24 00:01:48    180s] [NR-eGR] ----------------------------------------------
[03/24 00:01:48    180s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:48    180s] [NR-eGR]      M2 ( 2)         1( 0.01%)   ( 0.01%) 
[03/24 00:01:48    180s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:48    180s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:48    180s] [NR-eGR] ----------------------------------------------
[03/24 00:01:48    180s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/24 00:01:48    180s] [NR-eGR] 
[03/24 00:01:48    180s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 3285.93 MB )
[03/24 00:01:48    180s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:48    180s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:48    180s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.07 sec, Curr Mem: 3285.93 MB )
[03/24 00:01:48    180s] (I)      ==================================== Runtime Summary ====================================
[03/24 00:01:48    180s] (I)       Step                                        %      Start     Finish      Real       CPU 
[03/24 00:01:48    180s] (I)      -----------------------------------------------------------------------------------------
[03/24 00:01:48    180s] (I)       Early Global Route kernel             100.00%  19.03 sec  19.11 sec  0.07 sec  0.11 sec 
[03/24 00:01:48    180s] (I)       +-Import and model                     45.02%  19.04 sec  19.08 sec  0.03 sec  0.03 sec 
[03/24 00:01:48    180s] (I)       | +-Create place DB                    13.70%  19.04 sec  19.05 sec  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)       | | +-Import place data                13.48%  19.04 sec  19.05 sec  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read instances and placement    4.10%  19.04 sec  19.05 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read nets                       8.85%  19.05 sec  19.05 sec  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)       | +-Create route DB                    22.40%  19.05 sec  19.07 sec  0.02 sec  0.02 sec 
[03/24 00:01:48    180s] (I)       | | +-Import route data (6T)           21.60%  19.05 sec  19.07 sec  0.02 sec  0.02 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read blockages ( Layer 2-4 )    4.88%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read routing blockages        0.01%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read instance blockages       0.98%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read PG blockages             1.38%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read clock blockages          0.12%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read other blockages          0.12%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read halo blockages           0.03%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Read boundary cut boxes       0.01%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read blackboxes                 0.07%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read prerouted                  1.30%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read unlegalized nets           0.31%  19.06 sec  19.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Read nets                       1.79%  19.06 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Set up via pillars              0.03%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Initialize 3D grid graph        0.04%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Model blockage capacity         3.36%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | | +-Initialize 3D capacity        2.92%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | +-Read aux data                       0.01%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | +-Others data preparation             1.25%  19.07 sec  19.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | +-Create route kernel                 6.15%  19.07 sec  19.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       +-Global Routing                       40.16%  19.08 sec  19.11 sec  0.03 sec  0.07 sec 
[03/24 00:01:48    180s] (I)       | +-Initialization                      0.76%  19.08 sec  19.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | +-Net group 1                        34.55%  19.08 sec  19.10 sec  0.03 sec  0.06 sec 
[03/24 00:01:48    180s] (I)       | | +-Generate topology (6T)            3.41%  19.08 sec  19.08 sec  0.00 sec  0.01 sec 
[03/24 00:01:48    180s] (I)       | | +-Phase 1a                          8.97%  19.08 sec  19.09 sec  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)       | | | +-Pattern routing (6T)            7.45%  19.08 sec  19.09 sec  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)       | | | +-Add via demand to 2D            0.79%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | +-Phase 1b                          0.23%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | +-Phase 1c                          0.08%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | +-Phase 1d                          0.08%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | +-Phase 1e                          0.42%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | | +-Route legalization              0.00%  19.09 sec  19.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | | +-Phase 1l                         18.38%  19.09 sec  19.10 sec  0.01 sec  0.04 sec 
[03/24 00:01:48    180s] (I)       | | | +-Layer assignment (6T)          17.50%  19.09 sec  19.10 sec  0.01 sec  0.04 sec 
[03/24 00:01:48    180s] (I)       | +-Clean cong LA                       0.00%  19.10 sec  19.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       +-Export 3D cong map                    2.63%  19.11 sec  19.11 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)       | +-Export 2D cong map                  0.52%  19.11 sec  19.11 sec  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)      ==================== Summary by functions =====================
[03/24 00:01:48    180s] (I)       Lv  Step                                %      Real       CPU 
[03/24 00:01:48    180s] (I)      ---------------------------------------------------------------
[03/24 00:01:48    180s] (I)        0  Early Global Route kernel     100.00%  0.07 sec  0.11 sec 
[03/24 00:01:48    180s] (I)        1  Import and model               45.02%  0.03 sec  0.03 sec 
[03/24 00:01:48    180s] (I)        1  Global Routing                 40.16%  0.03 sec  0.07 sec 
[03/24 00:01:48    180s] (I)        1  Export 3D cong map              2.63%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        2  Net group 1                    34.55%  0.03 sec  0.06 sec 
[03/24 00:01:48    180s] (I)        2  Create route DB                22.40%  0.02 sec  0.02 sec 
[03/24 00:01:48    180s] (I)        2  Create place DB                13.70%  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)        2  Create route kernel             6.15%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        2  Others data preparation         1.25%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        2  Initialization                  0.76%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        2  Export 2D cong map              0.52%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        3  Import route data (6T)         21.60%  0.02 sec  0.02 sec 
[03/24 00:01:48    180s] (I)        3  Phase 1l                       18.38%  0.01 sec  0.04 sec 
[03/24 00:01:48    180s] (I)        3  Import place data              13.48%  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)        3  Phase 1a                        8.97%  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)        3  Generate topology (6T)          3.41%  0.00 sec  0.01 sec 
[03/24 00:01:48    180s] (I)        3  Phase 1e                        0.42%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        3  Phase 1b                        0.23%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        3  Phase 1d                        0.08%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        3  Phase 1c                        0.08%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Layer assignment (6T)          17.50%  0.01 sec  0.04 sec 
[03/24 00:01:48    180s] (I)        4  Read nets                      10.64%  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)        4  Pattern routing (6T)            7.45%  0.01 sec  0.01 sec 
[03/24 00:01:48    180s] (I)        4  Read blockages ( Layer 2-4 )    4.88%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Read instances and placement    4.10%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Model blockage capacity         3.36%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Read prerouted                  1.30%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Add via demand to 2D            0.79%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Read unlegalized nets           0.31%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Read blackboxes                 0.07%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Initialize 3D grid graph        0.04%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Set up via pillars              0.03%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Initialize 3D capacity          2.92%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read PG blockages               1.38%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read instance blockages         0.98%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read clock blockages            0.12%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read other blockages            0.12%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[03/24 00:01:48    180s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:48    180s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:48    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:3285.9M, EPOCH TIME: 1679630508.186008
[03/24 00:01:48    180s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:48    180s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:01:48    180s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:48    180s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:01:48    180s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:48    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:01:48    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:01:48    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3285.9M, EPOCH TIME: 1679630508.191264
[03/24 00:01:48    180s] [hotspot] Hotspot report including placement blocked areas
[03/24 00:01:48    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:3285.9M, EPOCH TIME: 1679630508.191620
[03/24 00:01:48    180s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:48    180s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:01:48    180s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:48    180s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:01:48    180s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:48    180s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:01:48    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:01:48    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3285.9M, EPOCH TIME: 1679630508.195202
[03/24 00:01:48    180s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
[03/24 00:01:48    180s] **optDesign ... cpu = 0:00:27, real = 0:00:17, mem = 2383.2M, totSessionCpu=0:03:01 **
[03/24 00:01:48    180s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3031.9M, EPOCH TIME: 1679630508.204985
[03/24 00:01:48    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:48    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:48    180s] 
[03/24 00:01:48    180s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:48    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3031.9M, EPOCH TIME: 1679630508.221264
[03/24 00:01:48    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:48    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3032.4M, EPOCH TIME: 1679630510.578522
[03/24 00:01:50    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] 
[03/24 00:01:50    180s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:50    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.017, MEM:3033.9M, EPOCH TIME: 1679630510.595352
[03/24 00:01:50    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] Density: 30.225%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3033.9M, EPOCH TIME: 1679630510.603893
[03/24 00:01:50    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] 
[03/24 00:01:50    180s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:50    180s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.021, MEM:3033.9M, EPOCH TIME: 1679630510.624689
[03/24 00:01:50    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] **optDesign ... cpu = 0:00:27, real = 0:00:19, mem = 2383.3M, totSessionCpu=0:03:01 **
[03/24 00:01:50    180s] 
[03/24 00:01:50    180s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:01:50    180s] Deleting Lib Analyzer.
[03/24 00:01:50    180s] 
[03/24 00:01:50    180s] TimeStamp Deleting Cell Server End ...
[03/24 00:01:50    180s] *** Finished optDesign ***
[03/24 00:01:50    180s] 
[03/24 00:01:50    180s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:29.5 real=0:00:21.0)
[03/24 00:01:50    180s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[03/24 00:01:50    180s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.6 real=0:00:01.6)
[03/24 00:01:50    180s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.3 real=0:00:03.0)
[03/24 00:01:50    180s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:06.8 real=0:00:03.3)
[03/24 00:01:50    180s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:02.0 real=0:00:01.5)
[03/24 00:01:50    180s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.7 real=0:00:00.6)
[03/24 00:01:50    180s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:01:50    180s] clean pInstBBox. size 0
[03/24 00:01:50    180s] All LLGs are deleted
[03/24 00:01:50    180s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3033.9M, EPOCH TIME: 1679630510.675257
[03/24 00:01:50    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3033.9M, EPOCH TIME: 1679630510.675370
[03/24 00:01:50    180s] Disable CTE adjustment.
[03/24 00:01:50    180s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:01:50    180s] #optDebug: fT-D <X 1 0 0 0>
[03/24 00:01:50    180s] VSMManager cleared!
[03/24 00:01:50    180s] **place_opt_design ... cpu = 0:00:38, real = 0:00:26, mem = 2993.9M **
[03/24 00:01:50    180s] *** Finished GigaPlace ***
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s] *** Summary of all messages that are not suppressed in this session:
[03/24 00:01:50    181s] Severity  ID               Count  Summary                                  
[03/24 00:01:50    181s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/24 00:01:50    181s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[03/24 00:01:50    181s] WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
[03/24 00:01:50    181s] *** Message Summary: 27 warning(s), 0 error(s)
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s] *** place_opt_design #1 [finish] : cpu/real = 0:00:37.8/0:00:26.1 (1.5), totSession cpu/real = 0:03:01.0/0:17:49.6 (0.2), mem = 2993.9M
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s] =============================================================================================
[03/24 00:01:50    181s]  Final TAT Report : place_opt_design #1                                         21.14-s109_1
[03/24 00:01:50    181s] =============================================================================================
[03/24 00:01:50    181s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:50    181s] ---------------------------------------------------------------------------------------------
[03/24 00:01:50    181s] [ InitOpt                ]      1   0:00:01.6  (   6.2 % )     0:00:02.3 /  0:00:03.0    1.3
[03/24 00:01:50    181s] [ WnsOpt                 ]      1   0:00:01.2  (   4.8 % )     0:00:01.5 /  0:00:02.0    1.3
[03/24 00:01:50    181s] [ GlobalOpt              ]      1   0:00:01.6  (   6.1 % )     0:00:01.6 /  0:00:02.5    1.6
[03/24 00:01:50    181s] [ DrvOpt                 ]      3   0:00:01.9  (   7.4 % )     0:00:01.9 /  0:00:02.6    1.3
[03/24 00:01:50    181s] [ SimplifyNetlist        ]      1   0:00:01.2  (   4.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/24 00:01:50    181s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.6
[03/24 00:01:50    181s] [ AreaOpt                ]      2   0:00:02.7  (  10.2 % )     0:00:02.9 /  0:00:05.2    1.8
[03/24 00:01:50    181s] [ ViewPruning            ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:01:50    181s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.6 % )     0:00:03.0 /  0:00:01.5    0.5
[03/24 00:01:50    181s] [ DrvReport              ]      2   0:00:02.1  (   8.2 % )     0:00:02.1 /  0:00:00.2    0.1
[03/24 00:01:50    181s] [ CongRefineRouteType    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:01:50    181s] [ SlackTraversorInit     ]      5   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:01:50    181s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:01:50    181s] [ PlacerInterfaceInit    ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:01:50    181s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[03/24 00:01:50    181s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[03/24 00:01:50    181s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:01:50    181s] [ GlobalPlace            ]      1   0:00:06.6  (  25.4 % )     0:00:06.6 /  0:00:10.5    1.6
[03/24 00:01:50    181s] [ IncrReplace            ]      1   0:00:03.4  (  13.0 % )     0:00:03.7 /  0:00:07.8    2.1
[03/24 00:01:50    181s] [ RefinePlace            ]      3   0:00:00.6  (   2.3 % )     0:00:00.6 /  0:00:00.8    1.3
[03/24 00:01:50    181s] [ EarlyGlobalRoute       ]      2   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.4    1.5
[03/24 00:01:50    181s] [ ExtractRC              ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:01:50    181s] [ TimingUpdate           ]     32   0:00:00.5  (   2.0 % )     0:00:01.0 /  0:00:02.3    2.3
[03/24 00:01:50    181s] [ FullDelayCalc          ]      3   0:00:00.7  (   2.7 % )     0:00:00.7 /  0:00:02.1    2.9
[03/24 00:01:50    181s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.8
[03/24 00:01:50    181s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/24 00:01:50    181s] [ MISC                   ]          0:00:00.6  (   2.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:01:50    181s] ---------------------------------------------------------------------------------------------
[03/24 00:01:50    181s]  place_opt_design #1 TOTAL          0:00:26.1  ( 100.0 % )     0:00:26.1 /  0:00:37.8    1.5
[03/24 00:01:50    181s] ---------------------------------------------------------------------------------------------
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s] <CMD> setDrawView place
[03/24 00:01:50    181s] <CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
[03/24 00:01:50    181s] OPERPROF: Starting checkPlace at level 1, MEM:2993.9M, EPOCH TIME: 1679630510.709099
[03/24 00:01:50    181s] Processing tracks to init pin-track alignment.
[03/24 00:01:50    181s] z: 2, totalTracks: 1
[03/24 00:01:50    181s] z: 4, totalTracks: 1
[03/24 00:01:50    181s] z: 6, totalTracks: 1
[03/24 00:01:50    181s] z: 8, totalTracks: 1
[03/24 00:01:50    181s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:50    181s] All LLGs are deleted
[03/24 00:01:50    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2993.9M, EPOCH TIME: 1679630510.712088
[03/24 00:01:50    181s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2993.9M, EPOCH TIME: 1679630510.712316
[03/24 00:01:50    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2993.9M, EPOCH TIME: 1679630510.712497
[03/24 00:01:50    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3057.9M, EPOCH TIME: 1679630510.714831
[03/24 00:01:50    181s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:50    181s] Core basic site is IBM13SITE
[03/24 00:01:50    181s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3057.9M, EPOCH TIME: 1679630510.724246
[03/24 00:01:50    181s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:01:50    181s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/24 00:01:50    181s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:3089.9M, EPOCH TIME: 1679630510.728466
[03/24 00:01:50    181s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:01:50    181s] SiteArray: use 479,232 bytes
[03/24 00:01:50    181s] SiteArray: current memory after site array memory allocation 3089.9M
[03/24 00:01:50    181s] SiteArray: FP blocked sites are writable
[03/24 00:01:50    181s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:50    181s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3057.9M, EPOCH TIME: 1679630510.735337
[03/24 00:01:50    181s] Process 3308 wires and vias for routing blockage analysis
[03/24 00:01:50    181s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.006, MEM:3089.9M, EPOCH TIME: 1679630510.741313
[03/24 00:01:50    181s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:01:50    181s] Atter site array init, number of instance map data is 0.
[03/24 00:01:50    181s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.034, REAL:0.028, MEM:3089.9M, EPOCH TIME: 1679630510.742632
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:50    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.032, MEM:2993.9M, EPOCH TIME: 1679630510.744346
[03/24 00:01:50    181s] Begin checking placement ... (start mem=2993.9M, init mem=2993.9M)
[03/24 00:01:50    181s] Begin checking exclusive groups violation ...
[03/24 00:01:50    181s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:01:50    181s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s] Running CheckPlace using 6 threads!...
[03/24 00:01:50    181s] 
[03/24 00:01:50    181s] ...checkPlace MT is done!
[03/24 00:01:50    181s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2993.9M, EPOCH TIME: 1679630510.767472
[03/24 00:01:50    181s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:2993.9M, EPOCH TIME: 1679630510.768931
[03/24 00:01:50    181s] *info: Placed = 2599          
[03/24 00:01:50    181s] *info: Unplaced = 0           
[03/24 00:01:50    181s] Placement Density:30.23%(34001/112493)
[03/24 00:01:50    181s] Placement Density (including fixed std cells):30.23%(34001/112493)
[03/24 00:01:50    181s] All LLGs are deleted
[03/24 00:01:50    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/24 00:01:50    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2993.9M, EPOCH TIME: 1679630510.773985
[03/24 00:01:50    181s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2993.9M, EPOCH TIME: 1679630510.774277
[03/24 00:01:50    181s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:50    181s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2993.9M)
[03/24 00:01:50    181s] OPERPROF: Finished checkPlace at level 1, CPU:0.106, REAL:0.067, MEM:2993.9M, EPOCH TIME: 1679630510.775690
[03/24 00:01:50    181s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/24 00:01:50    181s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/24 00:01:50    181s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/24 00:01:50    181s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/24 00:01:50    181s] <CMD> saveDesign db/PE_top_placed_prects.enc
[03/24 00:01:50    181s] #% Begin save design ... (date=03/24 00:01:50, mem=2337.9M)
[03/24 00:01:50    181s] % Begin Save ccopt configuration ... (date=03/24 00:01:50, mem=2337.9M)
[03/24 00:01:50    181s] % End Save ccopt configuration ... (date=03/24 00:01:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2337.9M, current mem=2337.9M)
[03/24 00:01:50    181s] % Begin Save netlist data ... (date=03/24 00:01:50, mem=2337.9M)
[03/24 00:01:50    181s] Writing Binary DB to db/PE_top_placed_prects.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:01:50    181s] % End Save netlist data ... (date=03/24 00:01:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2339.3M, current mem=2339.3M)
[03/24 00:01:50    181s] Saving symbol-table file in separate thread ...
[03/24 00:01:50    181s] Saving congestion map file in separate thread ...
[03/24 00:01:50    181s] Saving congestion map file db/PE_top_placed_prects.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:01:50    181s] % Begin Save AAE data ... (date=03/24 00:01:50, mem=2339.3M)
[03/24 00:01:50    181s] Saving AAE Data ...
[03/24 00:01:50    181s] % End Save AAE data ... (date=03/24 00:01:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2339.3M, current mem=2339.3M)
[03/24 00:01:51    181s] Saving preference file db/PE_top_placed_prects.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:01:51    181s] Saving mode setting ...
[03/24 00:01:51    181s] Saving global file ...
[03/24 00:01:51    181s] Saving Drc markers ...
[03/24 00:01:51    181s] ... 188 markers are saved ...
[03/24 00:01:51    181s] ... 0 geometry drc markers are saved ...
[03/24 00:01:51    181s] ... 0 antenna drc markers are saved ...
[03/24 00:01:51    181s] % Begin Save routing data ... (date=03/24 00:01:51, mem=2339.9M)
[03/24 00:01:51    181s] Saving route file ...
[03/24 00:01:52    181s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2996.5M) ***
[03/24 00:01:52    181s] % End Save routing data ... (date=03/24 00:01:52, total cpu=0:00:00.0, real=0:00:01.0, peak res=2339.9M, current mem=2339.9M)
[03/24 00:01:52    181s] Saving special route data file in separate thread ...
[03/24 00:01:52    181s] Saving PG file in separate thread ...
[03/24 00:01:52    181s] Saving placement file in separate thread ...
[03/24 00:01:52    181s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:01:52    181s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:01:52    181s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:01:52    181s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3026.5M) ***
[03/24 00:01:52    181s] Saving PG file db/PE_top_placed_prects.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:01:52 2023)
[03/24 00:01:52    181s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3026.5M) ***
[03/24 00:01:52    181s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:01:52    181s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:01:52    181s] Saving property file db/PE_top_placed_prects.enc.dat.tmp/PE_top.prop
[03/24 00:01:52    181s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3018.5M) ***
[03/24 00:01:52    181s] Saving rc congestion map db/PE_top_placed_prects.enc.dat.tmp/PE_top.congmap.gz ...
[03/24 00:01:52    181s] Saving preRoute extracted patterns in file 'db/PE_top_placed_prects.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:01:53    181s] Saving preRoute extraction data in directory 'db/PE_top_placed_prects.enc.dat.tmp/extraction/' ...
[03/24 00:01:53    181s] Checksum of RCGrid density data::96
[03/24 00:01:53    181s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:01:53    181s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:01:53    181s] % Begin Save power constraints data ... (date=03/24 00:01:53, mem=2340.2M)
[03/24 00:01:53    181s] % End Save power constraints data ... (date=03/24 00:01:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2340.2M, current mem=2340.2M)
[03/24 00:01:53    181s] Generated self-contained design PE_top_placed_prects.enc.dat.tmp
[03/24 00:01:53    181s] #% End save design ... (date=03/24 00:01:53, total cpu=0:00:00.6, real=0:00:03.0, peak res=2340.2M, current mem=2339.7M)
[03/24 00:01:53    181s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:01:53    181s] 
[03/24 00:01:53    181s] <CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
[03/24 00:01:53    181s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/24 00:01:53    181s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/24 00:01:53    181s] **WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
[03/24 00:01:53    181s] <CMD> setAnalysisMode -cppr both -analysisType onChipVariation
[03/24 00:01:53    181s] <CMD> setExtractRCMode -engine preRoute -effortLevel medium
[03/24 00:01:53    181s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/24 00:01:53    181s] Type 'man IMPEXT-3493' for more detail.
[03/24 00:01:53    181s] <CMD> extractRC
[03/24 00:01:53    181s] Extraction called for design 'PE_top' of instances=2599 and nets=2668 using extraction engine 'preRoute' .
[03/24 00:01:53    181s] PreRoute RC Extraction called for design PE_top.
[03/24 00:01:53    181s] RC Extraction called in multi-corner(1) mode.
[03/24 00:01:53    181s] RCMode: PreRoute
[03/24 00:01:53    181s]       RC Corner Indexes            0   
[03/24 00:01:53    181s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:01:53    181s] Resistance Scaling Factor    : 1.00000 
[03/24 00:01:53    181s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:01:53    181s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:01:53    181s] Shrink Factor                : 1.00000
[03/24 00:01:53    181s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:01:53    181s] Using Quantus QRC technology file ...
[03/24 00:01:53    181s] 
[03/24 00:01:53    181s] Trim Metal Layers:
[03/24 00:01:53    181s] LayerId::1 widthSet size::1
[03/24 00:01:53    181s] LayerId::2 widthSet size::1
[03/24 00:01:53    181s] LayerId::3 widthSet size::1
[03/24 00:01:53    181s] LayerId::4 widthSet size::1
[03/24 00:01:53    181s] LayerId::5 widthSet size::1
[03/24 00:01:53    181s] LayerId::6 widthSet size::1
[03/24 00:01:53    181s] LayerId::7 widthSet size::1
[03/24 00:01:53    181s] LayerId::8 widthSet size::1
[03/24 00:01:53    181s] Skipped RC grid update for preRoute extraction.
[03/24 00:01:53    181s] eee: pegSigSF::1.070000
[03/24 00:01:53    181s] Initializing multi-corner resistance tables ...
[03/24 00:01:53    181s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:53    181s] eee: l::2 avDens::0.122411 usedTrk::969.496529 availTrk::7920.000000 sigTrk::969.496529
[03/24 00:01:53    181s] eee: l::3 avDens::0.134819 usedTrk::1007.096531 availTrk::7470.000000 sigTrk::1007.096531
[03/24 00:01:53    181s] eee: l::4 avDens::0.045891 usedTrk::413.015003 availTrk::9000.000000 sigTrk::413.015003
[03/24 00:01:53    181s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:53    181s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:53    181s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:53    181s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:53    181s] {RT rc-typ 0 4 4 0}
[03/24 00:01:53    181s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809200 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:53    181s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2861.730M)
[03/24 00:01:53    181s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[03/24 00:01:53    181s] <CMD> set_ccopt_property target_max_trans -net_type top 0.1
[03/24 00:01:53    181s] <CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
[03/24 00:01:53    181s] <CMD> set_ccopt_property target_skew 0.1
[03/24 00:01:53    181s] <CMD> set_ccopt_property use_inverters true
[03/24 00:01:53    181s] <CMD> set_ccopt_property target_max_trans 0.1
[03/24 00:01:53    181s] <CMD> set_ccopt_property target_skew 0.1
[03/24 00:01:53    181s] <CMD> set_ccopt_property target_insertion_delay 0.1
[03/24 00:01:53    181s] <CMD_INTERNAL> set_ccopt_effort -high
[03/24 00:01:53    181s] **WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
[03/24 00:01:53    181s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[03/24 00:01:53    181s] Creating clock tree spec for modes (timing configs): typConstraintMode
[03/24 00:01:53    181s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/24 00:01:53    181s] 
[03/24 00:01:53    181s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:01:53    181s] Summary for sequential cells identification: 
[03/24 00:01:53    181s]   Identified SBFF number: 112
[03/24 00:01:53    181s]   Identified MBFF number: 0
[03/24 00:01:53    181s]   Identified SB Latch number: 0
[03/24 00:01:53    181s]   Identified MB Latch number: 0
[03/24 00:01:53    181s]   Not identified SBFF number: 8
[03/24 00:01:53    181s]   Not identified MBFF number: 0
[03/24 00:01:53    181s]   Not identified SB Latch number: 0
[03/24 00:01:53    181s]   Not identified MB Latch number: 0
[03/24 00:01:53    181s]   Number of sequential cells which are not FFs: 34
[03/24 00:01:53    181s]  Visiting view : setupAnalysis
[03/24 00:01:53    181s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:01:53    181s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:01:53    181s]  Visiting view : holdAnalysis
[03/24 00:01:53    181s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:01:53    181s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:01:53    181s] TLC MultiMap info (StdDelay):
[03/24 00:01:53    181s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:53    181s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:01:53    181s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:53    181s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:01:53    181s]  Setting StdDelay to: 22.7ps
[03/24 00:01:53    181s] 
[03/24 00:01:53    181s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:01:53    181s] Reset timing graph...
[03/24 00:01:53    181s] Ignoring AAE DB Resetting ...
[03/24 00:01:53    181s] Reset timing graph done.
[03/24 00:01:53    181s] Ignoring AAE DB Resetting ...
[03/24 00:01:53    182s] Analyzing clock structure...
[03/24 00:01:53    182s] Analyzing clock structure done.
[03/24 00:01:53    182s] Reset timing graph...
[03/24 00:01:53    182s] Ignoring AAE DB Resetting ...
[03/24 00:01:53    182s] Reset timing graph done.
[03/24 00:01:53    182s] Wrote: ccopt.spec
[03/24 00:01:53    182s] <CMD> get_ccopt_clock_trees
[03/24 00:01:53    182s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[03/24 00:01:53    182s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[03/24 00:01:53    182s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[03/24 00:01:53    182s] Extracting original clock gating for clk...
[03/24 00:01:53    182s]   clock_tree clk contains 716 sinks and 0 clock gates.
[03/24 00:01:53    182s] Extracting original clock gating for clk done.
[03/24 00:01:53    182s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
[03/24 00:01:53    182s] <CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
[03/24 00:01:53    182s] <CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
[03/24 00:01:53    182s] <CMD> set_ccopt_property clock_period -pin clk 1.5
[03/24 00:01:53    182s] <CMD> set_ccopt_property timing_connectivity_info {}
[03/24 00:01:53    182s] <CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
[03/24 00:01:53    182s] The skew group clk/typConstraintMode was created. It contains 716 sinks and 1 sources.
[03/24 00:01:53    182s] <CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
[03/24 00:01:53    182s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
[03/24 00:01:53    182s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
[03/24 00:01:53    182s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
[03/24 00:01:53    182s] <CMD> check_ccopt_clock_tree_convergence
[03/24 00:01:53    182s] Checking clock tree convergence...
[03/24 00:01:53    182s] Checking clock tree convergence done.
[03/24 00:01:53    182s] <CMD> get_ccopt_property auto_design_state_for_ilms
[03/24 00:01:53    182s] <CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/24 00:01:54    182s] #% Begin ccopt_design (date=03/24 00:01:53, mem=2239.5M)
[03/24 00:01:54    182s] Turning off fast DC mode.
[03/24 00:01:54    182s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:03:02.2/0:17:52.9 (0.2), mem = 2861.3M
[03/24 00:01:54    182s] Runtime...
[03/24 00:01:54    182s] **INFO: User's settings:
[03/24 00:01:54    182s] setNanoRouteMode -extractThirdPartyCompatible  false
[03/24 00:01:54    182s] setNanoRouteMode -grouteExpTdStdDelay          22.7
[03/24 00:01:54    182s] setNanoRouteMode -routeBottomRoutingLayer      2
[03/24 00:01:54    182s] setNanoRouteMode -routeTopRoutingLayer         4
[03/24 00:01:54    182s] setDesignMode -process                         130
[03/24 00:01:54    182s] setExtractRCMode -coupling_c_th                0.4
[03/24 00:01:54    182s] setExtractRCMode -effortLevel                  medium
[03/24 00:01:54    182s] setExtractRCMode -engine                       preRoute
[03/24 00:01:54    182s] setExtractRCMode -relative_c_th                1
[03/24 00:01:54    182s] setExtractRCMode -total_c_th                   0
[03/24 00:01:54    182s] setDelayCalMode -enable_high_fanout            true
[03/24 00:01:54    182s] setDelayCalMode -engine                        aae
[03/24 00:01:54    182s] setDelayCalMode -ignoreNetLoad                 false
[03/24 00:01:54    182s] setDelayCalMode -socv_accuracy_mode            low
[03/24 00:01:54    182s] setOptMode -activeHoldViews                    { holdAnalysis }
[03/24 00:01:54    182s] setOptMode -activeSetupViews                   { setupAnalysis }
[03/24 00:01:54    182s] setOptMode -addInst                            true
[03/24 00:01:54    182s] setOptMode -addInstancePrefix                  PLACED
[03/24 00:01:54    182s] setOptMode -allEndPoints                       true
[03/24 00:01:54    182s] setOptMode -autoSetupViews                     { setupAnalysis}
[03/24 00:01:54    182s] setOptMode -autoTDGRSetupViews                 { setupAnalysis}
[03/24 00:01:54    182s] setOptMode -drcMargin                          0.1
[03/24 00:01:54    182s] setOptMode -effort                             high
[03/24 00:01:54    182s] setOptMode -fixDrc                             true
[03/24 00:01:54    182s] setOptMode -fixFanoutLoad                      true
[03/24 00:01:54    182s] setOptMode -holdTargetSlack                    0.05
[03/24 00:01:54    182s] setOptMode -maxLength                          1000
[03/24 00:01:54    182s] setOptMode -optimizeFF                         true
[03/24 00:01:54    182s] setOptMode -preserveAllSequential              true
[03/24 00:01:54    182s] setOptMode -restruct                           false
[03/24 00:01:54    182s] setOptMode -setupTargetSlack                   0.05
[03/24 00:01:54    182s] setOptMode -usefulSkew                         false
[03/24 00:01:54    182s] setOptMode -usefulSkewCTS                      true
[03/24 00:01:54    182s] setPlaceMode -place_global_max_density         0.8
[03/24 00:01:54    182s] setPlaceMode -place_global_uniform_density     true
[03/24 00:01:54    182s] setPlaceMode -timingDriven                     true
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[03/24 00:01:54    182s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/24 00:01:54    182s] Set place::cacheFPlanSiteMark to 1
[03/24 00:01:54    182s] Using CCOpt effort none.
[03/24 00:01:54    182s] CCOpt::Phase::Initialization...
[03/24 00:01:54    182s] Check Prerequisites...
[03/24 00:01:54    182s] Leaving CCOpt scope - CheckPlace...
[03/24 00:01:54    182s] OPERPROF: Starting checkPlace at level 1, MEM:2861.3M, EPOCH TIME: 1679630514.030965
[03/24 00:01:54    182s] Processing tracks to init pin-track alignment.
[03/24 00:01:54    182s] z: 2, totalTracks: 1
[03/24 00:01:54    182s] z: 4, totalTracks: 1
[03/24 00:01:54    182s] z: 6, totalTracks: 1
[03/24 00:01:54    182s] z: 8, totalTracks: 1
[03/24 00:01:54    182s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:54    182s] All LLGs are deleted
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2861.3M, EPOCH TIME: 1679630514.034820
[03/24 00:01:54    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1679630514.035100
[03/24 00:01:54    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2861.3M, EPOCH TIME: 1679630514.035326
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2957.3M, EPOCH TIME: 1679630514.038638
[03/24 00:01:54    182s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:54    182s] Core basic site is IBM13SITE
[03/24 00:01:54    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2957.3M, EPOCH TIME: 1679630514.038920
[03/24 00:01:54    182s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:01:54    182s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/24 00:01:54    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.004, REAL:0.004, MEM:2957.3M, EPOCH TIME: 1679630514.042653
[03/24 00:01:54    182s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:01:54    182s] SiteArray: use 479,232 bytes
[03/24 00:01:54    182s] SiteArray: current memory after site array memory allocation 2957.3M
[03/24 00:01:54    182s] SiteArray: FP blocked sites are writable
[03/24 00:01:54    182s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:01:54    182s] Atter site array init, number of instance map data is 0.
[03/24 00:01:54    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.011, REAL:0.010, MEM:2925.3M, EPOCH TIME: 1679630514.048652
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:54    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.015, REAL:0.015, MEM:2861.3M, EPOCH TIME: 1679630514.049895
[03/24 00:01:54    182s] Begin checking placement ... (start mem=2861.3M, init mem=2861.3M)
[03/24 00:01:54    182s] Begin checking exclusive groups violation ...
[03/24 00:01:54    182s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:01:54    182s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Running CheckPlace using 6 threads!...
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] ...checkPlace MT is done!
[03/24 00:01:54    182s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2861.3M, EPOCH TIME: 1679630514.066195
[03/24 00:01:54    182s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:2861.3M, EPOCH TIME: 1679630514.067728
[03/24 00:01:54    182s] *info: Placed = 2599          
[03/24 00:01:54    182s] *info: Unplaced = 0           
[03/24 00:01:54    182s] Placement Density:30.23%(34001/112493)
[03/24 00:01:54    182s] Placement Density (including fixed std cells):30.23%(34001/112493)
[03/24 00:01:54    182s] All LLGs are deleted
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2599).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2861.3M, EPOCH TIME: 1679630514.077531
[03/24 00:01:54    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1679630514.077817
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2861.3M)
[03/24 00:01:54    182s] OPERPROF: Finished checkPlace at level 1, CPU:0.058, REAL:0.048, MEM:2861.3M, EPOCH TIME: 1679630514.078669
[03/24 00:01:54    182s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:01:54    182s] Innovus will update I/O latencies
[03/24 00:01:54    182s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:01:54    182s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:01:54    182s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:01:54    182s] Executing ccopt post-processing.
[03/24 00:01:54    182s] Synthesizing clock trees with CCOpt...
[03/24 00:01:54    182s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/24 00:01:54    182s] CCOpt::Phase::PreparingToBalance...
[03/24 00:01:54    182s] Leaving CCOpt scope - Initializing power interface...
[03/24 00:01:54    182s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Positive (advancing) pin insertion delays
[03/24 00:01:54    182s] =========================================
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Found 0 advancing pin insertion delay (0.000% of 716 clock tree sinks)
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Negative (delaying) pin insertion delays
[03/24 00:01:54    182s] ========================================
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Found 0 delaying pin insertion delay (0.000% of 716 clock tree sinks)
[03/24 00:01:54    182s] Notify start of optimization...
[03/24 00:01:54    182s] Notify start of optimization done.
[03/24 00:01:54    182s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/24 00:01:54    182s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2861.3M, EPOCH TIME: 1679630514.085259
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] All LLGs are deleted
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2861.3M, EPOCH TIME: 1679630514.085419
[03/24 00:01:54    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2861.3M, EPOCH TIME: 1679630514.085497
[03/24 00:01:54    182s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2859.3M, EPOCH TIME: 1679630514.085686
[03/24 00:01:54    182s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=2859.3M
[03/24 00:01:54    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=2859.3M
[03/24 00:01:54    182s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:54    182s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:54    182s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      ================== Layers ==================
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      Started Import and model ( Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:54    182s] (I)      == Non-default Options ==
[03/24 00:01:54    182s] (I)      Maximum routing layer                              : 4
[03/24 00:01:54    182s] (I)      Number of threads                                  : 6
[03/24 00:01:54    182s] (I)      Method to set GCell size                           : row
[03/24 00:01:54    182s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:54    182s] (I)      Use row-based GCell size
[03/24 00:01:54    182s] (I)      Use row-based GCell align
[03/24 00:01:54    182s] (I)      layer 0 area = 89000
[03/24 00:01:54    182s] (I)      layer 1 area = 120000
[03/24 00:01:54    182s] (I)      layer 2 area = 120000
[03/24 00:01:54    182s] (I)      layer 3 area = 120000
[03/24 00:01:54    182s] (I)      GCell unit size   : 3600
[03/24 00:01:54    182s] (I)      GCell multiplier  : 1
[03/24 00:01:54    182s] (I)      GCell row height  : 3600
[03/24 00:01:54    182s] (I)      Actual row height : 3600
[03/24 00:01:54    182s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:54    182s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:54    182s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:54    182s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:54    182s] (I)      ============== Default via ===============
[03/24 00:01:54    182s] (I)      +---+------------------+-----------------+
[03/24 00:01:54    182s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:54    182s] (I)      +---+------------------+-----------------+
[03/24 00:01:54    182s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:54    182s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:54    182s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:54    182s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:54    182s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:54    182s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:54    182s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:54    182s] (I)      +---+------------------+-----------------+
[03/24 00:01:54    182s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:54    182s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:54    182s] [NR-eGR] Read 0 other shapes
[03/24 00:01:54    182s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:54    182s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:54    182s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:54    182s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:54    182s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:54    182s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:54    182s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:54    182s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:54    182s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:54    182s] [NR-eGR] Read 2666 nets ( ignored 0 )
[03/24 00:01:54    182s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:54    182s] (I)      Read Num Blocks=5504  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:54    182s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 0
[03/24 00:01:54    182s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 0
[03/24 00:01:54    182s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 0
[03/24 00:01:54    182s] (I)      Number of ignored nets                =      0
[03/24 00:01:54    182s] (I)      Number of connected nets              =      0
[03/24 00:01:54    182s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:54    182s] (I)      Number of clock nets                  =      1.  Ignored: No
[03/24 00:01:54    182s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:54    182s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:54    182s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:54    182s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:54    182s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:54    182s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:54    182s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:54    182s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/24 00:01:54    182s] (I)      Ndr track 0 does not exist
[03/24 00:01:54    182s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:54    182s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:54    182s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:54    182s] (I)      Site width          :   400  (dbu)
[03/24 00:01:54    182s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:54    182s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:54    182s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:54    182s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:54    182s] (I)      Grid                :    97    97     4
[03/24 00:01:54    182s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:54    182s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:54    182s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:54    182s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:54    182s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:54    182s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:54    182s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:54    182s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:54    182s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:54    182s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:54    182s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:54    182s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:54    182s] (I)      --------------------------------------------------------
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:54    182s] [NR-eGR] Rule id: 0  Nets: 2666
[03/24 00:01:54    182s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:54    182s] (I)                    Layer    2    3    4 
[03/24 00:01:54    182s] (I)                    Pitch  400  400  400 
[03/24 00:01:54    182s] (I)             #Used tracks    1    1    1 
[03/24 00:01:54    182s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:54    182s] [NR-eGR] ========================================
[03/24 00:01:54    182s] [NR-eGR] 
[03/24 00:01:54    182s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:54    182s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:54    182s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:54    182s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:54    182s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:54    182s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:54    182s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:54    182s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:54    182s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:54    182s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      Reset routing kernel
[03/24 00:01:54    182s] (I)      Started Global Routing ( Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      totalPins=9472  totalGlobalPin=9222 (97.36%)
[03/24 00:01:54    182s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:54    182s] [NR-eGR] Layer group 1: route 2666 net(s) in layer range [2, 4]
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] (I)      ============  Phase 1a Route ============
[03/24 00:01:54    182s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] (I)      ============  Phase 1b Route ============
[03/24 00:01:54    182s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:54    182s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.864120e+04um
[03/24 00:01:54    182s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:01:54    182s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] (I)      ============  Phase 1c Route ============
[03/24 00:01:54    182s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] (I)      ============  Phase 1d Route ============
[03/24 00:01:54    182s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] (I)      ============  Phase 1e Route ============
[03/24 00:01:54    182s] (I)      Usage: 19067 = (9115 H, 9952 V) = (11.55% H, 6.80% V) = (3.281e+04um H, 3.583e+04um V)
[03/24 00:01:54    182s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.864120e+04um
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] (I)      ============  Phase 1l Route ============
[03/24 00:01:54    182s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:54    182s] (I)      Layer  2:      77197     12054         1           0       83808    ( 0.00%) 
[03/24 00:01:54    182s] (I)      Layer  3:      78897      9180         0           0       83808    ( 0.00%) 
[03/24 00:01:54    182s] (I)      Layer  4:      68787      1306         0           0       83808    ( 0.00%) 
[03/24 00:01:54    182s] (I)      Total:        224881     22540         1           0      251424    ( 0.00%) 
[03/24 00:01:54    182s] (I)      
[03/24 00:01:54    182s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:54    182s] [NR-eGR]                        OverCon            
[03/24 00:01:54    182s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:54    182s] [NR-eGR]        Layer               (1)    OverCon
[03/24 00:01:54    182s] [NR-eGR] ----------------------------------------------
[03/24 00:01:54    182s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:54    182s] [NR-eGR]      M2 ( 2)         1( 0.01%)   ( 0.01%) 
[03/24 00:01:54    182s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:54    182s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:54    182s] [NR-eGR] ----------------------------------------------
[03/24 00:01:54    182s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/24 00:01:54    182s] [NR-eGR] 
[03/24 00:01:54    182s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.05 sec, Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:54    182s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:54    182s] (I)      ============= Track Assignment ============
[03/24 00:01:54    182s] (I)      Started Track Assignment (6T) ( Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:01:54    182s] (I)      Run Multi-thread track assignment
[03/24 00:01:54    182s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      Started Export ( Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] [NR-eGR]             Length (um)   Vias 
[03/24 00:01:54    182s] [NR-eGR] -------------------------------
[03/24 00:01:54    182s] [NR-eGR]  M1  (1H)             0   9404 
[03/24 00:01:54    182s] [NR-eGR]  M2  (2V)         32859  14339 
[03/24 00:01:54    182s] [NR-eGR]  M3  (3H)         34620    378 
[03/24 00:01:54    182s] [NR-eGR]  M4  (4V)          4747      0 
[03/24 00:01:54    182s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:01:54    182s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:01:54    182s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:01:54    182s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:01:54    182s] [NR-eGR] -------------------------------
[03/24 00:01:54    182s] [NR-eGR]      Total        72226  24121 
[03/24 00:01:54    182s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:54    182s] [NR-eGR] Total half perimeter of net bounding box: 58253um
[03/24 00:01:54    182s] [NR-eGR] Total length: 72226um, number of vias: 24121
[03/24 00:01:54    182s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:54    182s] [NR-eGR] Total eGR-routed clock nets wire length: 5127um, number of vias: 1984
[03/24 00:01:54    182s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:54    182s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] Saved RC grid cleaned up.
[03/24 00:01:54    182s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.12 sec, Curr Mem: 2859.26 MB )
[03/24 00:01:54    182s] (I)      ==================================== Runtime Summary ====================================
[03/24 00:01:54    182s] (I)       Step                                        %      Start     Finish      Real       CPU 
[03/24 00:01:54    182s] (I)      -----------------------------------------------------------------------------------------
[03/24 00:01:54    182s] (I)       Early Global Route kernel             100.00%  25.04 sec  25.16 sec  0.12 sec  0.18 sec 
[03/24 00:01:54    182s] (I)       +-Import and model                     27.88%  25.05 sec  25.08 sec  0.03 sec  0.03 sec 
[03/24 00:01:54    182s] (I)       | +-Create place DB                     7.16%  25.05 sec  25.05 sec  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | | +-Import place data                 7.04%  25.05 sec  25.05 sec  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read instances and placement    2.15%  25.05 sec  25.05 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read nets                       4.60%  25.05 sec  25.05 sec  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | +-Create route DB                    13.94%  25.05 sec  25.07 sec  0.02 sec  0.02 sec 
[03/24 00:01:54    182s] (I)       | | +-Import route data (6T)           13.46%  25.05 sec  25.07 sec  0.02 sec  0.02 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.91%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read routing blockages        0.00%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read instance blockages       0.55%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read PG blockages             0.88%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read clock blockages          0.08%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read other blockages          0.05%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read halo blockages           0.02%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Read boundary cut boxes       0.00%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read blackboxes                 0.05%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read prerouted                  0.25%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read unlegalized nets           0.19%  25.06 sec  25.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Read nets                       1.18%  25.06 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Set up via pillars              0.02%  25.07 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Initialize 3D grid graph        0.02%  25.07 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Model blockage capacity         2.71%  25.07 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | | +-Initialize 3D capacity        2.36%  25.07 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Read aux data                       0.00%  25.07 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Others data preparation             0.26%  25.07 sec  25.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Create route kernel                 5.57%  25.07 sec  25.08 sec  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       +-Global Routing                       38.48%  25.08 sec  25.13 sec  0.05 sec  0.07 sec 
[03/24 00:01:54    182s] (I)       | +-Initialization                      0.76%  25.08 sec  25.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Net group 1                        35.63%  25.08 sec  25.12 sec  0.04 sec  0.06 sec 
[03/24 00:01:54    182s] (I)       | | +-Generate topology (6T)            1.88%  25.08 sec  25.08 sec  0.00 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | | +-Phase 1a                         15.98%  25.08 sec  25.10 sec  0.02 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | | | +-Pattern routing (6T)           14.67%  25.08 sec  25.10 sec  0.02 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | | | +-Add via demand to 2D            0.78%  25.10 sec  25.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | +-Phase 1b                          0.17%  25.10 sec  25.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | +-Phase 1c                          0.03%  25.10 sec  25.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | +-Phase 1d                          0.07%  25.10 sec  25.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | +-Phase 1e                          0.23%  25.10 sec  25.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | | +-Route legalization              0.00%  25.10 sec  25.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | | +-Phase 1l                         15.46%  25.10 sec  25.12 sec  0.02 sec  0.04 sec 
[03/24 00:01:54    182s] (I)       | | | +-Layer assignment (6T)          14.79%  25.11 sec  25.12 sec  0.02 sec  0.04 sec 
[03/24 00:01:54    182s] (I)       | +-Clean cong LA                       0.00%  25.12 sec  25.12 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       +-Export 3D cong map                    1.02%  25.13 sec  25.13 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Export 2D cong map                  0.28%  25.13 sec  25.13 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       +-Extract Global 3D Wires               0.46%  25.13 sec  25.13 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       +-Track Assignment (6T)                 9.82%  25.13 sec  25.14 sec  0.01 sec  0.04 sec 
[03/24 00:01:54    182s] (I)       | +-Initialization                      0.14%  25.13 sec  25.13 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Track Assignment Kernel             9.17%  25.13 sec  25.14 sec  0.01 sec  0.04 sec 
[03/24 00:01:54    182s] (I)       | +-Free Memory                         0.01%  25.14 sec  25.14 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       +-Export                               14.12%  25.14 sec  25.16 sec  0.02 sec  0.03 sec 
[03/24 00:01:54    182s] (I)       | +-Export DB wires                     5.11%  25.14 sec  25.15 sec  0.01 sec  0.02 sec 
[03/24 00:01:54    182s] (I)       | | +-Export all nets (6T)              2.78%  25.14 sec  25.14 sec  0.00 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | | +-Set wire vias (6T)                1.40%  25.14 sec  25.15 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       | +-Report wirelength                   6.38%  25.15 sec  25.15 sec  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | +-Update net boxes                    2.02%  25.15 sec  25.16 sec  0.00 sec  0.01 sec 
[03/24 00:01:54    182s] (I)       | +-Update timing                       0.00%  25.16 sec  25.16 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)       +-Postprocess design                    0.83%  25.16 sec  25.16 sec  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)      ==================== Summary by functions =====================
[03/24 00:01:54    182s] (I)       Lv  Step                                %      Real       CPU 
[03/24 00:01:54    182s] (I)      ---------------------------------------------------------------
[03/24 00:01:54    182s] (I)        0  Early Global Route kernel     100.00%  0.12 sec  0.18 sec 
[03/24 00:01:54    182s] (I)        1  Global Routing                 38.48%  0.05 sec  0.07 sec 
[03/24 00:01:54    182s] (I)        1  Import and model               27.88%  0.03 sec  0.03 sec 
[03/24 00:01:54    182s] (I)        1  Export                         14.12%  0.02 sec  0.03 sec 
[03/24 00:01:54    182s] (I)        1  Track Assignment (6T)           9.82%  0.01 sec  0.04 sec 
[03/24 00:01:54    182s] (I)        1  Export 3D cong map              1.02%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        1  Postprocess design              0.83%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        1  Extract Global 3D Wires         0.46%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Net group 1                    35.63%  0.04 sec  0.06 sec 
[03/24 00:01:54    182s] (I)        2  Create route DB                13.94%  0.02 sec  0.02 sec 
[03/24 00:01:54    182s] (I)        2  Track Assignment Kernel         9.17%  0.01 sec  0.04 sec 
[03/24 00:01:54    182s] (I)        2  Create place DB                 7.16%  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        2  Report wirelength               6.38%  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        2  Create route kernel             5.57%  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        2  Export DB wires                 5.11%  0.01 sec  0.02 sec 
[03/24 00:01:54    182s] (I)        2  Update net boxes                2.02%  0.00 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        2  Initialization                  0.90%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Export 2D cong map              0.28%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Others data preparation         0.26%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        3  Phase 1a                       15.98%  0.02 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        3  Phase 1l                       15.46%  0.02 sec  0.04 sec 
[03/24 00:01:54    182s] (I)        3  Import route data (6T)         13.46%  0.02 sec  0.02 sec 
[03/24 00:01:54    182s] (I)        3  Import place data               7.04%  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        3  Export all nets (6T)            2.78%  0.00 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        3  Generate topology (6T)          1.88%  0.00 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        3  Set wire vias (6T)              1.40%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        3  Phase 1e                        0.23%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        3  Phase 1b                        0.17%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Layer assignment (6T)          14.79%  0.02 sec  0.04 sec 
[03/24 00:01:54    182s] (I)        4  Pattern routing (6T)           14.67%  0.02 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        4  Read nets                       5.79%  0.01 sec  0.01 sec 
[03/24 00:01:54    182s] (I)        4  Read blockages ( Layer 2-4 )    2.91%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Model blockage capacity         2.71%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Read instances and placement    2.15%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Add via demand to 2D            0.78%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Read prerouted                  0.25%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Read unlegalized nets           0.19%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Read blackboxes                 0.05%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Initialize 3D grid graph        0.02%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Initialize 3D capacity          2.36%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read PG blockages               0.88%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read instance blockages         0.55%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read clock blockages            0.08%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/24 00:01:54    182s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:54    182s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:54    182s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:01:54    182s] Legalization setup...
[03/24 00:01:54    182s] Using cell based legalization.
[03/24 00:01:54    182s] Initializing placement interface...
[03/24 00:01:54    182s]   Use check_library -place or consult logv if problems occur.
[03/24 00:01:54    182s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:01:54    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:2859.3M, EPOCH TIME: 1679630514.244166
[03/24 00:01:54    182s] Processing tracks to init pin-track alignment.
[03/24 00:01:54    182s] z: 2, totalTracks: 1
[03/24 00:01:54    182s] z: 4, totalTracks: 1
[03/24 00:01:54    182s] z: 6, totalTracks: 1
[03/24 00:01:54    182s] z: 8, totalTracks: 1
[03/24 00:01:54    182s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:54    182s] All LLGs are deleted
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2859.3M, EPOCH TIME: 1679630514.247383
[03/24 00:01:54    182s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2859.3M, EPOCH TIME: 1679630514.247639
[03/24 00:01:54    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2859.3M, EPOCH TIME: 1679630514.248209
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2955.3M, EPOCH TIME: 1679630514.251208
[03/24 00:01:54    182s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:54    182s] Core basic site is IBM13SITE
[03/24 00:01:54    182s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2955.3M, EPOCH TIME: 1679630514.260677
[03/24 00:01:54    182s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:01:54    182s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/24 00:01:54    182s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.007, MEM:2955.3M, EPOCH TIME: 1679630514.267467
[03/24 00:01:54    182s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:01:54    182s] SiteArray: use 479,232 bytes
[03/24 00:01:54    182s] SiteArray: current memory after site array memory allocation 2955.3M
[03/24 00:01:54    182s] SiteArray: FP blocked sites are writable
[03/24 00:01:54    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:54    182s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2923.3M, EPOCH TIME: 1679630514.273105
[03/24 00:01:54    182s] Process 3308 wires and vias for routing blockage analysis
[03/24 00:01:54    182s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.006, MEM:2955.3M, EPOCH TIME: 1679630514.278713
[03/24 00:01:54    182s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:01:54    182s] Atter site array init, number of instance map data is 0.
[03/24 00:01:54    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.035, REAL:0.029, MEM:2955.3M, EPOCH TIME: 1679630514.279960
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:54    182s] OPERPROF:     Starting CMU at level 3, MEM:2955.3M, EPOCH TIME: 1679630514.281017
[03/24 00:01:54    182s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:2955.3M, EPOCH TIME: 1679630514.286526
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:54    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.047, REAL:0.040, MEM:2859.3M, EPOCH TIME: 1679630514.288149
[03/24 00:01:54    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2859.3M, EPOCH TIME: 1679630514.288268
[03/24 00:01:54    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:2859.3M, EPOCH TIME: 1679630514.291393
[03/24 00:01:54    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2859.3MB).
[03/24 00:01:54    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.056, REAL:0.049, MEM:2859.3M, EPOCH TIME: 1679630514.293587
[03/24 00:01:54    182s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:01:54    182s] Initializing placement interface done.
[03/24 00:01:54    182s] Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:01:54    182s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2859.3M, EPOCH TIME: 1679630514.293941
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.008, REAL:0.005, MEM:2859.3M, EPOCH TIME: 1679630514.298969
[03/24 00:01:54    182s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:54    182s] Leaving CCOpt scope - Initializing placement interface...
[03/24 00:01:54    182s] OPERPROF: Starting DPlace-Init at level 1, MEM:2859.3M, EPOCH TIME: 1679630514.303779
[03/24 00:01:54    182s] Processing tracks to init pin-track alignment.
[03/24 00:01:54    182s] z: 2, totalTracks: 1
[03/24 00:01:54    182s] z: 4, totalTracks: 1
[03/24 00:01:54    182s] z: 6, totalTracks: 1
[03/24 00:01:54    182s] z: 8, totalTracks: 1
[03/24 00:01:54    182s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:54    182s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2859.3M, EPOCH TIME: 1679630514.307208
[03/24 00:01:54    182s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:54    182s] OPERPROF:     Starting CMU at level 3, MEM:2923.3M, EPOCH TIME: 1679630514.325824
[03/24 00:01:54    182s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:2955.3M, EPOCH TIME: 1679630514.329527
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:54    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.024, MEM:2859.3M, EPOCH TIME: 1679630514.330900
[03/24 00:01:54    182s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2859.3M, EPOCH TIME: 1679630514.331028
[03/24 00:01:54    182s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:2859.3M, EPOCH TIME: 1679630514.334546
[03/24 00:01:54    182s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2859.3MB).
[03/24 00:01:54    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2859.3M, EPOCH TIME: 1679630514.335400
[03/24 00:01:54    182s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:54    182s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:54    182s] (I)      Load db... (mem=2859.3M)
[03/24 00:01:54    182s] (I)      Read data from FE... (mem=2859.3M)
[03/24 00:01:54    182s] (I)      Number of ignored instance 0
[03/24 00:01:54    182s] (I)      Number of inbound cells 0
[03/24 00:01:54    182s] (I)      Number of opened ILM blockages 0
[03/24 00:01:54    182s] (I)      Number of instances temporarily fixed by detailed placement 0
[03/24 00:01:54    182s] (I)      numMoveCells=2599, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/24 00:01:54    182s] (I)      cell height: 3600, count: 2599
[03/24 00:01:54    182s] (I)      Read rows... (mem=2859.3M)
[03/24 00:01:54    182s] (I)      rowRegion is not equal to core box, resetting core box
[03/24 00:01:54    182s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/24 00:01:54    182s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/24 00:01:54    182s] (I)      Done Read rows (cpu=0.000s, mem=2859.3M)
[03/24 00:01:54    182s] (I)      Done Read data from FE (cpu=0.005s, mem=2859.3M)
[03/24 00:01:54    182s] (I)      Done Load db (cpu=0.005s, mem=2859.3M)
[03/24 00:01:54    182s] (I)      Constructing placeable region... (mem=2859.3M)
[03/24 00:01:54    182s] (I)      Constructing bin map
[03/24 00:01:54    182s] (I)      Initialize bin information with width=36000 height=36000
[03/24 00:01:54    182s] (I)      Done constructing bin map
[03/24 00:01:54    182s] (I)      Compute region effective width... (mem=2859.3M)
[03/24 00:01:54    182s] (I)      Done Compute region effective width (cpu=0.000s, mem=2859.3M)
[03/24 00:01:54    182s] (I)      Done Constructing placeable region (cpu=0.001s, mem=2859.3M)
[03/24 00:01:54    182s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:01:54    182s] Validating CTS configuration...
[03/24 00:01:54    182s] Checking module port directions...
[03/24 00:01:54    182s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:54    182s] Non-default CCOpt properties:
[03/24 00:01:54    182s]   Public non-default CCOpt properties:
[03/24 00:01:54    182s]     cts_merge_clock_gates is set for at least one object
[03/24 00:01:54    182s]     cts_merge_clock_logic is set for at least one object
[03/24 00:01:54    182s]     route_type is set for at least one object
[03/24 00:01:54    182s]     source_driver is set for at least one object
[03/24 00:01:54    182s]     target_insertion_delay is set for at least one object
[03/24 00:01:54    182s]     target_max_trans is set for at least one object
[03/24 00:01:54    182s]     target_max_trans_sdc is set for at least one object
[03/24 00:01:54    182s]     target_skew is set for at least one object
[03/24 00:01:54    182s]     use_inverters is set for at least one object
[03/24 00:01:54    182s]   Private non-default CCOpt properties:
[03/24 00:01:54    182s]     cluster_when_starting_skewing: 1 (default: false)
[03/24 00:01:54    182s]     mini_not_full_band_size_factor: 0 (default: 100)
[03/24 00:01:54    182s]     r2r_iterations: 5 (default: 1)
[03/24 00:01:54    182s] 
[03/24 00:01:54    182s] Trim Metal Layers:
[03/24 00:01:54    182s] LayerId::1 widthSet size::1
[03/24 00:01:54    182s] LayerId::2 widthSet size::1
[03/24 00:01:54    182s] LayerId::3 widthSet size::1
[03/24 00:01:54    182s] LayerId::4 widthSet size::1
[03/24 00:01:54    182s] LayerId::5 widthSet size::1
[03/24 00:01:54    182s] LayerId::6 widthSet size::1
[03/24 00:01:54    182s] LayerId::7 widthSet size::1
[03/24 00:01:54    182s] LayerId::8 widthSet size::1
[03/24 00:01:54    182s] Updating RC grid for preRoute extraction ...
[03/24 00:01:54    182s] eee: pegSigSF::1.070000
[03/24 00:01:54    182s] Initializing multi-corner resistance tables ...
[03/24 00:01:54    182s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:54    182s] eee: l::2 avDens::0.121562 usedTrk::962.770024 availTrk::7920.000000 sigTrk::962.770024
[03/24 00:01:54    182s] eee: l::3 avDens::0.134961 usedTrk::1008.156386 availTrk::7470.000000 sigTrk::1008.156386
[03/24 00:01:54    182s] eee: l::4 avDens::0.046437 usedTrk::417.933805 availTrk::9000.000000 sigTrk::417.933805
[03/24 00:01:54    182s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:54    182s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:54    182s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:54    182s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:54    182s] {RT rc-typ 0 4 4 0}
[03/24 00:01:54    182s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.065721 aWlH=0.000000 lMod=0 pMax=0.809300 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:54    182s] Route type trimming info:
[03/24 00:01:54    182s]   No route type modifications were made.
[03/24 00:01:54    182s] AAE DB initialization (MEM=2868.8 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/24 00:01:54    182s] Start AAE Lib Loading. (MEM=2868.8)
[03/24 00:01:54    182s] End AAE Lib Loading. (MEM=2887.88 CPU=0:00:00.0 Real=0:00:00.0)
[03/24 00:01:54    182s] End AAE Lib Interpolated Model. (MEM=2887.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 8.6e-05
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.000118
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.000527
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.000559
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00059
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00062
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.000649
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.000708
[03/24 00:01:54    182s] (I)      Initializing Steiner engine. 
[03/24 00:01:54    182s] (I)      ================== Layers ==================
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:54    182s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:54    182s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:54    182s] Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/24 00:01:54    182s] Original list had 8 cells:
[03/24 00:01:54    182s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:01:54    182s] Library trimming was not able to trim any cells:
[03/24 00:01:54    182s] CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00117
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00128
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00137
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00147
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00155
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00203
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00242
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00299
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00299
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00436
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00436
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00444
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00458
[03/24 00:01:54    182s] Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/24 00:01:54    182s] Original list had 9 cells:
[03/24 00:01:54    182s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/24 00:01:54    182s] New trimmed list has 8 cells:
[03/24 00:01:54    182s] CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00436
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00436
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00436
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00471
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00606
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00606
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00727
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00727
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00729
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00727
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00739
[03/24 00:01:54    182s] Accumulated time to calculate placeable region: 0.00606
[03/24 00:01:55    183s] Clock tree balancer configuration for clock_tree clk:
[03/24 00:01:55    183s] Non-default CCOpt properties:
[03/24 00:01:55    183s]   Public non-default CCOpt properties:
[03/24 00:01:55    183s]     cts_merge_clock_gates: true (default: false)
[03/24 00:01:55    183s]     cts_merge_clock_logic: true (default: false)
[03/24 00:01:55    183s]     route_type (leaf): default_route_type_leaf (default: default)
[03/24 00:01:55    183s]     route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/24 00:01:55    183s]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/24 00:01:55    183s]     source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/24 00:01:55    183s]     use_inverters: true (default: auto)
[03/24 00:01:55    183s]   No private non-default CCOpt properties
[03/24 00:01:55    183s] For power domain auto-default:
[03/24 00:01:55    183s]   Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:01:55    183s]   Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/24 00:01:55    183s]   Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/24 00:01:55    183s]   Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/24 00:01:55    183s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
[03/24 00:01:55    183s] Top Routing info:
[03/24 00:01:55    183s]   Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:01:55    183s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:01:55    183s] Trunk Routing info:
[03/24 00:01:55    183s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:01:55    183s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:01:55    183s] Leaf Routing info:
[03/24 00:01:55    183s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:01:55    183s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:01:55    183s] For timing_corner worstDelay:setup, late and power domain auto-default:
[03/24 00:01:55    183s]   Slew time target (leaf):    0.100ns
[03/24 00:01:55    183s]   Slew time target (trunk):   0.100ns
[03/24 00:01:55    183s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/24 00:01:55    183s]   Buffer unit delay: 0.084ns
[03/24 00:01:55    183s]   Buffer max distance: 540.378um
[03/24 00:01:55    183s] Fastest wire driving cells and distances:
[03/24 00:01:55    183s]   Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/24 00:01:55    183s]   Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/24 00:01:55    183s]   Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/24 00:01:55    183s]   Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Logic Sizing Table:
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] ----------------------------------------------------------
[03/24 00:01:55    183s] Cell    Instance count    Source    Eligible library cells
[03/24 00:01:55    183s] ----------------------------------------------------------
[03/24 00:01:55    183s]   (empty table)
[03/24 00:01:55    183s] ----------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:01:55    183s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    183s] Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/24 00:01:55    183s]   Sources:                     pin clk
[03/24 00:01:55    183s]   Total number of sinks:       716
[03/24 00:01:55    183s]   Delay constrained sinks:     716
[03/24 00:01:55    183s]   Constrains:                  default
[03/24 00:01:55    183s]   Non-leaf sinks:              0
[03/24 00:01:55    183s]   Ignore pins:                 0
[03/24 00:01:55    183s]  Timing corner worstDelay:setup.late:
[03/24 00:01:55    183s]   Skew target:                 0.100ns
[03/24 00:01:55    183s]   Insertion delay target:      0.100ns
[03/24 00:01:55    183s] Primary reporting skew groups are:
[03/24 00:01:55    183s] skew_group clk/typConstraintMode with 716 clock sinks
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Clock DAG stats initial state:
[03/24 00:01:55    183s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/24 00:01:55    183s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:55    183s]   misc counts      : r=1, pp=0
[03/24 00:01:55    183s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/24 00:01:55    183s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/24 00:01:55    183s] Clock DAG hash initial state: 4886226771967939277 8519308903563476049
[03/24 00:01:55    183s] CTS services accumulated run-time stats initial state:
[03/24 00:01:55    183s]   delay calculator: calls=7038, total_wall_time=0.124s, mean_wall_time=0.018ms
[03/24 00:01:55    183s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/24 00:01:55    183s]   steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/24 00:01:55    183s] Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:01:55    183s] Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:01:55    183s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] M1       N            H          0.317         0.288         0.091
[03/24 00:01:55    183s] M2       Y            V          0.186         0.327         0.061
[03/24 00:01:55    183s] M3       Y            H          0.186         0.328         0.061
[03/24 00:01:55    183s] M4       Y            V          0.186         0.327         0.061
[03/24 00:01:55    183s] M5       N            H          0.186         0.328         0.061
[03/24 00:01:55    183s] M6       N            V          0.181         0.323         0.058
[03/24 00:01:55    183s] MQ       N            H          0.075         0.283         0.021
[03/24 00:01:55    183s] LM       N            V          0.068         0.289         0.020
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:01:55    183s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Layer information for route type default_route_type_leaf:
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:01:55    183s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] M1       N            H          0.317         0.213         0.068
[03/24 00:01:55    183s] M2       N            V          0.186         0.267         0.050
[03/24 00:01:55    183s] M3       Y            H          0.186         0.265         0.049
[03/24 00:01:55    183s] M4       Y            V          0.186         0.265         0.049
[03/24 00:01:55    183s] M5       N            H          0.186         0.263         0.049
[03/24 00:01:55    183s] M6       N            V          0.181         0.254         0.046
[03/24 00:01:55    183s] MQ       N            H          0.075         0.240         0.018
[03/24 00:01:55    183s] LM       N            V          0.068         0.231         0.016
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:01:55    183s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Layer information for route type default_route_type_nonleaf:
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:01:55    183s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] M1       N            H          0.317         0.213         0.068
[03/24 00:01:55    183s] M2       N            V          0.186         0.267         0.050
[03/24 00:01:55    183s] M3       Y            H          0.186         0.265         0.049
[03/24 00:01:55    183s] M4       Y            V          0.186         0.265         0.049
[03/24 00:01:55    183s] M5       N            H          0.186         0.263         0.049
[03/24 00:01:55    183s] M6       N            V          0.181         0.254         0.046
[03/24 00:01:55    183s] MQ       N            H          0.075         0.240         0.018
[03/24 00:01:55    183s] LM       N            V          0.068         0.231         0.016
[03/24 00:01:55    183s] --------------------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Via selection for estimated routes (rule default):
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] ------------------------------------------------------------
[03/24 00:01:55    183s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/24 00:01:55    183s] Range                (Ohm)    (fF)     (fs)     Only
[03/24 00:01:55    183s] ------------------------------------------------------------
[03/24 00:01:55    183s] M1-M2    V1_V        6.000    0.036    0.215    false
[03/24 00:01:55    183s] M2-M3    V2_H        6.000    0.020    0.122    false
[03/24 00:01:55    183s] M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/24 00:01:55    183s] M3-M4    V3_H        6.000    0.020    0.121    false
[03/24 00:01:55    183s] M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/24 00:01:55    183s] M4-M5    V4_H        6.000    0.020    0.120    false
[03/24 00:01:55    183s] M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/24 00:01:55    183s] M5-M6    V5_H        6.000    0.019    0.115    false
[03/24 00:01:55    183s] M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/24 00:01:55    183s] M6-MQ    VL_H        3.000    0.057    0.170    false
[03/24 00:01:55    183s] MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/24 00:01:55    183s] MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/24 00:01:55    183s] ------------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/24 00:01:55    183s] No ideal or dont_touch nets found in the clock tree
[03/24 00:01:55    183s] No dont_touch hnets found in the clock tree
[03/24 00:01:55    183s] No dont_touch hpins found in the clock network.
[03/24 00:01:55    183s] Checking for illegal sizes of clock logic instances...
[03/24 00:01:55    183s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Filtering reasons for cell type: buffer
[03/24 00:01:55    183s] =======================================
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:55    183s] Clock trees    Power domain    Reason                         Library cells
[03/24 00:01:55    183s] ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:55    183s] all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/24 00:01:55    183s] ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Filtering reasons for cell type: inverter
[03/24 00:01:55    183s] =========================================
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:55    183s] Clock trees    Power domain    Reason                         Library cells
[03/24 00:01:55    183s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:55    183s] all            auto-default    Library trimming               { CLKINVX3TR }
[03/24 00:01:55    183s] all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/24 00:01:55    183s]                                                                 INVXLTR }
[03/24 00:01:55    183s] ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/24 00:01:55    183s] CCOpt configuration status: all checks passed.
[03/24 00:01:55    183s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/24 00:01:55    183s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/24 00:01:55    183s]   No exclusion drivers are needed.
[03/24 00:01:55    183s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/24 00:01:55    183s] Antenna diode management...
[03/24 00:01:55    183s]   Found 0 antenna diodes in the clock trees.
[03/24 00:01:55    183s]   
[03/24 00:01:55    183s] Antenna diode management done.
[03/24 00:01:55    183s] Adding driver cells for primary IOs...
[03/24 00:01:55    183s]   
[03/24 00:01:55    183s]   ----------------------------------------------------------------------------------------------
[03/24 00:01:55    183s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/24 00:01:55    183s]   ----------------------------------------------------------------------------------------------
[03/24 00:01:55    183s]     (empty table)
[03/24 00:01:55    183s]   ----------------------------------------------------------------------------------------------
[03/24 00:01:55    183s]   
[03/24 00:01:55    183s]   
[03/24 00:01:55    183s] Adding driver cells for primary IOs done.
[03/24 00:01:55    183s] Adding driver cell for primary IO roots...
[03/24 00:01:55    183s] Adding driver cell for primary IO roots done.
[03/24 00:01:55    183s] Maximizing clock DAG abstraction...
[03/24 00:01:55    183s]   Removing clock DAG drivers
[03/24 00:01:55    183s] Maximizing clock DAG abstraction done.
[03/24 00:01:55    183s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.2)
[03/24 00:01:55    183s] Synthesizing clock trees...
[03/24 00:01:55    183s]   Preparing To Balance...
[03/24 00:01:55    183s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:01:55    183s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3255.1M, EPOCH TIME: 1679630515.325856
[03/24 00:01:55    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    183s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.007, REAL:0.005, MEM:3255.1M, EPOCH TIME: 1679630515.330815
[03/24 00:01:55    183s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    183s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:01:55    183s] OPERPROF: Starting DPlace-Init at level 1, MEM:3245.6M, EPOCH TIME: 1679630515.331272
[03/24 00:01:55    183s] Processing tracks to init pin-track alignment.
[03/24 00:01:55    183s] z: 2, totalTracks: 1
[03/24 00:01:55    183s] z: 4, totalTracks: 1
[03/24 00:01:55    183s] z: 6, totalTracks: 1
[03/24 00:01:55    183s] z: 8, totalTracks: 1
[03/24 00:01:55    183s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:55    183s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3245.6M, EPOCH TIME: 1679630515.335905
[03/24 00:01:55    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:55    183s] OPERPROF:     Starting CMU at level 3, MEM:3309.6M, EPOCH TIME: 1679630515.356183
[03/24 00:01:55    183s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3341.6M, EPOCH TIME: 1679630515.359639
[03/24 00:01:55    183s] 
[03/24 00:01:55    183s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:55    183s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.029, REAL:0.025, MEM:3245.6M, EPOCH TIME: 1679630515.360894
[03/24 00:01:55    183s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3245.6M, EPOCH TIME: 1679630515.360991
[03/24 00:01:55    183s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3245.6M, EPOCH TIME: 1679630515.363486
[03/24 00:01:55    183s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3245.6MB).
[03/24 00:01:55    183s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.033, MEM:3245.6M, EPOCH TIME: 1679630515.364252
[03/24 00:01:55    183s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    183s]   Merging duplicate siblings in DAG...
[03/24 00:01:55    183s]     Clock DAG stats before merging:
[03/24 00:01:55    183s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/24 00:01:55    183s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:55    183s]       misc counts      : r=1, pp=0
[03/24 00:01:55    183s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/24 00:01:55    183s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/24 00:01:55    183s]     Clock DAG hash before merging: 4886226771967939277 8519308903563476049
[03/24 00:01:55    183s]     CTS services accumulated run-time stats before merging:
[03/24 00:01:55    183s]       delay calculator: calls=7038, total_wall_time=0.124s, mean_wall_time=0.018ms
[03/24 00:01:55    183s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/24 00:01:55    183s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/24 00:01:55    183s]     Resynthesising clock tree into netlist...
[03/24 00:01:55    183s]       Reset timing graph...
[03/24 00:01:55    183s] Ignoring AAE DB Resetting ...
[03/24 00:01:55    183s]       Reset timing graph done.
[03/24 00:01:55    183s]     Resynthesising clock tree into netlist done.
[03/24 00:01:55    183s]     Merging duplicate clock dag driver clones in DAG...
[03/24 00:01:55    183s]     Merging duplicate clock dag driver clones in DAG done.
[03/24 00:01:55    183s]     
[03/24 00:01:55    183s]     Disconnecting clock tree from netlist...
[03/24 00:01:55    183s]     Disconnecting clock tree from netlist done.
[03/24 00:01:55    183s]   Merging duplicate siblings in DAG done.
[03/24 00:01:55    183s]   Applying movement limits...
[03/24 00:01:55    183s]   Applying movement limits done.
[03/24 00:01:55    183s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:01:55    183s]   CCOpt::Phase::Construction...
[03/24 00:01:55    183s]   Stage::Clustering...
[03/24 00:01:55    183s]   Clustering...
[03/24 00:01:55    183s]     Clock DAG hash before 'Clustering': 4886226771967939277 8519308903563476049
[03/24 00:01:55    183s]     CTS services accumulated run-time stats before 'Clustering':
[03/24 00:01:55    183s]       delay calculator: calls=7038, total_wall_time=0.124s, mean_wall_time=0.018ms
[03/24 00:01:55    183s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/24 00:01:55    183s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/24 00:01:55    183s]     Initialize for clustering...
[03/24 00:01:55    183s]     Clock DAG stats before clustering:
[03/24 00:01:55    183s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[03/24 00:01:55    183s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:55    183s]       misc counts      : r=1, pp=0
[03/24 00:01:55    183s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/24 00:01:55    183s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/24 00:01:55    183s]     Clock DAG hash before clustering: 4886226771967939277 8519308903563476049
[03/24 00:01:55    183s]     CTS services accumulated run-time stats before clustering:
[03/24 00:01:55    183s]       delay calculator: calls=7038, total_wall_time=0.124s, mean_wall_time=0.018ms
[03/24 00:01:55    183s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[03/24 00:01:55    183s]       steiner router: calls=7039, total_wall_time=0.036s, mean_wall_time=0.005ms
[03/24 00:01:55    183s]     Computing max distances from locked parents...
[03/24 00:01:55    183s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/24 00:01:55    183s]     Computing max distances from locked parents done.
[03/24 00:01:55    183s]     Computing optimal clock node locations...
[03/24 00:01:55    183s]       Optimal path computation stats:
[03/24 00:01:55    183s]         Successful          : 0
[03/24 00:01:55    183s]         Unsuccessful        : 0
[03/24 00:01:55    183s]         Immovable           : 1
[03/24 00:01:55    183s]         lockedParentLocation: 0
[03/24 00:01:55    183s]       Unsuccessful details:
[03/24 00:01:55    183s]       
[03/24 00:01:55    183s]     Computing optimal clock node locations done.
[03/24 00:01:55    183s] End AAE Lib Interpolated Model. (MEM=3245.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:55    183s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    183s]     Bottom-up phase...
[03/24 00:01:55    183s]     Clustering bottom-up starting from leaves...
[03/24 00:01:55    183s]       Clustering clock_tree clk...
[03/24 00:01:55    184s]       Clustering clock_tree clk done.
[03/24 00:01:55    184s]     Clustering bottom-up starting from leaves done.
[03/24 00:01:55    184s]     Rebuilding the clock tree after clustering...
[03/24 00:01:55    184s]     Rebuilding the clock tree after clustering done.
[03/24 00:01:55    184s]     Clock DAG stats after bottom-up phase:
[03/24 00:01:55    184s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:55    184s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:55    184s]       misc counts      : r=1, pp=0
[03/24 00:01:55    184s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/24 00:01:55    184s]       hp wire lengths  : top=0.000um, trunk=737.200um, leaf=1941.600um, total=2678.800um
[03/24 00:01:55    184s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/24 00:01:55    184s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 
[03/24 00:01:55    184s]     Clock DAG hash after bottom-up phase: 10935226919779227097 8235609558224135478
[03/24 00:01:55    184s]     CTS services accumulated run-time stats after bottom-up phase:
[03/24 00:01:55    184s]       delay calculator: calls=7891, total_wall_time=0.158s, mean_wall_time=0.020ms
[03/24 00:01:55    184s]       legalizer: calls=172, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:55    184s]       steiner router: calls=7806, total_wall_time=0.081s, mean_wall_time=0.010ms
[03/24 00:01:55    184s]     Bottom-up phase done. (took cpu=0:00:00.5 real=0:00:00.3)
[03/24 00:01:55    184s]     Legalizing clock trees...
[03/24 00:01:55    184s]     Resynthesising clock tree into netlist...
[03/24 00:01:55    184s]       Reset timing graph...
[03/24 00:01:55    184s] Ignoring AAE DB Resetting ...
[03/24 00:01:55    184s]       Reset timing graph done.
[03/24 00:01:55    184s]     Resynthesising clock tree into netlist done.
[03/24 00:01:55    184s]     Commiting net attributes....
[03/24 00:01:55    184s]     Commiting net attributes. done.
[03/24 00:01:55    184s]     Leaving CCOpt scope - ClockRefiner...
[03/24 00:01:55    184s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3476.5M, EPOCH TIME: 1679630515.729572
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.007, MEM:3248.5M, EPOCH TIME: 1679630515.736864
[03/24 00:01:55    184s]     Assigned high priority to 733 instances.
[03/24 00:01:55    184s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[03/24 00:01:55    184s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[03/24 00:01:55    184s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3248.5M, EPOCH TIME: 1679630515.742365
[03/24 00:01:55    184s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3248.5M, EPOCH TIME: 1679630515.742521
[03/24 00:01:55    184s] Processing tracks to init pin-track alignment.
[03/24 00:01:55    184s] z: 2, totalTracks: 1
[03/24 00:01:55    184s] z: 4, totalTracks: 1
[03/24 00:01:55    184s] z: 6, totalTracks: 1
[03/24 00:01:55    184s] z: 8, totalTracks: 1
[03/24 00:01:55    184s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:55    184s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3248.5M, EPOCH TIME: 1679630515.747347
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:55    184s] OPERPROF:       Starting CMU at level 4, MEM:3312.5M, EPOCH TIME: 1679630515.762777
[03/24 00:01:55    184s] OPERPROF:       Finished CMU at level 4, CPU:0.005, REAL:0.003, MEM:3344.5M, EPOCH TIME: 1679630515.766254
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:55    184s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.024, REAL:0.020, MEM:3248.5M, EPOCH TIME: 1679630515.767515
[03/24 00:01:55    184s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3248.5M, EPOCH TIME: 1679630515.767601
[03/24 00:01:55    184s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3248.5M, EPOCH TIME: 1679630515.770460
[03/24 00:01:55    184s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3248.5MB).
[03/24 00:01:55    184s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.032, REAL:0.028, MEM:3248.5M, EPOCH TIME: 1679630515.770995
[03/24 00:01:55    184s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.033, REAL:0.029, MEM:3248.5M, EPOCH TIME: 1679630515.771091
[03/24 00:01:55    184s] TDRefine: refinePlace mode is spiral
[03/24 00:01:55    184s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.6
[03/24 00:01:55    184s] OPERPROF: Starting RefinePlace at level 1, MEM:3248.5M, EPOCH TIME: 1679630515.771202
[03/24 00:01:55    184s] *** Starting refinePlace (0:03:04 mem=3248.5M) ***
[03/24 00:01:55    184s] Total net bbox length = 6.036e+04 (2.840e+04 3.195e+04) (ext = 3.451e+03)
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:55    184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:01:55    184s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:55    184s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:55    184s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3248.5M, EPOCH TIME: 1679630515.776436
[03/24 00:01:55    184s] Starting refinePlace ...
[03/24 00:01:55    184s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:55    184s] One DDP V2 for no tweak run.
[03/24 00:01:55    184s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:55    184s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:3315.6M, EPOCH TIME: 1679630515.788539
[03/24 00:01:55    184s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:01:55    184s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:3315.6M, EPOCH TIME: 1679630515.788694
[03/24 00:01:55    184s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:3315.6M, EPOCH TIME: 1679630515.788870
[03/24 00:01:55    184s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:3315.6M, EPOCH TIME: 1679630515.788943
[03/24 00:01:55    184s] DDP markSite nrRow 93 nrJob 93
[03/24 00:01:55    184s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:3315.6M, EPOCH TIME: 1679630515.789425
[03/24 00:01:55    184s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:3315.6M, EPOCH TIME: 1679630515.789524
[03/24 00:01:55    184s]   Spread Effort: high, standalone mode, useDDP on.
[03/24 00:01:55    184s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3251.6MB) @(0:03:04 - 0:03:04).
[03/24 00:01:55    184s] Move report: preRPlace moves 3 insts, mean move: 6.40 um, max move: 7.20 um 
[03/24 00:01:55    184s] 	Max move on inst (CTS_ccl_a_inv_00016): (91.40, 151.00) --> (91.40, 143.80)
[03/24 00:01:55    184s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[03/24 00:01:55    184s] wireLenOptFixPriorityInst 716 inst fixed
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:01:55    184s] Move report: legalization moves 47 insts, mean move: 2.84 um, max move: 7.20 um spiral
[03/24 00:01:55    184s] 	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/U13): (95.40, 147.40) --> (95.40, 154.60)
[03/24 00:01:55    184s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/24 00:01:55    184s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:01:55    184s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3269.9MB) @(0:03:04 - 0:03:04).
[03/24 00:01:55    184s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:01:55    184s] Move report: Detail placement moves 50 insts, mean move: 3.06 um, max move: 7.20 um 
[03/24 00:01:55    184s] 	Max move on inst (CTS_ccl_a_inv_00016): (91.40, 151.00) --> (91.40, 143.80)
[03/24 00:01:55    184s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3269.9MB
[03/24 00:01:55    184s] Statistics of distance of Instance movement in refine placement:
[03/24 00:01:55    184s]   maximum (X+Y) =         7.20 um
[03/24 00:01:55    184s]   inst (CTS_ccl_a_inv_00016) with max move: (91.4, 151) -> (91.4, 143.8)
[03/24 00:01:55    184s]   mean    (X+Y) =         3.06 um
[03/24 00:01:55    184s] Summary Report:
[03/24 00:01:55    184s] Instances move: 50 (out of 2616 movable)
[03/24 00:01:55    184s] Instances flipped: 0
[03/24 00:01:55    184s] Mean displacement: 3.06 um
[03/24 00:01:55    184s] Max displacement: 7.20 um (Instance: CTS_ccl_a_inv_00016) (91.4, 151) -> (91.4, 143.8)
[03/24 00:01:55    184s] 	Length: 14 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX20TR
[03/24 00:01:55    184s] Total instances moved : 50
[03/24 00:01:55    184s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.156, REAL:0.120, MEM:3269.9M, EPOCH TIME: 1679630515.895975
[03/24 00:01:55    184s] Total net bbox length = 6.047e+04 (2.847e+04 3.200e+04) (ext = 3.451e+03)
[03/24 00:01:55    184s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3269.9MB
[03/24 00:01:55    184s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3269.9MB) @(0:03:04 - 0:03:04).
[03/24 00:01:55    184s] *** Finished refinePlace (0:03:04 mem=3269.9M) ***
[03/24 00:01:55    184s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.6
[03/24 00:01:55    184s] OPERPROF: Finished RefinePlace at level 1, CPU:0.162, REAL:0.126, MEM:3269.9M, EPOCH TIME: 1679630515.897028
[03/24 00:01:55    184s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3269.9M, EPOCH TIME: 1679630515.897122
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.007, MEM:3248.9M, EPOCH TIME: 1679630515.904138
[03/24 00:01:55    184s]     ClockRefiner summary
[03/24 00:01:55    184s]     All clock instances: Moved 15, flipped 4 and cell swapped 0 (out of a total of 733).
[03/24 00:01:55    184s]     The largest move was 7.2 um for CTS_ccl_a_inv_00016.
[03/24 00:01:55    184s]     Non-sink clock instances: Moved 3, flipped 0 and cell swapped 0 (out of a total of 17).
[03/24 00:01:55    184s]     The largest move was 7.2 um for CTS_ccl_a_inv_00016.
[03/24 00:01:55    184s]     Clock sinks: Moved 12, flipped 4 and cell swapped 0 (out of a total of 716).
[03/24 00:01:55    184s]     The largest move was 4.4 um for buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG432_S3.
[03/24 00:01:55    184s]     Revert refine place priority changes on 0 instances.
[03/24 00:01:55    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:3248.9M, EPOCH TIME: 1679630515.908353
[03/24 00:01:55    184s] Processing tracks to init pin-track alignment.
[03/24 00:01:55    184s] z: 2, totalTracks: 1
[03/24 00:01:55    184s] z: 4, totalTracks: 1
[03/24 00:01:55    184s] z: 6, totalTracks: 1
[03/24 00:01:55    184s] z: 8, totalTracks: 1
[03/24 00:01:55    184s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:55    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3248.9M, EPOCH TIME: 1679630515.912812
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:55    184s] OPERPROF:     Starting CMU at level 3, MEM:3312.9M, EPOCH TIME: 1679630515.941820
[03/24 00:01:55    184s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3344.9M, EPOCH TIME: 1679630515.946761
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:55    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.035, MEM:3248.9M, EPOCH TIME: 1679630515.948217
[03/24 00:01:55    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3248.9M, EPOCH TIME: 1679630515.948341
[03/24 00:01:55    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3248.9M, EPOCH TIME: 1679630515.951209
[03/24 00:01:55    184s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3248.9MB).
[03/24 00:01:55    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.044, MEM:3248.9M, EPOCH TIME: 1679630515.951962
[03/24 00:01:55    184s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/24 00:01:55    184s]     Disconnecting clock tree from netlist...
[03/24 00:01:55    184s]     Disconnecting clock tree from netlist done.
[03/24 00:01:55    184s]     Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:01:55    184s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3248.9M, EPOCH TIME: 1679630515.953354
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.005, MEM:3248.9M, EPOCH TIME: 1679630515.958507
[03/24 00:01:55    184s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    184s]     Leaving CCOpt scope - Initializing placement interface...
[03/24 00:01:55    184s] OPERPROF: Starting DPlace-Init at level 1, MEM:3248.9M, EPOCH TIME: 1679630515.958897
[03/24 00:01:55    184s] Processing tracks to init pin-track alignment.
[03/24 00:01:55    184s] z: 2, totalTracks: 1
[03/24 00:01:55    184s] z: 4, totalTracks: 1
[03/24 00:01:55    184s] z: 6, totalTracks: 1
[03/24 00:01:55    184s] z: 8, totalTracks: 1
[03/24 00:01:55    184s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:55    184s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3248.9M, EPOCH TIME: 1679630515.962115
[03/24 00:01:55    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:55    184s] OPERPROF:     Starting CMU at level 3, MEM:3312.9M, EPOCH TIME: 1679630515.977995
[03/24 00:01:55    184s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.005, MEM:3344.9M, EPOCH TIME: 1679630515.982524
[03/24 00:01:55    184s] 
[03/24 00:01:55    184s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:55    184s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.022, MEM:3248.9M, EPOCH TIME: 1679630515.983752
[03/24 00:01:55    184s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3248.9M, EPOCH TIME: 1679630515.983861
[03/24 00:01:55    184s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3248.9M, EPOCH TIME: 1679630515.986571
[03/24 00:01:55    184s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3248.9MB).
[03/24 00:01:55    184s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.028, MEM:3248.9M, EPOCH TIME: 1679630515.987099
[03/24 00:01:55    184s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:55    184s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:01:55    184s] End AAE Lib Interpolated Model. (MEM=3248.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:56    184s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    184s]     
[03/24 00:01:56    184s]     Clock tree legalization - Histogram:
[03/24 00:01:56    184s]     ====================================
[03/24 00:01:56    184s]     
[03/24 00:01:56    184s]     --------------------------------
[03/24 00:01:56    184s]     Movement (um)    Number of cells
[03/24 00:01:56    184s]     --------------------------------
[03/24 00:01:56    184s]     [4.8,6)                 1
[03/24 00:01:56    184s]     [6,7.2)                 2
[03/24 00:01:56    184s]     --------------------------------
[03/24 00:01:56    184s]     
[03/24 00:01:56    184s]     
[03/24 00:01:56    184s]     Clock tree legalization - Top 10 Movements:
[03/24 00:01:56    184s]     ===========================================
[03/24 00:01:56    184s]     
[03/24 00:01:56    184s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:56    184s]     Movement (um)    Desired              Achieved             Node
[03/24 00:01:56    184s]                      location             location             
[03/24 00:01:56    184s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:56    184s]          7.2         (219.800,151.000)    (219.800,143.800)    CTS_ccl_a_inv_00015 (a lib_cell CLKINVX20TR) at (219.800,143.800), in power domain auto-default
[03/24 00:01:56    184s]          7.2         (91.400,151.000)     (91.400,143.800)     CTS_ccl_a_inv_00016 (a lib_cell CLKINVX20TR) at (91.400,143.800), in power domain auto-default
[03/24 00:01:56    184s]          4.8         (91.400,151.000)     (96.200,151.000)     CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (96.200,151.000), in power domain auto-default
[03/24 00:01:56    184s]          0           (99.300,153.830)     (99.300,153.830)     CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (96.200,151.000), in power domain auto-default
[03/24 00:01:56    184s]          0           (194.500,225.830)    (194.500,225.830)    CTS_ccl_a_inv_00007 (a lib_cell CLKINVX20TR) at (191.400,223.000), in power domain auto-default
[03/24 00:01:56    184s]          0           (153.300,276.230)    (153.300,276.230)    CTS_ccl_a_inv_00006 (a lib_cell CLKINVX20TR) at (150.200,273.400), in power domain auto-default
[03/24 00:01:56    184s]          0           (128.100,290.630)    (128.100,290.630)    CTS_ccl_a_inv_00005 (a lib_cell CLKINVX20TR) at (125.000,287.800), in power domain auto-default
[03/24 00:01:56    184s]          0           (128.100,225.830)    (128.100,225.830)    CTS_ccl_a_inv_00013 (a lib_cell CLKINVX20TR) at (125.000,223.000), in power domain auto-default
[03/24 00:01:56    184s]          0           (94.500,146.630)     (94.500,146.630)     CTS_ccl_a_inv_00016 (a lib_cell CLKINVX20TR) at (91.400,143.800), in power domain auto-default
[03/24 00:01:56    184s]          0           (9.500,11.370)       (9.500,11.370)       CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (7.000,10.600), in power domain auto-default
[03/24 00:01:56    184s]     ----------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:01:56    184s]     
[03/24 00:01:56    184s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
[03/24 00:01:56    184s]     Clock DAG stats after 'Clustering':
[03/24 00:01:56    184s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    184s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    184s]       misc counts      : r=1, pp=0
[03/24 00:01:56    184s]       cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/24 00:01:56    184s]       cell capacitance : b=0.000pF, i=0.475pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.475pF
[03/24 00:01:56    184s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    184s]       wire capacitance : top=0.000pF, trunk=0.118pF, leaf=0.890pF, total=1.008pF
[03/24 00:01:56    184s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    184s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    184s]     Clock DAG net violations after 'Clustering':
[03/24 00:01:56    184s]       Remaining Transition : {count=1, worst=[0.060ns]} avg=0.060ns sd=0.000ns sum=0.060ns
[03/24 00:01:56    184s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/24 00:01:56    184s]       Trunk : target=0.100ns count=6 avg=0.086ns sd=0.037ns min=0.062ns max=0.160ns {0 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/24 00:01:56    184s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    184s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/24 00:01:56    184s]        Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 
[03/24 00:01:56    184s]     Clock DAG hash after 'Clustering': 13549592633741527926 18279094338836310361
[03/24 00:01:56    184s]     CTS services accumulated run-time stats after 'Clustering':
[03/24 00:01:56    184s]       delay calculator: calls=7909, total_wall_time=0.164s, mean_wall_time=0.021ms
[03/24 00:01:56    184s]       legalizer: calls=223, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    184s]       steiner router: calls=7824, total_wall_time=0.090s, mean_wall_time=0.011ms
[03/24 00:01:56    184s]     Primary reporting skew groups after 'Clustering':
[03/24 00:01:56    184s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.254, avg=0.244, sd=0.004], skew [0.016 vs 0.100], 100% {0.237, 0.254} (wid=0.021 ws=0.010) (gid=0.236 gs=0.011)
[03/24 00:01:56    184s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    184s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    184s]     Skew group summary after 'Clustering':
[03/24 00:01:56    184s]       skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.254, avg=0.244, sd=0.004], skew [0.016 vs 0.100], 100% {0.237, 0.254} (wid=0.021 ws=0.010) (gid=0.236 gs=0.011)
[03/24 00:01:56    184s]     Legalizer API calls during this step: 223 succeeded with high effort: 223 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:56    184s]   Clustering done. (took cpu=0:00:00.9 real=0:00:00.7)
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   Post-Clustering Statistics Report
[03/24 00:01:56    184s]   =================================
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   Fanout Statistics:
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   ----------------------------------------------------------------------------------------------------
[03/24 00:01:56    184s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/24 00:01:56    184s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/24 00:01:56    184s]   ----------------------------------------------------------------------------------------------------
[03/24 00:01:56    184s]   Trunk         7       2.571       1         4        1.512      {3 <= 1, 1 <= 3, 3 <= 4}
[03/24 00:01:56    184s]   Leaf         12      59.667      48        66        4.376      {1 <= 48, 7 <= 60, 3 <= 64, 1 <= 68}
[03/24 00:01:56    184s]   ----------------------------------------------------------------------------------------------------
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   Clustering Failure Statistics:
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   ----------------------------------------------
[03/24 00:01:56    184s]   Net Type    Clusters    Clusters    Transition
[03/24 00:01:56    184s]               Tried       Failed      Failures
[03/24 00:01:56    184s]   ----------------------------------------------
[03/24 00:01:56    184s]   Trunk           8           3            3
[03/24 00:01:56    184s]   Leaf           30          18           18
[03/24 00:01:56    184s]   ----------------------------------------------
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   Clustering Partition Statistics:
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   -------------------------------------------------------------------------------------
[03/24 00:01:56    184s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[03/24 00:01:56    184s]               Fraction    Fraction    Count        Size       Size    Size    Size
[03/24 00:01:56    184s]   -------------------------------------------------------------------------------------
[03/24 00:01:56    184s]   Trunk        0.000       1.000          3          5.333      1      12       5.859
[03/24 00:01:56    184s]   Leaf         0.000       1.000          1        716.000    716     716       0.000
[03/24 00:01:56    184s]   -------------------------------------------------------------------------------------
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   
[03/24 00:01:56    184s]   Looking for fanout violations...
[03/24 00:01:56    184s]   Looking for fanout violations done.
[03/24 00:01:56    184s]   CongRepair After Initial Clustering...
[03/24 00:01:56    184s]   Reset timing graph...
[03/24 00:01:56    184s] Ignoring AAE DB Resetting ...
[03/24 00:01:56    184s]   Reset timing graph done.
[03/24 00:01:56    184s]   Leaving CCOpt scope - Early Global Route...
[03/24 00:01:56    184s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3477.9M, EPOCH TIME: 1679630516.048906
[03/24 00:01:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:01:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    184s] All LLGs are deleted
[03/24 00:01:56    184s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    184s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    184s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3477.9M, EPOCH TIME: 1679630516.052623
[03/24 00:01:56    184s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3477.9M, EPOCH TIME: 1679630516.052887
[03/24 00:01:56    184s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:3249.9M, EPOCH TIME: 1679630516.054934
[03/24 00:01:56    184s]   Clock implementation routing...
[03/24 00:01:56    184s] Net route status summary:
[03/24 00:01:56    184s]   Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:01:56    184s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:01:56    184s]     Routing using eGR only...
[03/24 00:01:56    184s]       Early Global Route - eGR only step...
[03/24 00:01:56    184s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[03/24 00:01:56    184s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[03/24 00:01:56    184s] (ccopt eGR): Start to route 18 all nets
[03/24 00:01:56    184s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:56    184s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:56    184s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      ================== Layers ==================
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      Started Import and model ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:56    184s] (I)      == Non-default Options ==
[03/24 00:01:56    184s] (I)      Clean congestion better                            : true
[03/24 00:01:56    184s] (I)      Estimate vias on DPT layer                         : true
[03/24 00:01:56    184s] (I)      Clean congestion layer assignment rounds           : 3
[03/24 00:01:56    184s] (I)      Layer constraints as soft constraints              : true
[03/24 00:01:56    184s] (I)      Soft top layer                                     : true
[03/24 00:01:56    184s] (I)      Skip prospective layer relax nets                  : true
[03/24 00:01:56    184s] (I)      Better NDR handling                                : true
[03/24 00:01:56    184s] (I)      Improved NDR modeling in LA                        : true
[03/24 00:01:56    184s] (I)      Routing cost fix for NDR handling                  : true
[03/24 00:01:56    184s] (I)      Block tracks for preroutes                         : true
[03/24 00:01:56    184s] (I)      Assign IRoute by net group key                     : true
[03/24 00:01:56    184s] (I)      Block unroutable channels                          : true
[03/24 00:01:56    184s] (I)      Block unroutable channels 3D                       : true
[03/24 00:01:56    184s] (I)      Bound layer relaxed segment wl                     : true
[03/24 00:01:56    184s] (I)      Blocked pin reach length threshold                 : 2
[03/24 00:01:56    184s] (I)      Check blockage within NDR space in TA              : true
[03/24 00:01:56    184s] (I)      Skip must join for term with via pillar            : true
[03/24 00:01:56    184s] (I)      Model find APA for IO pin                          : true
[03/24 00:01:56    184s] (I)      On pin location for off pin term                   : true
[03/24 00:01:56    184s] (I)      Handle EOL spacing                                 : true
[03/24 00:01:56    184s] (I)      Merge PG vias by gap                               : true
[03/24 00:01:56    184s] (I)      Maximum routing layer                              : 4
[03/24 00:01:56    184s] (I)      Route selected nets only                           : true
[03/24 00:01:56    184s] (I)      Refine MST                                         : true
[03/24 00:01:56    184s] (I)      Honor PRL                                          : true
[03/24 00:01:56    184s] (I)      Strong congestion aware                            : true
[03/24 00:01:56    184s] (I)      Improved initial location for IRoutes              : true
[03/24 00:01:56    184s] (I)      Multi panel TA                                     : true
[03/24 00:01:56    184s] (I)      Penalize wire overlap                              : true
[03/24 00:01:56    184s] (I)      Expand small instance blockage                     : true
[03/24 00:01:56    184s] (I)      Reduce via in TA                                   : true
[03/24 00:01:56    184s] (I)      SS-aware routing                                   : true
[03/24 00:01:56    184s] (I)      Improve tree edge sharing                          : true
[03/24 00:01:56    184s] (I)      Improve 2D via estimation                          : true
[03/24 00:01:56    184s] (I)      Refine Steiner tree                                : true
[03/24 00:01:56    184s] (I)      Build spine tree                                   : true
[03/24 00:01:56    184s] (I)      Model pass through capacity                        : true
[03/24 00:01:56    184s] (I)      Extend blockages by a half GCell                   : true
[03/24 00:01:56    184s] (I)      Consider pin shapes                                : true
[03/24 00:01:56    184s] (I)      Consider pin shapes for all nodes                  : true
[03/24 00:01:56    184s] (I)      Consider NR APA                                    : true
[03/24 00:01:56    184s] (I)      Consider IO pin shape                              : true
[03/24 00:01:56    184s] (I)      Fix pin connection bug                             : true
[03/24 00:01:56    184s] (I)      Consider layer RC for local wires                  : true
[03/24 00:01:56    184s] (I)      Route to clock mesh pin                            : true
[03/24 00:01:56    184s] (I)      LA-aware pin escape length                         : 2
[03/24 00:01:56    184s] (I)      Connect multiple ports                             : true
[03/24 00:01:56    184s] (I)      Split for must join                                : true
[03/24 00:01:56    184s] (I)      Number of threads                                  : 6
[03/24 00:01:56    184s] (I)      Routing effort level                               : 10000
[03/24 00:01:56    184s] (I)      Prefer layer length threshold                      : 8
[03/24 00:01:56    184s] (I)      Overflow penalty cost                              : 10
[03/24 00:01:56    184s] (I)      A-star cost                                        : 0.300000
[03/24 00:01:56    184s] (I)      Misalignment cost                                  : 10.000000
[03/24 00:01:56    184s] (I)      Threshold for short IRoute                         : 6
[03/24 00:01:56    184s] (I)      Via cost during post routing                       : 1.000000
[03/24 00:01:56    184s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/24 00:01:56    184s] (I)      Source-to-sink ratio                               : 0.300000
[03/24 00:01:56    184s] (I)      Scenic ratio bound                                 : 3.000000
[03/24 00:01:56    184s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/24 00:01:56    184s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/24 00:01:56    184s] (I)      PG-aware similar topology routing                  : true
[03/24 00:01:56    184s] (I)      Maze routing via cost fix                          : true
[03/24 00:01:56    184s] (I)      Apply PRL on PG terms                              : true
[03/24 00:01:56    184s] (I)      Apply PRL on obs objects                           : true
[03/24 00:01:56    184s] (I)      Handle range-type spacing rules                    : true
[03/24 00:01:56    184s] (I)      PG gap threshold multiplier                        : 10.000000
[03/24 00:01:56    184s] (I)      Parallel spacing query fix                         : true
[03/24 00:01:56    184s] (I)      Force source to root IR                            : true
[03/24 00:01:56    184s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/24 00:01:56    184s] (I)      Do not relax to DPT layer                          : true
[03/24 00:01:56    184s] (I)      No DPT in post routing                             : true
[03/24 00:01:56    184s] (I)      Modeling PG via merging fix                        : true
[03/24 00:01:56    184s] (I)      Shield aware TA                                    : true
[03/24 00:01:56    184s] (I)      Strong shield aware TA                             : true
[03/24 00:01:56    184s] (I)      Overflow calculation fix in LA                     : true
[03/24 00:01:56    184s] (I)      Post routing fix                                   : true
[03/24 00:01:56    184s] (I)      Strong post routing                                : true
[03/24 00:01:56    184s] (I)      Access via pillar from top                         : true
[03/24 00:01:56    184s] (I)      NDR via pillar fix                                 : true
[03/24 00:01:56    184s] (I)      Violation on path threshold                        : 1
[03/24 00:01:56    184s] (I)      Pass through capacity modeling                     : true
[03/24 00:01:56    184s] (I)      Select the non-relaxed segments in post routing stage : true
[03/24 00:01:56    184s] (I)      Select term pin box for io pin                     : true
[03/24 00:01:56    184s] (I)      Penalize NDR sharing                               : true
[03/24 00:01:56    184s] (I)      Enable special modeling                            : false
[03/24 00:01:56    184s] (I)      Keep fixed segments                                : true
[03/24 00:01:56    184s] (I)      Reorder net groups by key                          : true
[03/24 00:01:56    184s] (I)      Increase net scenic ratio                          : true
[03/24 00:01:56    184s] (I)      Method to set GCell size                           : row
[03/24 00:01:56    184s] (I)      Connect multiple ports and must join fix           : true
[03/24 00:01:56    184s] (I)      Avoid high resistance layers                       : true
[03/24 00:01:56    184s] (I)      Model find APA for IO pin fix                      : true
[03/24 00:01:56    184s] (I)      Avoid connecting non-metal layers                  : true
[03/24 00:01:56    184s] (I)      Use track pitch for NDR                            : true
[03/24 00:01:56    184s] (I)      Enable layer relax to lower layer                  : true
[03/24 00:01:56    184s] (I)      Enable layer relax to upper layer                  : true
[03/24 00:01:56    184s] (I)      Top layer relaxation fix                           : true
[03/24 00:01:56    184s] (I)      Handle non-default track width                     : false
[03/24 00:01:56    184s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:56    184s] (I)      Use row-based GCell size
[03/24 00:01:56    184s] (I)      Use row-based GCell align
[03/24 00:01:56    184s] (I)      layer 0 area = 89000
[03/24 00:01:56    184s] (I)      layer 1 area = 120000
[03/24 00:01:56    184s] (I)      layer 2 area = 120000
[03/24 00:01:56    184s] (I)      layer 3 area = 120000
[03/24 00:01:56    184s] (I)      GCell unit size   : 3600
[03/24 00:01:56    184s] (I)      GCell multiplier  : 1
[03/24 00:01:56    184s] (I)      GCell row height  : 3600
[03/24 00:01:56    184s] (I)      Actual row height : 3600
[03/24 00:01:56    184s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:56    184s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:56    184s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:56    184s] (I)      ============== Default via ===============
[03/24 00:01:56    184s] (I)      +---+------------------+-----------------+
[03/24 00:01:56    184s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:56    184s] (I)      +---+------------------+-----------------+
[03/24 00:01:56    184s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:56    184s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:56    184s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:56    184s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:56    184s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:56    184s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:56    184s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:56    184s] (I)      +---+------------------+-----------------+
[03/24 00:01:56    184s] [NR-eGR] Read 34 PG shapes
[03/24 00:01:56    184s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:56    184s] [NR-eGR] Read 0 other shapes
[03/24 00:01:56    184s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:56    184s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:56    184s] [NR-eGR] #PG Blockages       : 34
[03/24 00:01:56    184s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:56    184s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:56    184s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:56    184s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:56    184s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:56    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:01:56    184s] [NR-eGR] Read 2683 nets ( ignored 2665 )
[03/24 00:01:56    184s] [NR-eGR] Connected 0 must-join pins/ports
[03/24 00:01:56    184s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:56    184s] (I)      Read Num Blocks=3393  Num Prerouted Wires=0  Num CS=0
[03/24 00:01:56    184s] (I)      Layer 1 (V) : #blockages 1224 : #preroutes 0
[03/24 00:01:56    184s] (I)      Layer 2 (H) : #blockages 1090 : #preroutes 0
[03/24 00:01:56    184s] (I)      Layer 3 (V) : #blockages 1079 : #preroutes 0
[03/24 00:01:56    184s] (I)      Moved 1 terms for better access 
[03/24 00:01:56    184s] (I)      Number of ignored nets                =      0
[03/24 00:01:56    184s] (I)      Number of connected nets              =      0
[03/24 00:01:56    184s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:01:56    184s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:56    184s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:56    184s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[03/24 00:01:56    184s] (I)      Ndr track 0 does not exist
[03/24 00:01:56    184s] (I)      Ndr track 0 does not exist
[03/24 00:01:56    184s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:56    184s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:56    184s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:56    184s] (I)      Site width          :   400  (dbu)
[03/24 00:01:56    184s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:56    184s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:56    184s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:56    184s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:56    184s] (I)      Grid                :    97    97     4
[03/24 00:01:56    184s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:56    184s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:56    184s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:56    184s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:56    184s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:56    184s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:56    184s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:56    184s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:56    184s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:56    184s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:56    184s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:56    184s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:56    184s] (I)      --------------------------------------------------------
[03/24 00:01:56    184s] 
[03/24 00:01:56    184s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:56    184s] [NR-eGR] Rule id: 0  Nets: 18
[03/24 00:01:56    184s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:01:56    184s] (I)                    Layer    2    3    4 
[03/24 00:01:56    184s] (I)                    Pitch  800  800  800 
[03/24 00:01:56    184s] (I)             #Used tracks    2    2    2 
[03/24 00:01:56    184s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:56    184s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:01:56    184s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:56    184s] (I)                    Layer    2    3    4 
[03/24 00:01:56    184s] (I)                    Pitch  400  400  400 
[03/24 00:01:56    184s] (I)             #Used tracks    1    1    1 
[03/24 00:01:56    184s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:56    184s] [NR-eGR] ========================================
[03/24 00:01:56    184s] [NR-eGR] 
[03/24 00:01:56    184s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:56    184s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:56    184s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:56    184s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:56    184s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:56    184s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:56    184s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:56    184s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:56    184s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:56    184s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3241.86 MB )
[03/24 00:01:56    184s] (I)      Reset routing kernel
[03/24 00:01:56    184s] (I)      Started Global Routing ( Curr Mem: 3241.86 MB )
[03/24 00:01:56    184s] (I)      totalPins=751  totalGlobalPin=750 (99.87%)
[03/24 00:01:56    184s] (I)      total 2D Cap : 149198 = (79549 H, 69649 V)
[03/24 00:01:56    184s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1a Route ============
[03/24 00:01:56    184s] (I)      Usage: 1613 = (773 H, 840 V) = (0.97% H, 1.21% V) = (2.783e+03um H, 3.024e+03um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1b Route ============
[03/24 00:01:56    184s] (I)      Usage: 1613 = (773 H, 840 V) = (0.97% H, 1.21% V) = (2.783e+03um H, 3.024e+03um V)
[03/24 00:01:56    184s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.806800e+03um
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1c Route ============
[03/24 00:01:56    184s] (I)      Usage: 1613 = (773 H, 840 V) = (0.97% H, 1.21% V) = (2.783e+03um H, 3.024e+03um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1d Route ============
[03/24 00:01:56    184s] (I)      Usage: 1613 = (773 H, 840 V) = (0.97% H, 1.21% V) = (2.783e+03um H, 3.024e+03um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1e Route ============
[03/24 00:01:56    184s] (I)      Usage: 1613 = (773 H, 840 V) = (0.97% H, 1.21% V) = (2.783e+03um H, 3.024e+03um V)
[03/24 00:01:56    184s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.806800e+03um
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1f Route ============
[03/24 00:01:56    184s] (I)      Usage: 1613 = (773 H, 840 V) = (0.97% H, 1.21% V) = (2.783e+03um H, 3.024e+03um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1g Route ============
[03/24 00:01:56    184s] (I)      Usage: 1612 = (775 H, 837 V) = (0.97% H, 1.20% V) = (2.790e+03um H, 3.013e+03um V)
[03/24 00:01:56    184s] (I)      #Nets         : 18
[03/24 00:01:56    184s] (I)      #Relaxed nets : 0
[03/24 00:01:56    184s] (I)      Wire length   : 1612
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1h Route ============
[03/24 00:01:56    184s] (I)      Usage: 1612 = (775 H, 837 V) = (0.97% H, 1.20% V) = (2.790e+03um H, 3.013e+03um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:56    184s] [NR-eGR]                        OverCon            
[03/24 00:01:56    184s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:56    184s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:01:56    184s] [NR-eGR] ----------------------------------------------
[03/24 00:01:56    184s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    184s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    184s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    184s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    184s] [NR-eGR] ----------------------------------------------
[03/24 00:01:56    184s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    184s] [NR-eGR] 
[03/24 00:01:56    184s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      total 2D Cap : 227389 = (80224 H, 147165 V)
[03/24 00:01:56    184s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:56    184s] (I)      ============= Track Assignment ============
[03/24 00:01:56    184s] (I)      Started Track Assignment (6T) ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:01:56    184s] (I)      Run Multi-thread track assignment
[03/24 00:01:56    184s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      Started Export ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] [NR-eGR]             Length (um)   Vias 
[03/24 00:01:56    184s] [NR-eGR] -------------------------------
[03/24 00:01:56    184s] [NR-eGR]  M1  (1H)             0   9438 
[03/24 00:01:56    184s] [NR-eGR]  M2  (2V)         31563  13989 
[03/24 00:01:56    184s] [NR-eGR]  M3  (3H)         35085    699 
[03/24 00:01:56    184s] [NR-eGR]  M4  (4V)          6497      0 
[03/24 00:01:56    184s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:01:56    184s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:01:56    184s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:01:56    184s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:01:56    184s] [NR-eGR] -------------------------------
[03/24 00:01:56    184s] [NR-eGR]      Total        73145  24126 
[03/24 00:01:56    184s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    184s] [NR-eGR] Total half perimeter of net bounding box: 60466um
[03/24 00:01:56    184s] [NR-eGR] Total length: 73145um, number of vias: 24126
[03/24 00:01:56    184s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    184s] [NR-eGR] Total eGR-routed clock nets wire length: 6045um, number of vias: 1989
[03/24 00:01:56    184s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    184s] [NR-eGR] Report for selected net(s) only.
[03/24 00:01:56    184s] [NR-eGR]             Length (um)  Vias 
[03/24 00:01:56    184s] [NR-eGR] ------------------------------
[03/24 00:01:56    184s] [NR-eGR]  M1  (1H)             0   750 
[03/24 00:01:56    184s] [NR-eGR]  M2  (2V)          1315   908 
[03/24 00:01:56    184s] [NR-eGR]  M3  (3H)          2977   331 
[03/24 00:01:56    184s] [NR-eGR]  M4  (4V)          1753     0 
[03/24 00:01:56    184s] [NR-eGR]  M5  (5H)             0     0 
[03/24 00:01:56    184s] [NR-eGR]  M6  (6V)             0     0 
[03/24 00:01:56    184s] [NR-eGR]  MQ  (7H)             0     0 
[03/24 00:01:56    184s] [NR-eGR]  LM  (8V)             0     0 
[03/24 00:01:56    184s] [NR-eGR] ------------------------------
[03/24 00:01:56    184s] [NR-eGR]      Total         6045  1989 
[03/24 00:01:56    184s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    184s] [NR-eGR] Total half perimeter of net bounding box: 2707um
[03/24 00:01:56    184s] [NR-eGR] Total length: 6045um, number of vias: 1989
[03/24 00:01:56    184s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    184s] [NR-eGR] Total routed clock nets wire length: 6045um, number of vias: 1989
[03/24 00:01:56    184s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    184s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.11 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      ==================================== Runtime Summary ====================================
[03/24 00:01:56    184s] (I)       Step                                        %      Start     Finish      Real       CPU 
[03/24 00:01:56    184s] (I)      -----------------------------------------------------------------------------------------
[03/24 00:01:56    184s] (I)       Early Global Route kernel             100.00%  27.05 sec  27.16 sec  0.11 sec  0.13 sec 
[03/24 00:01:56    184s] (I)       +-Import and model                     35.07%  27.05 sec  27.09 sec  0.04 sec  0.04 sec 
[03/24 00:01:56    184s] (I)       | +-Create place DB                     6.19%  27.05 sec  27.06 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | | +-Import place data                 6.04%  27.05 sec  27.06 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read instances and placement    2.00%  27.05 sec  27.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read nets                       3.70%  27.06 sec  27.06 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Create route DB                    20.88%  27.06 sec  27.08 sec  0.02 sec  0.02 sec 
[03/24 00:01:56    184s] (I)       | | +-Import route data (6T)           17.49%  27.06 sec  27.08 sec  0.02 sec  0.02 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read blockages ( Layer 2-4 )    4.02%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read routing blockages        0.00%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read instance blockages       0.68%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read PG blockages             1.61%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read clock blockages          0.08%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read other blockages          0.08%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read halo blockages           0.02%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Read boundary cut boxes       0.00%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read blackboxes                 0.05%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read prerouted                  0.73%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read unlegalized nets           0.18%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Read nets                       0.14%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Set up via pillars              0.01%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Initialize 3D grid graph        0.16%  27.07 sec  27.07 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Model blockage capacity         3.64%  27.07 sec  27.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | | +-Initialize 3D capacity        3.24%  27.08 sec  27.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Move terms for access (6T)      2.83%  27.08 sec  27.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Read aux data                       0.00%  27.08 sec  27.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Others data preparation             0.15%  27.08 sec  27.08 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Create route kernel                 6.83%  27.08 sec  27.09 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       +-Global Routing                       25.47%  27.09 sec  27.12 sec  0.03 sec  0.04 sec 
[03/24 00:01:56    184s] (I)       | +-Initialization                      0.15%  27.09 sec  27.09 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Net group 1                        23.33%  27.09 sec  27.12 sec  0.03 sec  0.04 sec 
[03/24 00:01:56    184s] (I)       | | +-Generate topology (6T)            2.91%  27.09 sec  27.10 sec  0.00 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1a                          2.66%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Pattern routing (6T)            2.14%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1b                          0.38%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1c                          0.06%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1d                          0.05%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1e                          0.35%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Route legalization              0.00%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1f                          0.06%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1g                          1.62%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Post Routing                    1.41%  27.10 sec  27.10 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Phase 1h                          1.81%  27.11 sec  27.11 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | | +-Post Routing                    1.58%  27.11 sec  27.11 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Layer assignment (6T)             9.28%  27.11 sec  27.12 sec  0.01 sec  0.02 sec 
[03/24 00:01:56    184s] (I)       +-Export 3D cong map                    1.77%  27.12 sec  27.12 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Export 2D cong map                  0.40%  27.12 sec  27.12 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       +-Extract Global 3D Wires               0.04%  27.12 sec  27.12 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       +-Track Assignment (6T)                 8.03%  27.12 sec  27.13 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | +-Initialization                      0.06%  27.12 sec  27.12 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Track Assignment Kernel             7.43%  27.12 sec  27.13 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | +-Free Memory                         0.00%  27.13 sec  27.13 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       +-Export                               21.77%  27.13 sec  27.16 sec  0.02 sec  0.03 sec 
[03/24 00:01:56    184s] (I)       | +-Export DB wires                     6.55%  27.13 sec  27.14 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | | +-Export all nets (6T)              4.76%  27.13 sec  27.14 sec  0.01 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | | +-Set wire vias (6T)                1.40%  27.14 sec  27.14 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       | +-Report wirelength                  12.38%  27.14 sec  27.15 sec  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | +-Update net boxes                    2.15%  27.15 sec  27.16 sec  0.00 sec  0.01 sec 
[03/24 00:01:56    184s] (I)       | +-Update timing                       0.00%  27.16 sec  27.16 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)       +-Postprocess design                    0.40%  27.16 sec  27.16 sec  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)      ==================== Summary by functions =====================
[03/24 00:01:56    184s] (I)       Lv  Step                                %      Real       CPU 
[03/24 00:01:56    184s] (I)      ---------------------------------------------------------------
[03/24 00:01:56    184s] (I)        0  Early Global Route kernel     100.00%  0.11 sec  0.13 sec 
[03/24 00:01:56    184s] (I)        1  Import and model               35.07%  0.04 sec  0.04 sec 
[03/24 00:01:56    184s] (I)        1  Global Routing                 25.47%  0.03 sec  0.04 sec 
[03/24 00:01:56    184s] (I)        1  Export                         21.77%  0.02 sec  0.03 sec 
[03/24 00:01:56    184s] (I)        1  Track Assignment (6T)           8.03%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        1  Export 3D cong map              1.77%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        1  Postprocess design              0.40%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        2  Net group 1                    23.33%  0.03 sec  0.04 sec 
[03/24 00:01:56    184s] (I)        2  Create route DB                20.88%  0.02 sec  0.02 sec 
[03/24 00:01:56    184s] (I)        2  Report wirelength              12.38%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        2  Track Assignment Kernel         7.43%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        2  Create route kernel             6.83%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        2  Export DB wires                 6.55%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        2  Create place DB                 6.19%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        2  Update net boxes                2.15%  0.00 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        2  Export 2D cong map              0.40%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        2  Initialization                  0.21%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        2  Others data preparation         0.15%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Import route data (6T)         17.49%  0.02 sec  0.02 sec 
[03/24 00:01:56    184s] (I)        3  Layer assignment (6T)           9.28%  0.01 sec  0.02 sec 
[03/24 00:01:56    184s] (I)        3  Import place data               6.04%  0.01 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        3  Export all nets (6T)            4.76%  0.01 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Generate topology (6T)          2.91%  0.00 sec  0.01 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1a                        2.66%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1h                        1.81%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1g                        1.62%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Set wire vias (6T)              1.40%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1b                        0.38%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1e                        0.35%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1c                        0.06%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1f                        0.06%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        3  Phase 1d                        0.05%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Read blockages ( Layer 2-4 )    4.02%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Read nets                       3.84%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Model blockage capacity         3.64%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Post Routing                    2.99%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Move terms for access (6T)      2.83%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Pattern routing (6T)            2.14%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Read instances and placement    2.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Read prerouted                  0.73%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Read unlegalized nets           0.18%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Initialize 3D grid graph        0.16%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Read blackboxes                 0.05%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Initialize 3D capacity          3.24%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read PG blockages               1.61%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read instance blockages         0.68%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read clock blockages            0.08%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read other blockages            0.08%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/24 00:01:56    184s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:56    184s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:56    184s]       Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:01:56    184s]     Routing using eGR only done.
[03/24 00:01:56    184s] Net route status summary:
[03/24 00:01:56    184s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:01:56    184s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:01:56    184s] 
[03/24 00:01:56    184s] CCOPT: Done with clock implementation routing.
[03/24 00:01:56    184s] 
[03/24 00:01:56    184s]   Clock implementation routing done.
[03/24 00:01:56    184s]   Fixed 18 wires.
[03/24 00:01:56    184s]   CCOpt: Starting congestion repair using flow wrapper...
[03/24 00:01:56    184s]     Congestion Repair...
[03/24 00:01:56    184s] *** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:04.9/0:17:55.2 (0.2), mem = 3249.9M
[03/24 00:01:56    184s] Info: Disable timing driven in postCTS congRepair.
[03/24 00:01:56    184s] 
[03/24 00:01:56    184s] Starting congRepair ...
[03/24 00:01:56    184s] User Input Parameters:
[03/24 00:01:56    184s] - Congestion Driven    : On
[03/24 00:01:56    184s] - Timing Driven        : Off
[03/24 00:01:56    184s] - Area-Violation Based : On
[03/24 00:01:56    184s] - Start Rollback Level : -5
[03/24 00:01:56    184s] - Legalized            : On
[03/24 00:01:56    184s] - Window Based         : Off
[03/24 00:01:56    184s] - eDen incr mode       : Off
[03/24 00:01:56    184s] - Small incr mode      : Off
[03/24 00:01:56    184s] 
[03/24 00:01:56    184s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3249.9M, EPOCH TIME: 1679630516.266596
[03/24 00:01:56    184s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:56    184s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:56    184s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:3249.9M, EPOCH TIME: 1679630516.271681
[03/24 00:01:56    184s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3249.9M, EPOCH TIME: 1679630516.271779
[03/24 00:01:56    184s] Starting Early Global Route congestion estimation: mem = 3249.9M
[03/24 00:01:56    184s] (I)      ================== Layers ==================
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:01:56    184s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:01:56    184s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:01:56    184s] (I)      Started Import and model ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      Default pattern map key = PE_top_default.
[03/24 00:01:56    184s] (I)      == Non-default Options ==
[03/24 00:01:56    184s] (I)      Maximum routing layer                              : 4
[03/24 00:01:56    184s] (I)      Number of threads                                  : 6
[03/24 00:01:56    184s] (I)      Use non-blocking free Dbs wires                    : false
[03/24 00:01:56    184s] (I)      Method to set GCell size                           : row
[03/24 00:01:56    184s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:01:56    184s] (I)      Use row-based GCell size
[03/24 00:01:56    184s] (I)      Use row-based GCell align
[03/24 00:01:56    184s] (I)      layer 0 area = 89000
[03/24 00:01:56    184s] (I)      layer 1 area = 120000
[03/24 00:01:56    184s] (I)      layer 2 area = 120000
[03/24 00:01:56    184s] (I)      layer 3 area = 120000
[03/24 00:01:56    184s] (I)      GCell unit size   : 3600
[03/24 00:01:56    184s] (I)      GCell multiplier  : 1
[03/24 00:01:56    184s] (I)      GCell row height  : 3600
[03/24 00:01:56    184s] (I)      Actual row height : 3600
[03/24 00:01:56    184s] (I)      GCell align ref   : 7000 7000
[03/24 00:01:56    184s] [NR-eGR] Track table information for default rule: 
[03/24 00:01:56    184s] [NR-eGR] M1 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M2 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M3 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M4 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M5 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] M6 has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] MQ has single uniform track structure
[03/24 00:01:56    184s] [NR-eGR] LM has single uniform track structure
[03/24 00:01:56    184s] (I)      ============== Default via ===============
[03/24 00:01:56    184s] (I)      +---+------------------+-----------------+
[03/24 00:01:56    184s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:01:56    184s] (I)      +---+------------------+-----------------+
[03/24 00:01:56    184s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:01:56    184s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:01:56    184s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:01:56    184s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:01:56    184s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:01:56    184s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:01:56    184s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:01:56    184s] (I)      +---+------------------+-----------------+
[03/24 00:01:56    184s] [NR-eGR] Read 5504 PG shapes
[03/24 00:01:56    184s] [NR-eGR] Read 0 clock shapes
[03/24 00:01:56    184s] [NR-eGR] Read 0 other shapes
[03/24 00:01:56    184s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:01:56    184s] [NR-eGR] #Instance Blockages : 0
[03/24 00:01:56    184s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:01:56    184s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:01:56    184s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:01:56    184s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:01:56    184s] [NR-eGR] #Other Blockages    : 0
[03/24 00:01:56    184s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:01:56    184s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1942
[03/24 00:01:56    184s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:01:56    184s] (I)      early_global_route_priority property id does not exist.
[03/24 00:01:56    184s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1942  Num CS=0
[03/24 00:01:56    184s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 1117
[03/24 00:01:56    184s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 730
[03/24 00:01:56    184s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 95
[03/24 00:01:56    184s] (I)      Number of ignored nets                =     18
[03/24 00:01:56    184s] (I)      Number of connected nets              =      0
[03/24 00:01:56    184s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:01:56    184s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:01:56    184s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:01:56    184s] (I)      Ndr track 0 does not exist
[03/24 00:01:56    184s] (I)      Ndr track 0 does not exist
[03/24 00:01:56    184s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:01:56    184s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:01:56    184s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:01:56    184s] (I)      Site width          :   400  (dbu)
[03/24 00:01:56    184s] (I)      Row height          :  3600  (dbu)
[03/24 00:01:56    184s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:01:56    184s] (I)      GCell width         :  3600  (dbu)
[03/24 00:01:56    184s] (I)      GCell height        :  3600  (dbu)
[03/24 00:01:56    184s] (I)      Grid                :    97    97     4
[03/24 00:01:56    184s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:01:56    184s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:01:56    184s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:01:56    184s] (I)      Default wire width  :   160   200   200   200
[03/24 00:01:56    184s] (I)      Default wire space  :   160   200   200   200
[03/24 00:01:56    184s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:01:56    184s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:01:56    184s] (I)      First track coord   :   400   400   400   400
[03/24 00:01:56    184s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:01:56    184s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:01:56    184s] (I)      Num of masks        :     1     1     1     1
[03/24 00:01:56    184s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:01:56    184s] (I)      --------------------------------------------------------
[03/24 00:01:56    184s] 
[03/24 00:01:56    184s] [NR-eGR] ============ Routing rule table ============
[03/24 00:01:56    184s] [NR-eGR] Rule id: 0  Nets: 0
[03/24 00:01:56    184s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:01:56    184s] (I)                    Layer    2    3    4 
[03/24 00:01:56    184s] (I)                    Pitch  800  800  800 
[03/24 00:01:56    184s] (I)             #Used tracks    2    2    2 
[03/24 00:01:56    184s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:56    184s] [NR-eGR] Rule id: 1  Nets: 2665
[03/24 00:01:56    184s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:01:56    184s] (I)                    Layer    2    3    4 
[03/24 00:01:56    184s] (I)                    Pitch  400  400  400 
[03/24 00:01:56    184s] (I)             #Used tracks    1    1    1 
[03/24 00:01:56    184s] (I)       #Fully used tracks    1    1    1 
[03/24 00:01:56    184s] [NR-eGR] ========================================
[03/24 00:01:56    184s] [NR-eGR] 
[03/24 00:01:56    184s] (I)      =============== Blocked Tracks ===============
[03/24 00:01:56    184s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:56    184s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:01:56    184s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:56    184s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:01:56    184s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:01:56    184s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:01:56    184s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:01:56    184s] (I)      +-------+---------+----------+---------------+
[03/24 00:01:56    184s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      Reset routing kernel
[03/24 00:01:56    184s] (I)      Started Global Routing ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    184s] (I)      totalPins=8755  totalGlobalPin=8511 (97.21%)
[03/24 00:01:56    184s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:01:56    184s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1a Route ============
[03/24 00:01:56    184s] (I)      Usage: 17763 = (8496 H, 9267 V) = (10.77% H, 6.33% V) = (3.059e+04um H, 3.336e+04um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1b Route ============
[03/24 00:01:56    184s] (I)      Usage: 17763 = (8496 H, 9267 V) = (10.77% H, 6.33% V) = (3.059e+04um H, 3.336e+04um V)
[03/24 00:01:56    184s] (I)      Overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 6.394680e+04um
[03/24 00:01:56    184s] (I)      Congestion metric : 0.03%H 0.00%V, 0.03%HV
[03/24 00:01:56    184s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1c Route ============
[03/24 00:01:56    184s] (I)      Usage: 17763 = (8496 H, 9267 V) = (10.77% H, 6.33% V) = (3.059e+04um H, 3.336e+04um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1d Route ============
[03/24 00:01:56    184s] (I)      Usage: 17763 = (8496 H, 9267 V) = (10.77% H, 6.33% V) = (3.059e+04um H, 3.336e+04um V)
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1e Route ============
[03/24 00:01:56    184s] (I)      Usage: 17763 = (8496 H, 9267 V) = (10.77% H, 6.33% V) = (3.059e+04um H, 3.336e+04um V)
[03/24 00:01:56    184s] [NR-eGR] Early Global Route overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 6.394680e+04um
[03/24 00:01:56    184s] (I)      
[03/24 00:01:56    184s] (I)      ============  Phase 1l Route ============
[03/24 00:01:56    185s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:01:56    185s] (I)      Layer  2:      77197     12633         2           0       83808    ( 0.00%) 
[03/24 00:01:56    185s] (I)      Layer  3:      78897     11196         0           0       83808    ( 0.00%) 
[03/24 00:01:56    185s] (I)      Layer  4:      68787      2762         0           0       83808    ( 0.00%) 
[03/24 00:01:56    185s] (I)      Total:        224881     26591         2           0      251424    ( 0.00%) 
[03/24 00:01:56    185s] (I)      
[03/24 00:01:56    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:01:56    185s] [NR-eGR]                        OverCon            
[03/24 00:01:56    185s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:01:56    185s] [NR-eGR]        Layer             (1-2)    OverCon
[03/24 00:01:56    185s] [NR-eGR] ----------------------------------------------
[03/24 00:01:56    185s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    185s] [NR-eGR]      M2 ( 2)         1( 0.01%)   ( 0.01%) 
[03/24 00:01:56    185s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    185s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:01:56    185s] [NR-eGR] ----------------------------------------------
[03/24 00:01:56    185s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/24 00:01:56    185s] [NR-eGR] 
[03/24 00:01:56    185s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.03 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    185s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:01:56    185s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:01:56    185s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 3249.9M
[03/24 00:01:56    185s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.097, REAL:0.069, MEM:3249.9M, EPOCH TIME: 1679630516.341174
[03/24 00:01:56    185s] OPERPROF: Starting HotSpotCal at level 1, MEM:3249.9M, EPOCH TIME: 1679630516.341263
[03/24 00:01:56    185s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:56    185s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:01:56    185s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:56    185s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:01:56    185s] [hotspot] +------------+---------------+---------------+
[03/24 00:01:56    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:01:56    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:01:56    185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3249.9M, EPOCH TIME: 1679630516.346476
[03/24 00:01:56    185s] Skipped repairing congestion.
[03/24 00:01:56    185s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3249.9M, EPOCH TIME: 1679630516.346675
[03/24 00:01:56    185s] Starting Early Global Route wiring: mem = 3249.9M
[03/24 00:01:56    185s] (I)      ============= Track Assignment ============
[03/24 00:01:56    185s] (I)      Started Track Assignment (6T) ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    185s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:01:56    185s] (I)      Run Multi-thread track assignment
[03/24 00:01:56    185s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    185s] (I)      Started Export ( Curr Mem: 3249.86 MB )
[03/24 00:01:56    185s] [NR-eGR]             Length (um)   Vias 
[03/24 00:01:56    185s] [NR-eGR] -------------------------------
[03/24 00:01:56    185s] [NR-eGR]  M1  (1H)             0   9438 
[03/24 00:01:56    185s] [NR-eGR]  M2  (2V)         31374  13888 
[03/24 00:01:56    185s] [NR-eGR]  M3  (3H)         35167    766 
[03/24 00:01:56    185s] [NR-eGR]  M4  (4V)          6754      0 
[03/24 00:01:56    185s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:01:56    185s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:01:56    185s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:01:56    185s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:01:56    185s] [NR-eGR] -------------------------------
[03/24 00:01:56    185s] [NR-eGR]      Total        73294  24092 
[03/24 00:01:56    185s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    185s] [NR-eGR] Total half perimeter of net bounding box: 60466um
[03/24 00:01:56    185s] [NR-eGR] Total length: 73294um, number of vias: 24092
[03/24 00:01:56    185s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    185s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/24 00:01:56    185s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:01:56    185s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3249.86 MB )
[03/24 00:01:56    185s] Early Global Route wiring runtime: 0.04 seconds, mem = 3249.9M
[03/24 00:01:56    185s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.079, REAL:0.039, MEM:3249.9M, EPOCH TIME: 1679630516.385748
[03/24 00:01:56    185s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:01:56    185s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:01:56    185s] Tdgp not successfully inited but do clear! skip clearing
[03/24 00:01:56    185s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[03/24 00:01:56    185s] *** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.1 (1.5), totSession cpu/real = 0:03:05.1/0:17:55.3 (0.2), mem = 3249.9M
[03/24 00:01:56    185s] 
[03/24 00:01:56    185s] =============================================================================================
[03/24 00:01:56    185s]  Step TAT Report : IncrReplace #1 / ccopt_design #1                             21.14-s109_1
[03/24 00:01:56    185s] =============================================================================================
[03/24 00:01:56    185s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:01:56    185s] ---------------------------------------------------------------------------------------------
[03/24 00:01:56    185s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/24 00:01:56    185s] ---------------------------------------------------------------------------------------------
[03/24 00:01:56    185s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.5
[03/24 00:01:56    185s] ---------------------------------------------------------------------------------------------
[03/24 00:01:56    185s] 
[03/24 00:01:56    185s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:01:56    185s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/24 00:01:56    185s] OPERPROF: Starting DPlace-Init at level 1, MEM:3249.9M, EPOCH TIME: 1679630516.396604
[03/24 00:01:56    185s] Processing tracks to init pin-track alignment.
[03/24 00:01:56    185s] z: 2, totalTracks: 1
[03/24 00:01:56    185s] z: 4, totalTracks: 1
[03/24 00:01:56    185s] z: 6, totalTracks: 1
[03/24 00:01:56    185s] z: 8, totalTracks: 1
[03/24 00:01:56    185s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:01:56    185s] All LLGs are deleted
[03/24 00:01:56    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    185s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3249.9M, EPOCH TIME: 1679630516.399644
[03/24 00:01:56    185s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3249.9M, EPOCH TIME: 1679630516.399859
[03/24 00:01:56    185s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3249.9M, EPOCH TIME: 1679630516.400354
[03/24 00:01:56    185s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    185s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:01:56    185s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3345.9M, EPOCH TIME: 1679630516.403207
[03/24 00:01:56    185s] Max number of tech site patterns supported in site array is 256.
[03/24 00:01:56    185s] Core basic site is IBM13SITE
[03/24 00:01:56    185s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3345.9M, EPOCH TIME: 1679630516.411249
[03/24 00:01:56    185s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:01:56    185s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:01:56    185s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.007, MEM:3345.9M, EPOCH TIME: 1679630516.417936
[03/24 00:01:56    185s] Fast DP-INIT is on for default
[03/24 00:01:56    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:01:56    185s] Atter site array init, number of instance map data is 0.
[03/24 00:01:56    185s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.018, MEM:3345.9M, EPOCH TIME: 1679630516.420906
[03/24 00:01:56    185s] 
[03/24 00:01:56    185s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:01:56    185s] OPERPROF:     Starting CMU at level 3, MEM:3345.9M, EPOCH TIME: 1679630516.423288
[03/24 00:01:56    185s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.006, MEM:3345.9M, EPOCH TIME: 1679630516.429501
[03/24 00:01:56    185s] 
[03/24 00:01:56    185s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:01:56    185s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.031, MEM:3249.9M, EPOCH TIME: 1679630516.431096
[03/24 00:01:56    185s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3249.9M, EPOCH TIME: 1679630516.431229
[03/24 00:01:56    185s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:3249.9M, EPOCH TIME: 1679630516.435407
[03/24 00:01:56    185s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3249.9MB).
[03/24 00:01:56    185s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.040, MEM:3249.9M, EPOCH TIME: 1679630516.436170
[03/24 00:01:56    185s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.4)
[03/24 00:01:56    185s]   Leaving CCOpt scope - extractRC...
[03/24 00:01:56    185s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/24 00:01:56    185s] Extraction called for design 'PE_top' of instances=2616 and nets=5638 using extraction engine 'preRoute' .
[03/24 00:01:56    185s] PreRoute RC Extraction called for design PE_top.
[03/24 00:01:56    185s] RC Extraction called in multi-corner(1) mode.
[03/24 00:01:56    185s] RCMode: PreRoute
[03/24 00:01:56    185s]       RC Corner Indexes            0   
[03/24 00:01:56    185s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:01:56    185s] Resistance Scaling Factor    : 1.00000 
[03/24 00:01:56    185s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:01:56    185s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:01:56    185s] Shrink Factor                : 1.00000
[03/24 00:01:56    185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:01:56    185s] Using Quantus QRC technology file ...
[03/24 00:01:56    185s] 
[03/24 00:01:56    185s] Trim Metal Layers:
[03/24 00:01:56    185s] LayerId::1 widthSet size::1
[03/24 00:01:56    185s] LayerId::2 widthSet size::1
[03/24 00:01:56    185s] LayerId::3 widthSet size::1
[03/24 00:01:56    185s] LayerId::4 widthSet size::1
[03/24 00:01:56    185s] LayerId::5 widthSet size::1
[03/24 00:01:56    185s] LayerId::6 widthSet size::1
[03/24 00:01:56    185s] LayerId::7 widthSet size::1
[03/24 00:01:56    185s] LayerId::8 widthSet size::1
[03/24 00:01:56    185s] Updating RC grid for preRoute extraction ...
[03/24 00:01:56    185s] eee: pegSigSF::1.070000
[03/24 00:01:56    185s] Initializing multi-corner resistance tables ...
[03/24 00:01:56    185s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:01:56    185s] eee: l::2 avDens::0.116315 usedTrk::921.212779 availTrk::7920.000000 sigTrk::921.212779
[03/24 00:01:56    185s] eee: l::3 avDens::0.137021 usedTrk::1023.547612 availTrk::7470.000000 sigTrk::1023.547612
[03/24 00:01:56    185s] eee: l::4 avDens::0.052662 usedTrk::473.956030 availTrk::9000.000000 sigTrk::473.956030
[03/24 00:01:56    185s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:56    185s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:56    185s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:56    185s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:01:56    185s] {RT rc-typ 0 4 4 0}
[03/24 00:01:56    185s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.074353 aWlH=0.000000 lMod=0 pMax=0.809900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:01:56    185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3249.855M)
[03/24 00:01:56    185s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/24 00:01:56    185s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:01:56    185s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:01:56    185s] End AAE Lib Interpolated Model. (MEM=3249.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:01:56    185s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    185s]   Clock DAG stats after clustering cong repair call:
[03/24 00:01:56    185s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    185s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    185s]     misc counts      : r=1, pp=0
[03/24 00:01:56    185s]     cell areas       : b=0.000um^2, i=339.840um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=339.840um^2
[03/24 00:01:56    185s]     cell capacitance : b=0.000pF, i=0.475pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.475pF
[03/24 00:01:56    185s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    185s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:56    185s]     wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    185s]     hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    185s]   Clock DAG net violations after clustering cong repair call:
[03/24 00:01:56    185s]     Remaining Transition : {count=1, worst=[0.060ns]} avg=0.060ns sd=0.000ns sum=0.060ns
[03/24 00:01:56    185s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/24 00:01:56    185s]     Trunk : target=0.100ns count=6 avg=0.086ns sd=0.037ns min=0.062ns max=0.160ns {0 <= 0.060ns, 5 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
[03/24 00:01:56    185s]     Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    185s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/24 00:01:56    185s]      Invs: CLKINVX20TR: 16 CLKINVX16TR: 1 
[03/24 00:01:56    185s]   Clock DAG hash after clustering cong repair call: 13549592633741527926 18279094338836310361
[03/24 00:01:56    185s]   CTS services accumulated run-time stats after clustering cong repair call:
[03/24 00:01:56    185s]     delay calculator: calls=7927, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]     legalizer: calls=223, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    185s]     steiner router: calls=7860, total_wall_time=0.104s, mean_wall_time=0.013ms
[03/24 00:01:56    185s]   Primary reporting skew groups after clustering cong repair call:
[03/24 00:01:56    185s]     skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.254, avg=0.245, sd=0.004], skew [0.017 vs 0.100], 100% {0.237, 0.254} (wid=0.021 ws=0.010) (gid=0.237 gs=0.012)
[03/24 00:01:56    185s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    185s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    185s]   Skew group summary after clustering cong repair call:
[03/24 00:01:56    185s]     skew_group clk/typConstraintMode: insertion delay [min=0.237, max=0.254, avg=0.245, sd=0.004], skew [0.017 vs 0.100], 100% {0.237, 0.254} (wid=0.021 ws=0.010) (gid=0.237 gs=0.012)
[03/24 00:01:56    185s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.5)
[03/24 00:01:56    185s]   Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:01.1)
[03/24 00:01:56    185s]   Stage::DRV Fixing...
[03/24 00:01:56    185s]   Fixing clock tree slew time and max cap violations...
[03/24 00:01:56    185s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 13549592633741527926 18279094338836310361
[03/24 00:01:56    185s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[03/24 00:01:56    185s]       delay calculator: calls=7927, total_wall_time=0.167s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       legalizer: calls=223, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    185s]       steiner router: calls=7860, total_wall_time=0.104s, mean_wall_time=0.013ms
[03/24 00:01:56    185s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:01:56    185s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/24 00:01:56    185s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    185s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    185s]       misc counts      : r=1, pp=0
[03/24 00:01:56    185s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:56    185s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:56    185s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    185s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:56    185s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    185s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    185s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/24 00:01:56    185s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/24 00:01:56    185s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.005ns min=0.069ns max=0.082ns {0 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:56    185s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    185s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/24 00:01:56    185s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:56    185s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[03/24 00:01:56    185s]       delay calculator: calls=7945, total_wall_time=0.168s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       legalizer: calls=227, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    185s]       steiner router: calls=7868, total_wall_time=0.104s, mean_wall_time=0.013ms
[03/24 00:01:56    185s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    185s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    185s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:56    185s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    185s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/24 00:01:56    185s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/24 00:01:56    185s]       delay calculator: calls=7945, total_wall_time=0.168s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       legalizer: calls=227, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    185s]       steiner router: calls=7868, total_wall_time=0.104s, mean_wall_time=0.013ms
[03/24 00:01:56    185s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:01:56    185s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/24 00:01:56    185s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    185s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    185s]       misc counts      : r=1, pp=0
[03/24 00:01:56    185s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:56    185s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:56    185s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    185s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:56    185s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    185s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    185s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/24 00:01:56    185s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/24 00:01:56    185s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.005ns min=0.069ns max=0.082ns {0 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:56    185s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    185s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/24 00:01:56    185s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:56    185s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/24 00:01:56    185s]       delay calculator: calls=7945, total_wall_time=0.168s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       legalizer: calls=227, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    185s]       steiner router: calls=7868, total_wall_time=0.104s, mean_wall_time=0.013ms
[03/24 00:01:56    185s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270, avg=0.260, sd=0.004], skew [0.017 vs 0.100], 100% {0.253, 0.270} (wid=0.020 ws=0.010) (gid=0.253 gs=0.012)
[03/24 00:01:56    185s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    185s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    185s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270, avg=0.260, sd=0.004], skew [0.017 vs 0.100], 100% {0.253, 0.270} (wid=0.020 ws=0.010) (gid=0.253 gs=0.012)
[03/24 00:01:56    185s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:56    185s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    185s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    185s]   Stage::Insertion Delay Reduction...
[03/24 00:01:56    185s]   Removing unnecessary root buffering...
[03/24 00:01:56    185s]     Clock DAG hash before 'Removing unnecessary root buffering': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[03/24 00:01:56    185s]       delay calculator: calls=7945, total_wall_time=0.168s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       legalizer: calls=227, total_wall_time=0.002s, mean_wall_time=0.010ms
[03/24 00:01:56    185s]       steiner router: calls=7868, total_wall_time=0.104s, mean_wall_time=0.013ms
[03/24 00:01:56    185s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/24 00:01:56    185s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    185s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    185s]       misc counts      : r=1, pp=0
[03/24 00:01:56    185s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:56    185s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:56    185s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    185s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:56    185s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    185s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    185s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/24 00:01:56    185s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/24 00:01:56    185s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.005ns min=0.069ns max=0.082ns {0 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:56    185s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    185s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/24 00:01:56    185s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:56    185s]     Clock DAG hash after 'Removing unnecessary root buffering': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[03/24 00:01:56    185s]       delay calculator: calls=8492, total_wall_time=0.223s, mean_wall_time=0.026ms
[03/24 00:01:56    185s]       legalizer: calls=268, total_wall_time=0.006s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       steiner router: calls=7965, total_wall_time=0.115s, mean_wall_time=0.014ms
[03/24 00:01:56    185s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    185s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    185s]     Skew group summary after 'Removing unnecessary root buffering':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]     Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:56    185s]   Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/24 00:01:56    185s]   Removing unconstrained drivers...
[03/24 00:01:56    185s]     Clock DAG hash before 'Removing unconstrained drivers': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[03/24 00:01:56    185s]       delay calculator: calls=8492, total_wall_time=0.223s, mean_wall_time=0.026ms
[03/24 00:01:56    185s]       legalizer: calls=268, total_wall_time=0.006s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       steiner router: calls=7965, total_wall_time=0.115s, mean_wall_time=0.014ms
[03/24 00:01:56    185s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/24 00:01:56    185s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    185s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    185s]       misc counts      : r=1, pp=0
[03/24 00:01:56    185s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:56    185s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:56    185s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    185s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:56    185s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    185s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    185s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/24 00:01:56    185s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/24 00:01:56    185s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.005ns min=0.069ns max=0.082ns {0 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:56    185s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    185s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/24 00:01:56    185s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:56    185s]     Clock DAG hash after 'Removing unconstrained drivers': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[03/24 00:01:56    185s]       delay calculator: calls=8492, total_wall_time=0.223s, mean_wall_time=0.026ms
[03/24 00:01:56    185s]       legalizer: calls=268, total_wall_time=0.006s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       steiner router: calls=7965, total_wall_time=0.115s, mean_wall_time=0.014ms
[03/24 00:01:56    185s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    185s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    185s]     Skew group summary after 'Removing unconstrained drivers':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:56    185s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    185s]   Reducing insertion delay 1...
[03/24 00:01:56    185s]     Clock DAG hash before 'Reducing insertion delay 1': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[03/24 00:01:56    185s]       delay calculator: calls=8492, total_wall_time=0.223s, mean_wall_time=0.026ms
[03/24 00:01:56    185s]       legalizer: calls=268, total_wall_time=0.006s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       steiner router: calls=7965, total_wall_time=0.115s, mean_wall_time=0.014ms
[03/24 00:01:56    185s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/24 00:01:56    185s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:56    185s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:56    185s]       misc counts      : r=1, pp=0
[03/24 00:01:56    185s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:56    185s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:56    185s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:56    185s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:56    185s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:56    185s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:56    185s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/24 00:01:56    185s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/24 00:01:56    185s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.005ns min=0.069ns max=0.082ns {0 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:56    185s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:56    185s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/24 00:01:56    185s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:56    185s]     Clock DAG hash after 'Reducing insertion delay 1': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[03/24 00:01:56    185s]       delay calculator: calls=8567, total_wall_time=0.225s, mean_wall_time=0.026ms
[03/24 00:01:56    185s]       legalizer: calls=285, total_wall_time=0.006s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       steiner router: calls=7992, total_wall_time=0.115s, mean_wall_time=0.014ms
[03/24 00:01:56    185s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:56    185s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:56    185s]     Skew group summary after 'Reducing insertion delay 1':
[03/24 00:01:56    185s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:56    185s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:56    185s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:56    185s]   Removing longest path buffering...
[03/24 00:01:56    185s]     Clock DAG hash before 'Removing longest path buffering': 2909861889095616785 16468189845387749638
[03/24 00:01:56    185s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[03/24 00:01:56    185s]       delay calculator: calls=8567, total_wall_time=0.225s, mean_wall_time=0.026ms
[03/24 00:01:56    185s]       legalizer: calls=285, total_wall_time=0.006s, mean_wall_time=0.021ms
[03/24 00:01:56    185s]       steiner router: calls=7992, total_wall_time=0.115s, mean_wall_time=0.014ms
[03/24 00:01:58    186s]     Clock DAG stats after 'Removing longest path buffering':
[03/24 00:01:58    186s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:58    186s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:58    186s]       misc counts      : r=1, pp=0
[03/24 00:01:58    186s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:58    186s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:58    186s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:58    186s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=0.893pF, total=1.012pF
[03/24 00:01:58    186s]       wire lengths     : top=0.000um, trunk=805.600um, leaf=5219.584um, total=6025.184um
[03/24 00:01:58    186s]       hp wire lengths  : top=0.000um, trunk=742.000um, leaf=1941.600um, total=2683.600um
[03/24 00:01:58    186s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/24 00:01:58    186s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/24 00:01:58    186s]       Trunk : target=0.100ns count=6 avg=0.076ns sd=0.005ns min=0.069ns max=0.082ns {0 <= 0.060ns, 5 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:58    186s]       Leaf  : target=0.100ns count=12 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
[03/24 00:01:58    186s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/24 00:01:58    186s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:58    186s]     Clock DAG hash after 'Removing longest path buffering': 2909861889095616785 16468189845387749638
[03/24 00:01:58    186s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[03/24 00:01:58    186s]       delay calculator: calls=11094, total_wall_time=0.442s, mean_wall_time=0.040ms
[03/24 00:01:58    186s]       legalizer: calls=497, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/24 00:01:58    186s]       steiner router: calls=8489, total_wall_time=0.223s, mean_wall_time=0.026ms
[03/24 00:01:58    186s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/24 00:01:58    186s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:58    186s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG701_S1/CK
[03/24 00:01:58    186s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG308_S2/CK
[03/24 00:01:58    186s]     Skew group summary after 'Removing longest path buffering':
[03/24 00:01:58    186s]       skew_group clk/typConstraintMode: insertion delay [min=0.253, max=0.270], skew [0.017 vs 0.100]
[03/24 00:01:58    186s]     Legalizer API calls during this step: 212 succeeded with high effort: 212 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:58    186s]   Removing longest path buffering done. (took cpu=0:00:01.3 real=0:00:01.3)
[03/24 00:01:58    186s]   Reducing insertion delay 2...
[03/24 00:01:58    186s]     Clock DAG hash before 'Reducing insertion delay 2': 2909861889095616785 16468189845387749638
[03/24 00:01:58    186s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[03/24 00:01:58    186s]       delay calculator: calls=11094, total_wall_time=0.442s, mean_wall_time=0.040ms
[03/24 00:01:58    186s]       legalizer: calls=497, total_wall_time=0.010s, mean_wall_time=0.020ms
[03/24 00:01:58    186s]       steiner router: calls=8489, total_wall_time=0.223s, mean_wall_time=0.026ms
[03/24 00:01:58    187s]     Path optimization required 532 stage delay updates 
[03/24 00:01:58    187s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/24 00:01:58    187s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:58    187s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:58    187s]       misc counts      : r=1, pp=0
[03/24 00:01:58    187s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:58    187s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:58    187s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:58    187s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:58    187s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:58    187s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:58    187s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/24 00:01:58    187s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/24 00:01:58    187s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:58    187s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:58    187s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/24 00:01:58    187s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:58    187s]     Clock DAG hash after 'Reducing insertion delay 2': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[03/24 00:01:58    187s]       delay calculator: calls=12258, total_wall_time=0.518s, mean_wall_time=0.042ms
[03/24 00:01:58    187s]       legalizer: calls=761, total_wall_time=0.014s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9025, total_wall_time=0.287s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.254} (wid=0.025 ws=0.011) (gid=0.234 gs=0.011)
[03/24 00:01:58    187s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:58    187s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:58    187s]     Skew group summary after 'Reducing insertion delay 2':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.254} (wid=0.025 ws=0.011) (gid=0.234 gs=0.011)
[03/24 00:01:58    187s]     Legalizer API calls during this step: 264 succeeded with high effort: 264 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:58    187s]   Reducing insertion delay 2 done. (took cpu=0:00:00.6 real=0:00:00.7)
[03/24 00:01:58    187s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.2 real=0:00:02.2)
[03/24 00:01:58    187s]   CCOpt::Phase::Construction done. (took cpu=0:00:03.8 real=0:00:03.4)
[03/24 00:01:58    187s]   CCOpt::Phase::Implementation...
[03/24 00:01:58    187s]   Stage::Reducing Power...
[03/24 00:01:58    187s]   Improving clock tree routing...
[03/24 00:01:58    187s]     Clock DAG hash before 'Improving clock tree routing': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[03/24 00:01:58    187s]       delay calculator: calls=12258, total_wall_time=0.518s, mean_wall_time=0.042ms
[03/24 00:01:58    187s]       legalizer: calls=761, total_wall_time=0.014s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9025, total_wall_time=0.287s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Iteration 1...
[03/24 00:01:58    187s]     Iteration 1 done.
[03/24 00:01:58    187s]     Clock DAG stats after 'Improving clock tree routing':
[03/24 00:01:58    187s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:58    187s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:58    187s]       misc counts      : r=1, pp=0
[03/24 00:01:58    187s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:58    187s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:58    187s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:58    187s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:58    187s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:58    187s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:58    187s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/24 00:01:58    187s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/24 00:01:58    187s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:58    187s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:58    187s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/24 00:01:58    187s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:58    187s]     Clock DAG hash after 'Improving clock tree routing': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[03/24 00:01:58    187s]       delay calculator: calls=12284, total_wall_time=0.520s, mean_wall_time=0.042ms
[03/24 00:01:58    187s]       legalizer: calls=775, total_wall_time=0.014s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9047, total_wall_time=0.289s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:58    187s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:58    187s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:58    187s]     Skew group summary after 'Improving clock tree routing':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:58    187s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:58    187s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:58    187s]   Reducing clock tree power 1...
[03/24 00:01:58    187s]     Clock DAG hash before 'Reducing clock tree power 1': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[03/24 00:01:58    187s]       delay calculator: calls=12284, total_wall_time=0.520s, mean_wall_time=0.042ms
[03/24 00:01:58    187s]       legalizer: calls=775, total_wall_time=0.014s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9047, total_wall_time=0.289s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Resizing gates: 
[03/24 00:01:58    187s]     Legalizer releasing space for clock trees
[03/24 00:01:58    187s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[03/24 00:01:58    187s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:58    187s]     .100% 
[03/24 00:01:58    187s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/24 00:01:58    187s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:58    187s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:58    187s]       misc counts      : r=1, pp=0
[03/24 00:01:58    187s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:58    187s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:58    187s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:58    187s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:58    187s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:58    187s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:58    187s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/24 00:01:58    187s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/24 00:01:58    187s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:58    187s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:58    187s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/24 00:01:58    187s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:58    187s]     Clock DAG hash after 'Reducing clock tree power 1': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[03/24 00:01:58    187s]       delay calculator: calls=12430, total_wall_time=0.536s, mean_wall_time=0.043ms
[03/24 00:01:58    187s]       legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9055, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:58    187s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:58    187s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:58    187s]     Skew group summary after 'Reducing clock tree power 1':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:58    187s]     Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:58    187s]   Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:01:58    187s]   Reducing clock tree power 2...
[03/24 00:01:58    187s]     Clock DAG hash before 'Reducing clock tree power 2': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[03/24 00:01:58    187s]       delay calculator: calls=12430, total_wall_time=0.536s, mean_wall_time=0.043ms
[03/24 00:01:58    187s]       legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9055, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Path optimization required 0 stage delay updates 
[03/24 00:01:58    187s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/24 00:01:58    187s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:58    187s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:58    187s]       misc counts      : r=1, pp=0
[03/24 00:01:58    187s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:58    187s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:58    187s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:58    187s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:58    187s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:58    187s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:58    187s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/24 00:01:58    187s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/24 00:01:58    187s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:58    187s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:58    187s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/24 00:01:58    187s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:58    187s]     Clock DAG hash after 'Reducing clock tree power 2': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[03/24 00:01:58    187s]       delay calculator: calls=12430, total_wall_time=0.536s, mean_wall_time=0.043ms
[03/24 00:01:58    187s]       legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9055, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.254} (wid=0.025 ws=0.011) (gid=0.234 gs=0.011)
[03/24 00:01:58    187s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:58    187s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:58    187s]     Skew group summary after 'Reducing clock tree power 2':
[03/24 00:01:58    187s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.254} (wid=0.025 ws=0.011) (gid=0.234 gs=0.011)
[03/24 00:01:58    187s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:58    187s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:58    187s]   Stage::Reducing Power done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:01:58    187s]   Stage::Balancing...
[03/24 00:01:58    187s]   Approximately balancing fragments step...
[03/24 00:01:58    187s]     Clock DAG hash before 'Approximately balancing fragments step': 15413051432173385371 2679838118429245556
[03/24 00:01:58    187s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[03/24 00:01:58    187s]       delay calculator: calls=12430, total_wall_time=0.536s, mean_wall_time=0.043ms
[03/24 00:01:58    187s]       legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:58    187s]       steiner router: calls=9055, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:58    187s]     Resolve constraints - Approximately balancing fragments...
[03/24 00:01:58    187s]     Resolving skew group constraints...
[03/24 00:01:58    187s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:01:58    187s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.254ns.
[03/24 00:01:58    187s] Type 'man IMPCCOPT-1059' for more detail.
[03/24 00:01:58    187s]       
[03/24 00:01:58    187s]       Slackened skew group targets:
[03/24 00:01:58    187s]       
[03/24 00:01:58    187s]       ---------------------------------------------------------------------
[03/24 00:01:58    187s]       Skew group               Desired    Slackened    Desired    Slackened
[03/24 00:01:58    187s]                                Target     Target       Target     Target
[03/24 00:01:58    187s]                                Max ID     Max ID       Skew       Skew
[03/24 00:01:58    187s]       ---------------------------------------------------------------------
[03/24 00:01:58    187s]       clk/typConstraintMode     0.150       0.254         -           -
[03/24 00:01:58    187s]       ---------------------------------------------------------------------
[03/24 00:01:58    187s]       
[03/24 00:01:58    187s]       
[03/24 00:01:58    187s]     Resolving skew group constraints done.
[03/24 00:01:58    187s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:01:58    187s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/24 00:01:59    187s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/24 00:01:59    187s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    187s]     Approximately balancing fragments...
[03/24 00:01:59    187s]       Moving gates to improve sub-tree skew...
[03/24 00:01:59    187s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[03/24 00:01:59    187s]           delay calculator: calls=12482, total_wall_time=0.538s, mean_wall_time=0.043ms
[03/24 00:01:59    187s]           legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]           steiner router: calls=9107, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]         Tried: 19 Succeeded: 0
[03/24 00:01:59    187s]         Topology Tried: 0 Succeeded: 0
[03/24 00:01:59    187s]         0 Succeeded with SS ratio
[03/24 00:01:59    187s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/24 00:01:59    187s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/24 00:01:59    187s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/24 00:01:59    187s]           cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    187s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    187s]           misc counts      : r=1, pp=0
[03/24 00:01:59    187s]           cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    187s]           cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    187s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    187s]           wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    187s]           wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    187s]           hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    187s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/24 00:01:59    187s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/24 00:01:59    187s]           Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    187s]           Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    187s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/24 00:01:59    187s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    187s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[03/24 00:01:59    187s]           delay calculator: calls=12482, total_wall_time=0.538s, mean_wall_time=0.043ms
[03/24 00:01:59    187s]           legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]           steiner router: calls=9107, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    187s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    187s]       Approximately balancing fragments bottom up...
[03/24 00:01:59    187s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[03/24 00:01:59    187s]           delay calculator: calls=12482, total_wall_time=0.538s, mean_wall_time=0.043ms
[03/24 00:01:59    187s]           legalizer: calls=811, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]           steiner router: calls=9107, total_wall_time=0.290s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:01:59    187s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/24 00:01:59    187s]           cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    187s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    187s]           misc counts      : r=1, pp=0
[03/24 00:01:59    187s]           cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    187s]           cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    187s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    187s]           wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    187s]           wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    187s]           hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    187s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/24 00:01:59    187s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/24 00:01:59    187s]           Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    187s]           Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    187s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/24 00:01:59    187s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    187s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[03/24 00:01:59    187s]           delay calculator: calls=12628, total_wall_time=0.554s, mean_wall_time=0.044ms
[03/24 00:01:59    187s]           legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]           steiner router: calls=9115, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    187s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:01:59    187s]       Approximately balancing fragments, wire and cell delays...
[03/24 00:01:59    187s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/24 00:01:59    187s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/24 00:01:59    187s]           cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    187s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    187s]           misc counts      : r=1, pp=0
[03/24 00:01:59    187s]           cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    187s]           cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    187s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    187s]           wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    187s]           wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    187s]           hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    187s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/24 00:01:59    187s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/24 00:01:59    187s]           Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    187s]           Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    187s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/24 00:01:59    187s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    187s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/24 00:01:59    187s]           delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    187s]           legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]           steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/24 00:01:59    187s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    187s]     Approximately balancing fragments done.
[03/24 00:01:59    187s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/24 00:01:59    187s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    187s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    187s]       misc counts      : r=1, pp=0
[03/24 00:01:59    187s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    187s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    187s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    187s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    187s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    187s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    187s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/24 00:01:59    187s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/24 00:01:59    187s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    187s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    187s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/24 00:01:59    187s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    187s]     Clock DAG hash after 'Approximately balancing fragments step': 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[03/24 00:01:59    187s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    187s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    187s]   Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:01:59    187s]   Clock DAG stats after Approximately balancing fragments:
[03/24 00:01:59    187s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    187s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    187s]     misc counts      : r=1, pp=0
[03/24 00:01:59    187s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    187s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    187s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    187s]     wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    187s]     wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    187s]     hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    187s]   Clock DAG net violations after Approximately balancing fragments: none
[03/24 00:01:59    187s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/24 00:01:59    187s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    187s]     Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    187s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/24 00:01:59    187s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    187s]   Clock DAG hash after Approximately balancing fragments: 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[03/24 00:01:59    187s]     delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    187s]     legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]     steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]   Primary reporting skew groups after Approximately balancing fragments:
[03/24 00:01:59    187s]     skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    187s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    187s]         max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:59    187s]   Skew group summary after Approximately balancing fragments:
[03/24 00:01:59    187s]     skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    187s]   Improving fragments clock skew...
[03/24 00:01:59    187s]     Clock DAG hash before 'Improving fragments clock skew': 15413051432173385371 2679838118429245556
[03/24 00:01:59    187s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[03/24 00:01:59    187s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    187s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    187s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    187s]     Clock DAG stats after 'Improving fragments clock skew':
[03/24 00:01:59    187s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    187s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    187s]       misc counts      : r=1, pp=0
[03/24 00:01:59    187s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    187s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    187s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/24 00:01:59    188s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/24 00:01:59    188s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/24 00:01:59    188s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]     Clock DAG hash after 'Improving fragments clock skew': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    188s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:59    188s]     Skew group summary after 'Improving fragments clock skew':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]   Approximately balancing step...
[03/24 00:01:59    188s]     Clock DAG hash before 'Approximately balancing step': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Resolve constraints - Approximately balancing...
[03/24 00:01:59    188s]     Resolving skew group constraints...
[03/24 00:01:59    188s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:01:59    188s]     Resolving skew group constraints done.
[03/24 00:01:59    188s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]     Approximately balancing...
[03/24 00:01:59    188s]       Approximately balancing, wire and cell delays...
[03/24 00:01:59    188s]       Approximately balancing, wire and cell delays, iteration 1...
[03/24 00:01:59    188s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/24 00:01:59    188s]           cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]           misc counts      : r=1, pp=0
[03/24 00:01:59    188s]           cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]           cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]           wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]           wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]           hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/24 00:01:59    188s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/24 00:01:59    188s]           Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]           Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/24 00:01:59    188s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[03/24 00:01:59    188s]           delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]           legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]           steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/24 00:01:59    188s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]     Approximately balancing done.
[03/24 00:01:59    188s]     Clock DAG stats after 'Approximately balancing step':
[03/24 00:01:59    188s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]       misc counts      : r=1, pp=0
[03/24 00:01:59    188s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]     Clock DAG net violations after 'Approximately balancing step': none
[03/24 00:01:59    188s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/24 00:01:59    188s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/24 00:01:59    188s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]     Clock DAG hash after 'Approximately balancing step': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Primary reporting skew groups after 'Approximately balancing step':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    188s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:59    188s]     Skew group summary after 'Approximately balancing step':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:01:59    188s]   Fixing clock tree overload...
[03/24 00:01:59    188s]     Clock DAG hash before 'Fixing clock tree overload': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:01:59    188s]     Clock DAG stats after 'Fixing clock tree overload':
[03/24 00:01:59    188s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]       misc counts      : r=1, pp=0
[03/24 00:01:59    188s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/24 00:01:59    188s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/24 00:01:59    188s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/24 00:01:59    188s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]     Clock DAG hash after 'Fixing clock tree overload': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    188s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:59    188s]     Skew group summary after 'Fixing clock tree overload':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254], skew [0.015 vs 0.100]
[03/24 00:01:59    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]   Approximately balancing paths...
[03/24 00:01:59    188s]     Clock DAG hash before 'Approximately balancing paths': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Added 0 buffers.
[03/24 00:01:59    188s]     Clock DAG stats after 'Approximately balancing paths':
[03/24 00:01:59    188s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]       misc counts      : r=1, pp=0
[03/24 00:01:59    188s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/24 00:01:59    188s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/24 00:01:59    188s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/24 00:01:59    188s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]     Clock DAG hash after 'Approximately balancing paths': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[03/24 00:01:59    188s]       delay calculator: calls=12630, total_wall_time=0.555s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9117, total_wall_time=0.291s, mean_wall_time=0.032ms
[03/24 00:01:59    188s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.254} (wid=0.025 ws=0.011) (gid=0.234 gs=0.011)
[03/24 00:01:59    188s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]           max path sink: buff_mult_arr0/clk_r_REG82_S1/CK
[03/24 00:01:59    188s]     Skew group summary after 'Approximately balancing paths':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.254, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.254} (wid=0.025 ws=0.011) (gid=0.234 gs=0.011)
[03/24 00:01:59    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]   Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/24 00:01:59    188s]   Stage::Polishing...
[03/24 00:01:59    188s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:01:59    188s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]   Clock DAG stats before polishing:
[03/24 00:01:59    188s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]     misc counts      : r=1, pp=0
[03/24 00:01:59    188s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]     wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]     wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]     hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]   Clock DAG net violations before polishing: none
[03/24 00:01:59    188s]   Clock DAG primary half-corner transition distribution before polishing:
[03/24 00:01:59    188s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.045ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]     Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]   Clock DAG library cell distribution before polishing {count}:
[03/24 00:01:59    188s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]   Clock DAG hash before polishing: 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]   CTS services accumulated run-time stats before polishing:
[03/24 00:01:59    188s]     delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]     legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]     steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]   Primary reporting skew groups before polishing:
[03/24 00:01:59    188s]     skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.256], skew [0.014 vs 0.100]
[03/24 00:01:59    188s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG314_S2/CK
[03/24 00:01:59    188s]   Skew group summary before polishing:
[03/24 00:01:59    188s]     skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.256], skew [0.014 vs 0.100]
[03/24 00:01:59    188s]   Merging balancing drivers for power...
[03/24 00:01:59    188s]     Clock DAG hash before 'Merging balancing drivers for power': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[03/24 00:01:59    188s]       delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]     Tried: 19 Succeeded: 0
[03/24 00:01:59    188s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/24 00:01:59    188s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]       misc counts      : r=1, pp=0
[03/24 00:01:59    188s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/24 00:01:59    188s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/24 00:01:59    188s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.045ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/24 00:01:59    188s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]     Clock DAG hash after 'Merging balancing drivers for power': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[03/24 00:01:59    188s]       delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.256], skew [0.014 vs 0.100]
[03/24 00:01:59    188s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG314_S2/CK
[03/24 00:01:59    188s]     Skew group summary after 'Merging balancing drivers for power':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.256], skew [0.014 vs 0.100]
[03/24 00:01:59    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]   Improving clock skew...
[03/24 00:01:59    188s]     Clock DAG hash before 'Improving clock skew': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats before 'Improving clock skew':
[03/24 00:01:59    188s]       delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]     Clock DAG stats after 'Improving clock skew':
[03/24 00:01:59    188s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:01:59    188s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:01:59    188s]       misc counts      : r=1, pp=0
[03/24 00:01:59    188s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:01:59    188s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:01:59    188s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:01:59    188s]       wire capacitance : top=0.000pF, trunk=0.116pF, leaf=0.889pF, total=1.005pF
[03/24 00:01:59    188s]       wire lengths     : top=0.000um, trunk=778.800um, leaf=5202.791um, total=5981.591um
[03/24 00:01:59    188s]       hp wire lengths  : top=0.000um, trunk=701.200um, leaf=1943.800um, total=2645.000um
[03/24 00:01:59    188s]     Clock DAG net violations after 'Improving clock skew': none
[03/24 00:01:59    188s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/24 00:01:59    188s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.045ns max=0.087ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:01:59    188s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 6 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:01:59    188s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/24 00:01:59    188s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:01:59    188s]     Clock DAG hash after 'Improving clock skew': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats after 'Improving clock skew':
[03/24 00:01:59    188s]       delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]     Primary reporting skew groups after 'Improving clock skew':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.256, avg=0.248, sd=0.004], skew [0.014 vs 0.100], 100% {0.241, 0.256} (wid=0.026 ws=0.011) (gid=0.235 gs=0.011)
[03/24 00:01:59    188s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:01:59    188s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/MULT_single0/clk_r_REG314_S2/CK
[03/24 00:01:59    188s]     Skew group summary after 'Improving clock skew':
[03/24 00:01:59    188s]       skew_group clk/typConstraintMode: insertion delay [min=0.241, max=0.256, avg=0.248, sd=0.004], skew [0.014 vs 0.100], 100% {0.241, 0.256} (wid=0.026 ws=0.011) (gid=0.235 gs=0.011)
[03/24 00:01:59    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]   Moving gates to reduce wire capacitance...
[03/24 00:01:59    188s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[03/24 00:01:59    188s]       delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]       legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]       steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[03/24 00:01:59    188s]     Iteration 1...
[03/24 00:01:59    188s]       Artificially removing short and long paths...
[03/24 00:01:59    188s]         Clock DAG hash before 'Artificially removing short and long paths': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/24 00:01:59    188s]           delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]           legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]           steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]         For skew_group clk/typConstraintMode target band (0.241, 0.256)
[03/24 00:01:59    188s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[03/24 00:01:59    188s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 15413051432173385371 2679838118429245556
[03/24 00:01:59    188s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[03/24 00:01:59    188s]           delay calculator: calls=12648, total_wall_time=0.557s, mean_wall_time=0.044ms
[03/24 00:01:59    188s]           legalizer: calls=813, total_wall_time=0.015s, mean_wall_time=0.018ms
[03/24 00:01:59    188s]           steiner router: calls=9135, total_wall_time=0.300s, mean_wall_time=0.033ms
[03/24 00:01:59    188s]         Legalizer releasing space for clock trees
[03/24 00:01:59    188s]         Legalizing clock trees...
[03/24 00:01:59    188s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]         Legalizer API calls during this step: 109 succeeded with high effort: 109 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:01:59    188s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[03/24 00:01:59    188s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 1398289049432251064 8705721171764099951
[03/24 00:01:59    188s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[03/24 00:01:59    188s]           delay calculator: calls=12732, total_wall_time=0.567s, mean_wall_time=0.045ms
[03/24 00:01:59    188s]           legalizer: calls=922, total_wall_time=0.019s, mean_wall_time=0.021ms
[03/24 00:01:59    188s]           steiner router: calls=9197, total_wall_time=0.312s, mean_wall_time=0.034ms
[03/24 00:01:59    188s]         Moving gates: 
[03/24 00:01:59    188s]         Legalizer releasing space for clock trees
[03/24 00:01:59    188s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/24 00:01:59    188s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]         100% 
[03/24 00:01:59    188s]         Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.5 real=0:00:00.3)
[03/24 00:01:59    188s]     Iteration 1 done.
[03/24 00:01:59    188s]     Iteration 2...
[03/24 00:01:59    188s]       Artificially removing short and long paths...
[03/24 00:01:59    188s]         Clock DAG hash before 'Artificially removing short and long paths': 16205434131466089075 9696407579614726204
[03/24 00:01:59    188s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/24 00:01:59    188s]           delay calculator: calls=13024, total_wall_time=0.598s, mean_wall_time=0.046ms
[03/24 00:01:59    188s]           legalizer: calls=1160, total_wall_time=0.029s, mean_wall_time=0.025ms
[03/24 00:01:59    188s]           steiner router: calls=9479, total_wall_time=0.373s, mean_wall_time=0.039ms
[03/24 00:01:59    188s]         For skew_group clk/typConstraintMode target band (0.240, 0.256)
[03/24 00:01:59    188s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    188s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    188s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[03/24 00:01:59    188s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 16205434131466089075 9696407579614726204
[03/24 00:01:59    188s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[03/24 00:01:59    188s]           delay calculator: calls=13037, total_wall_time=0.599s, mean_wall_time=0.046ms
[03/24 00:01:59    188s]           legalizer: calls=1160, total_wall_time=0.029s, mean_wall_time=0.025ms
[03/24 00:01:59    188s]           steiner router: calls=9483, total_wall_time=0.373s, mean_wall_time=0.039ms
[03/24 00:01:59    188s]         Legalizer releasing space for clock trees
[03/24 00:01:59    189s]         Legalizing clock trees...
[03/24 00:01:59    189s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:01:59    189s]         Legalizer API calls during this step: 97 succeeded with high effort: 97 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:01:59    189s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:01:59    189s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[03/24 00:01:59    189s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 11725911842740286682 169697603382268941
[03/24 00:01:59    189s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[03/24 00:01:59    189s]           delay calculator: calls=13118, total_wall_time=0.608s, mean_wall_time=0.046ms
[03/24 00:01:59    189s]           legalizer: calls=1257, total_wall_time=0.033s, mean_wall_time=0.026ms
[03/24 00:01:59    189s]           steiner router: calls=9571, total_wall_time=0.392s, mean_wall_time=0.041ms
[03/24 00:01:59    189s]         Moving gates: 
[03/24 00:01:59    189s]         Legalizer releasing space for clock trees
[03/24 00:01:59    189s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/24 00:02:00    189s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    189s]         100% 
[03/24 00:02:00    189s]         Legalizer API calls during this step: 238 succeeded with high effort: 238 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.6 real=0:00:00.3)
[03/24 00:02:00    189s]     Iteration 2 done.
[03/24 00:02:00    189s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[03/24 00:02:00    189s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[03/24 00:02:00    189s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:00    189s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:00    189s]       misc counts      : r=1, pp=0
[03/24 00:02:00    189s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:00    189s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:00    189s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:00    189s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.874pF, total=0.982pF
[03/24 00:02:00    189s]       wire lengths     : top=0.000um, trunk=730.000um, leaf=5108.791um, total=5838.791um
[03/24 00:02:00    189s]       hp wire lengths  : top=0.000um, trunk=684.800um, leaf=1954.800um, total=2639.600um
[03/24 00:02:00    189s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[03/24 00:02:00    189s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[03/24 00:02:00    189s]       Trunk : target=0.100ns count=6 avg=0.072ns sd=0.014ns min=0.045ns max=0.088ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:00    189s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:02:00    189s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[03/24 00:02:00    189s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:00    189s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[03/24 00:02:00    189s]       delay calculator: calls=13429, total_wall_time=0.641s, mean_wall_time=0.048ms
[03/24 00:02:00    189s]       legalizer: calls=1495, total_wall_time=0.040s, mean_wall_time=0.027ms
[03/24 00:02:00    189s]       steiner router: calls=9887, total_wall_time=0.469s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[03/24 00:02:00    189s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.255, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.255} (wid=0.026 ws=0.010) (gid=0.233 gs=0.009)
[03/24 00:02:00    189s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG478_S2/CK
[03/24 00:02:00    189s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:00    189s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[03/24 00:02:00    189s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.255, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.255} (wid=0.026 ws=0.010) (gid=0.233 gs=0.009)
[03/24 00:02:00    189s]     Legalizer API calls during this step: 682 succeeded with high effort: 682 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:01.5 real=0:00:00.9)
[03/24 00:02:00    189s]   Reducing clock tree power 3...
[03/24 00:02:00    189s]     Clock DAG hash before 'Reducing clock tree power 3': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[03/24 00:02:00    189s]       delay calculator: calls=13429, total_wall_time=0.641s, mean_wall_time=0.048ms
[03/24 00:02:00    189s]       legalizer: calls=1495, total_wall_time=0.040s, mean_wall_time=0.027ms
[03/24 00:02:00    189s]       steiner router: calls=9887, total_wall_time=0.469s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]     Artificially removing short and long paths...
[03/24 00:02:00    189s]       Clock DAG hash before 'Artificially removing short and long paths': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/24 00:02:00    189s]         delay calculator: calls=13429, total_wall_time=0.641s, mean_wall_time=0.048ms
[03/24 00:02:00    189s]         legalizer: calls=1495, total_wall_time=0.040s, mean_wall_time=0.027ms
[03/24 00:02:00    189s]         steiner router: calls=9887, total_wall_time=0.469s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]       For skew_group clk/typConstraintMode target band (0.240, 0.255)
[03/24 00:02:00    189s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    189s]     Initial gate capacitance is (rise=1.486pF fall=1.486pF).
[03/24 00:02:00    189s]     Resizing gates: 
[03/24 00:02:00    189s]     Legalizer releasing space for clock trees
[03/24 00:02:00    189s]     ...20% ...40% ...60% ...80% Legalizing clock trees...
[03/24 00:02:00    189s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    189s]     ...100% 
[03/24 00:02:00    189s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/24 00:02:00    189s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:00    189s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:00    189s]       misc counts      : r=1, pp=0
[03/24 00:02:00    189s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:00    189s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:00    189s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:00    189s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.874pF, total=0.982pF
[03/24 00:02:00    189s]       wire lengths     : top=0.000um, trunk=730.000um, leaf=5108.791um, total=5838.791um
[03/24 00:02:00    189s]       hp wire lengths  : top=0.000um, trunk=684.800um, leaf=1954.800um, total=2639.600um
[03/24 00:02:00    189s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/24 00:02:00    189s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/24 00:02:00    189s]       Trunk : target=0.100ns count=6 avg=0.072ns sd=0.014ns min=0.045ns max=0.088ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:00    189s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:02:00    189s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/24 00:02:00    189s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:00    189s]     Clock DAG hash after 'Reducing clock tree power 3': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[03/24 00:02:00    189s]       delay calculator: calls=13609, total_wall_time=0.663s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]       legalizer: calls=1532, total_wall_time=0.041s, mean_wall_time=0.027ms
[03/24 00:02:00    189s]       steiner router: calls=9899, total_wall_time=0.470s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/24 00:02:00    189s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.255, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.255} (wid=0.026 ws=0.010) (gid=0.233 gs=0.009)
[03/24 00:02:00    189s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG478_S2/CK
[03/24 00:02:00    189s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:00    189s]     Skew group summary after 'Reducing clock tree power 3':
[03/24 00:02:00    189s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.255, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.255} (wid=0.026 ws=0.010) (gid=0.233 gs=0.009)
[03/24 00:02:00    189s]     Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]   Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:02:00    189s]   Improving insertion delay...
[03/24 00:02:00    189s]     Clock DAG hash before 'Improving insertion delay': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[03/24 00:02:00    189s]       delay calculator: calls=13609, total_wall_time=0.663s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]       legalizer: calls=1532, total_wall_time=0.041s, mean_wall_time=0.027ms
[03/24 00:02:00    189s]       steiner router: calls=9899, total_wall_time=0.470s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]     Clock DAG stats after 'Improving insertion delay':
[03/24 00:02:00    189s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:00    189s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:00    189s]       misc counts      : r=1, pp=0
[03/24 00:02:00    189s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:00    189s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:00    189s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:00    189s]       wire capacitance : top=0.000pF, trunk=0.108pF, leaf=0.874pF, total=0.982pF
[03/24 00:02:00    189s]       wire lengths     : top=0.000um, trunk=730.000um, leaf=5108.791um, total=5838.791um
[03/24 00:02:00    189s]       hp wire lengths  : top=0.000um, trunk=684.800um, leaf=1954.800um, total=2639.600um
[03/24 00:02:00    189s]     Clock DAG net violations after 'Improving insertion delay': none
[03/24 00:02:00    189s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/24 00:02:00    189s]       Trunk : target=0.100ns count=6 avg=0.072ns sd=0.014ns min=0.045ns max=0.088ns {1 <= 0.060ns, 4 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:00    189s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:02:00    189s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/24 00:02:00    189s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:00    189s]     Clock DAG hash after 'Improving insertion delay': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[03/24 00:02:00    189s]       delay calculator: calls=13730, total_wall_time=0.670s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]       legalizer: calls=1567, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/24 00:02:00    189s]       steiner router: calls=9959, total_wall_time=0.473s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]     Primary reporting skew groups after 'Improving insertion delay':
[03/24 00:02:00    189s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.255, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.255} (wid=0.026 ws=0.010) (gid=0.233 gs=0.009)
[03/24 00:02:00    189s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG478_S2/CK
[03/24 00:02:00    189s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:00    189s]     Skew group summary after 'Improving insertion delay':
[03/24 00:02:00    189s]       skew_group clk/typConstraintMode: insertion delay [min=0.240, max=0.255, avg=0.247, sd=0.004], skew [0.015 vs 0.100], 100% {0.240, 0.255} (wid=0.026 ws=0.010) (gid=0.233 gs=0.009)
[03/24 00:02:00    189s]     Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:00    189s]   Wire Opt OverFix...
[03/24 00:02:00    189s]     Clock DAG hash before 'Wire Opt OverFix': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[03/24 00:02:00    189s]       delay calculator: calls=13730, total_wall_time=0.670s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]       legalizer: calls=1567, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/24 00:02:00    189s]       steiner router: calls=9959, total_wall_time=0.473s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]     Wire Reduction extra effort...
[03/24 00:02:00    189s]       Clock DAG hash before 'Wire Reduction extra effort': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[03/24 00:02:00    189s]         delay calculator: calls=13730, total_wall_time=0.670s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]         legalizer: calls=1567, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/24 00:02:00    189s]         steiner router: calls=9959, total_wall_time=0.473s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[03/24 00:02:00    189s]       Artificially removing short and long paths...
[03/24 00:02:00    189s]         Clock DAG hash before 'Artificially removing short and long paths': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[03/24 00:02:00    189s]           delay calculator: calls=13730, total_wall_time=0.670s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]           legalizer: calls=1567, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/24 00:02:00    189s]           steiner router: calls=9959, total_wall_time=0.473s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]         For skew_group clk/typConstraintMode target band (0.240, 0.255)
[03/24 00:02:00    189s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    189s]       Global shorten wires A0...
[03/24 00:02:00    189s]         Clock DAG hash before 'Global shorten wires A0': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[03/24 00:02:00    189s]           delay calculator: calls=13730, total_wall_time=0.670s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]           legalizer: calls=1567, total_wall_time=0.041s, mean_wall_time=0.026ms
[03/24 00:02:00    189s]           steiner router: calls=9959, total_wall_time=0.473s, mean_wall_time=0.047ms
[03/24 00:02:00    189s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    189s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    189s]       Move For Wirelength - core...
[03/24 00:02:00    189s]         Clock DAG hash before 'Move For Wirelength - core': 3246118099123378100 1686378968074756467
[03/24 00:02:00    189s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/24 00:02:00    189s]           delay calculator: calls=13734, total_wall_time=0.670s, mean_wall_time=0.049ms
[03/24 00:02:00    189s]           legalizer: calls=1583, total_wall_time=0.042s, mean_wall_time=0.026ms
[03/24 00:02:00    189s]           steiner router: calls=9971, total_wall_time=0.474s, mean_wall_time=0.047ms
[03/24 00:02:00    190s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=2, computed=15, moveTooSmall=29, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=31, accepted=3
[03/24 00:02:00    190s]         Max accepted move=30.000um, total accepted move=51.600um, average move=17.200um
[03/24 00:02:00    190s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=2, computed=15, moveTooSmall=26, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=7, ignoredLeafDriver=0, worse=37, accepted=2
[03/24 00:02:00    190s]         Max accepted move=9.600um, total accepted move=13.200um, average move=6.600um
[03/24 00:02:00    190s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=1, computed=16, moveTooSmall=21, resolved=0, predictFail=10, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=9, ignoredLeafDriver=0, worse=38, accepted=1
[03/24 00:02:00    190s]         Max accepted move=14.800um, total accepted move=14.800um, average move=14.800um
[03/24 00:02:00    190s]         Legalizer API calls during this step: 161 succeeded with high effort: 161 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    190s]       Move For Wirelength - core done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/24 00:02:00    190s]       Global shorten wires A1...
[03/24 00:02:00    190s]         Clock DAG hash before 'Global shorten wires A1': 12513056703178757075 11269051633514576012
[03/24 00:02:00    190s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[03/24 00:02:00    190s]           delay calculator: calls=14048, total_wall_time=0.705s, mean_wall_time=0.050ms
[03/24 00:02:00    190s]           legalizer: calls=1744, total_wall_time=0.045s, mean_wall_time=0.026ms
[03/24 00:02:00    190s]           steiner router: calls=10259, total_wall_time=0.527s, mean_wall_time=0.051ms
[03/24 00:02:00    190s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    190s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    190s]       Move For Wirelength - core...
[03/24 00:02:00    190s]         Clock DAG hash before 'Move For Wirelength - core': 12513056703178757075 11269051633514576012
[03/24 00:02:00    190s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[03/24 00:02:00    190s]           delay calculator: calls=14075, total_wall_time=0.708s, mean_wall_time=0.050ms
[03/24 00:02:00    190s]           legalizer: calls=1763, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/24 00:02:00    190s]           steiner router: calls=10277, total_wall_time=0.528s, mean_wall_time=0.051ms
[03/24 00:02:00    190s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=16, computed=1, moveTooSmall=21, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=0, accepted=0
[03/24 00:02:00    190s]         Max accepted move=0.000um, total accepted move=0.000um
[03/24 00:02:00    190s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    190s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    190s]       Global shorten wires B...
[03/24 00:02:00    190s]         Clock DAG hash before 'Global shorten wires B': 12513056703178757075 11269051633514576012
[03/24 00:02:00    190s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[03/24 00:02:00    190s]           delay calculator: calls=14075, total_wall_time=0.708s, mean_wall_time=0.050ms
[03/24 00:02:00    190s]           legalizer: calls=1765, total_wall_time=0.046s, mean_wall_time=0.026ms
[03/24 00:02:00    190s]           steiner router: calls=10277, total_wall_time=0.528s, mean_wall_time=0.051ms
[03/24 00:02:00    190s]         Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    190s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:00    190s]       Move For Wirelength - branch...
[03/24 00:02:00    190s]         Clock DAG hash before 'Move For Wirelength - branch': 12192348251429628359 3357054928732049600
[03/24 00:02:00    190s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[03/24 00:02:00    190s]           delay calculator: calls=14125, total_wall_time=0.712s, mean_wall_time=0.050ms
[03/24 00:02:00    190s]           legalizer: calls=1835, total_wall_time=0.047s, mean_wall_time=0.026ms
[03/24 00:02:00    190s]           steiner router: calls=10337, total_wall_time=0.539s, mean_wall_time=0.052ms
[03/24 00:02:00    190s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=0, computed=17, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=16, accepted=1
[03/24 00:02:00    190s]         Max accepted move=1.200um, total accepted move=1.200um, average move=1.200um
[03/24 00:02:00    190s]         Move for wirelength. considered=18, filtered=18, permitted=17, cannotCompute=16, computed=1, moveTooSmall=0, resolved=0, predictFail=20, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[03/24 00:02:00    190s]         Max accepted move=0.000um, total accepted move=0.000um
[03/24 00:02:00    190s]         Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    190s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    190s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[03/24 00:02:00    190s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/24 00:02:00    190s]         cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:00    190s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:00    190s]         misc counts      : r=1, pp=0
[03/24 00:02:00    190s]         cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:00    190s]         cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:00    190s]         sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:00    190s]         wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.874pF, total=0.980pF
[03/24 00:02:00    190s]         wire lengths     : top=0.000um, trunk=716.400um, leaf=5109.191um, total=5825.591um
[03/24 00:02:00    190s]         hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:00    190s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/24 00:02:00    190s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/24 00:02:00    190s]         Trunk : target=0.100ns count=6 avg=0.072ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:00    190s]         Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:02:00    190s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/24 00:02:00    190s]          Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:00    190s]       Clock DAG hash after 'Wire Reduction extra effort': 3610507085178744926 10084792067418418073
[03/24 00:02:00    190s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[03/24 00:02:00    190s]         delay calculator: calls=14129, total_wall_time=0.713s, mean_wall_time=0.050ms
[03/24 00:02:00    190s]         legalizer: calls=1853, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:00    190s]         steiner router: calls=10343, total_wall_time=0.541s, mean_wall_time=0.052ms
[03/24 00:02:00    190s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/24 00:02:00    190s]         skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.255, avg=0.245, sd=0.005], skew [0.018 vs 0.100], 100% {0.236, 0.255} (wid=0.025 ws=0.011) (gid=0.231 gs=0.011)
[03/24 00:02:00    190s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:00    190s]             max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG212_S1/CK
[03/24 00:02:00    190s]       Skew group summary after 'Wire Reduction extra effort':
[03/24 00:02:00    190s]         skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.255, avg=0.245, sd=0.005], skew [0.018 vs 0.100], 100% {0.236, 0.255} (wid=0.025 ws=0.011) (gid=0.231 gs=0.011)
[03/24 00:02:00    190s]       Legalizer API calls during this step: 286 succeeded with high effort: 286 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:00    190s]     Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/24 00:02:00    190s]     Optimizing orientation...
[03/24 00:02:00    190s]     FlipOpt...
[03/24 00:02:00    190s]     Disconnecting clock tree from netlist...
[03/24 00:02:00    190s]     Disconnecting clock tree from netlist done.
[03/24 00:02:00    190s]     Performing Single Threaded FlipOpt
[03/24 00:02:00    190s]     Optimizing orientation on clock cells...
[03/24 00:02:00    190s]       Orientation Wirelength Optimization: Attempted = 19 , Succeeded = 1 , Constraints Broken = 16 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/24 00:02:00    190s]     Optimizing orientation on clock cells done.
[03/24 00:02:00    190s]     Resynthesising clock tree into netlist...
[03/24 00:02:00    190s]       Reset timing graph...
[03/24 00:02:00    190s] Ignoring AAE DB Resetting ...
[03/24 00:02:00    190s]       Reset timing graph done.
[03/24 00:02:00    190s]     Resynthesising clock tree into netlist done.
[03/24 00:02:00    190s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    190s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:00    190s] End AAE Lib Interpolated Model. (MEM=3497.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:01    190s]     Clock DAG stats after 'Wire Opt OverFix':
[03/24 00:02:01    190s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:01    190s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:01    190s]       misc counts      : r=1, pp=0
[03/24 00:02:01    190s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:01    190s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:01    190s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:01    190s]       wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.874pF, total=0.981pF
[03/24 00:02:01    190s]       wire lengths     : top=0.000um, trunk=716.400um, leaf=5107.991um, total=5824.391um
[03/24 00:02:01    190s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:01    190s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/24 00:02:01    190s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/24 00:02:01    190s]       Trunk : target=0.100ns count=6 avg=0.072ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:01    190s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.087ns max=0.097ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 7 <= 0.095ns, 3 <= 0.100ns}
[03/24 00:02:01    190s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/24 00:02:01    190s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:01    190s]     Clock DAG hash after 'Wire Opt OverFix': 18067489572986562304 15348301977417552439
[03/24 00:02:01    190s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[03/24 00:02:01    190s]       delay calculator: calls=14147, total_wall_time=0.715s, mean_wall_time=0.051ms
[03/24 00:02:01    190s]       legalizer: calls=1853, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    190s]       steiner router: calls=10411, total_wall_time=0.554s, mean_wall_time=0.053ms
[03/24 00:02:01    190s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/24 00:02:01    190s]       skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.255, avg=0.245, sd=0.005], skew [0.018 vs 0.100], 100% {0.236, 0.255} (wid=0.025 ws=0.011) (gid=0.231 gs=0.011)
[03/24 00:02:01    190s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:01    190s]           max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG212_S1/CK
[03/24 00:02:01    190s]     Skew group summary after 'Wire Opt OverFix':
[03/24 00:02:01    190s]       skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.255, avg=0.245, sd=0.005], skew [0.018 vs 0.100], 100% {0.236, 0.255} (wid=0.025 ws=0.011) (gid=0.231 gs=0.011)
[03/24 00:02:01    190s]     Legalizer API calls during this step: 286 succeeded with high effort: 286 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:01    190s]   Wire Opt OverFix done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/24 00:02:01    190s]   Total capacitance is (rise=2.467pF fall=2.467pF), of which (rise=0.981pF fall=0.981pF) is wire, and (rise=1.486pF fall=1.486pF) is gate.
[03/24 00:02:01    190s]   Stage::Polishing done. (took cpu=0:00:02.5 real=0:00:01.8)
[03/24 00:02:01    190s]   Stage::Updating netlist...
[03/24 00:02:01    190s]   Reset timing graph...
[03/24 00:02:01    190s] Ignoring AAE DB Resetting ...
[03/24 00:02:01    190s]   Reset timing graph done.
[03/24 00:02:01    190s]   Setting non-default rules before calling refine place.
[03/24 00:02:01    190s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:02:01    190s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3497.1M, EPOCH TIME: 1679630521.055134
[03/24 00:02:01    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:02:01    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.008, MEM:3266.1M, EPOCH TIME: 1679630521.062727
[03/24 00:02:01    190s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    190s]   Leaving CCOpt scope - ClockRefiner...
[03/24 00:02:01    190s]   Assigned high priority to 17 instances.
[03/24 00:02:01    190s]   Soft fixed 17 clock instances.
[03/24 00:02:01    190s]   Performing Clock Only Refine Place.
[03/24 00:02:01    190s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[03/24 00:02:01    190s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3266.1M, EPOCH TIME: 1679630521.067225
[03/24 00:02:01    190s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3266.1M, EPOCH TIME: 1679630521.067363
[03/24 00:02:01    190s] Processing tracks to init pin-track alignment.
[03/24 00:02:01    190s] z: 2, totalTracks: 1
[03/24 00:02:01    190s] z: 4, totalTracks: 1
[03/24 00:02:01    190s] z: 6, totalTracks: 1
[03/24 00:02:01    190s] z: 8, totalTracks: 1
[03/24 00:02:01    190s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:01    190s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3266.1M, EPOCH TIME: 1679630521.070847
[03/24 00:02:01    190s] Info: 17 insts are soft-fixed.
[03/24 00:02:01    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:01    190s] OPERPROF:       Starting CMU at level 4, MEM:3330.1M, EPOCH TIME: 1679630521.090018
[03/24 00:02:01    190s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.004, MEM:3362.1M, EPOCH TIME: 1679630521.094371
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:01    190s] Info: 17 insts are soft-fixed.
[03/24 00:02:01    190s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.027, REAL:0.025, MEM:3266.1M, EPOCH TIME: 1679630521.096067
[03/24 00:02:01    190s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3266.1M, EPOCH TIME: 1679630521.096165
[03/24 00:02:01    190s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.004, MEM:3266.1M, EPOCH TIME: 1679630521.099851
[03/24 00:02:01    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3266.1MB).
[03/24 00:02:01    190s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.034, REAL:0.033, MEM:3266.1M, EPOCH TIME: 1679630521.100726
[03/24 00:02:01    190s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.035, REAL:0.034, MEM:3266.1M, EPOCH TIME: 1679630521.100820
[03/24 00:02:01    190s] TDRefine: refinePlace mode is spiral
[03/24 00:02:01    190s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.7
[03/24 00:02:01    190s] OPERPROF: Starting RefinePlace at level 1, MEM:3266.1M, EPOCH TIME: 1679630521.100971
[03/24 00:02:01    190s] *** Starting refinePlace (0:03:11 mem=3266.1M) ***
[03/24 00:02:01    190s] Total net bbox length = 6.039e+04 (2.846e+04 3.194e+04) (ext = 3.451e+03)
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:01    190s] Info: 17 insts are soft-fixed.
[03/24 00:02:01    190s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    190s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    190s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    190s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    190s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    190s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3266.1M, EPOCH TIME: 1679630521.111004
[03/24 00:02:01    190s] Starting refinePlace ...
[03/24 00:02:01    190s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    190s] One DDP V2 for no tweak run.
[03/24 00:02:01    190s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    190s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3266.1MB
[03/24 00:02:01    190s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:01    190s]   maximum (X+Y) =         0.00 um
[03/24 00:02:01    190s]   mean    (X+Y) =         0.00 um
[03/24 00:02:01    190s] Summary Report:
[03/24 00:02:01    190s] Instances move: 0 (out of 2616 movable)
[03/24 00:02:01    190s] Instances flipped: 0
[03/24 00:02:01    190s] Mean displacement: 0.00 um
[03/24 00:02:01    190s] Max displacement: 0.00 um 
[03/24 00:02:01    190s] Total instances moved : 0
[03/24 00:02:01    190s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:3266.1M, EPOCH TIME: 1679630521.115355
[03/24 00:02:01    190s] Total net bbox length = 6.039e+04 (2.846e+04 3.194e+04) (ext = 3.451e+03)
[03/24 00:02:01    190s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3266.1MB
[03/24 00:02:01    190s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3266.1MB) @(0:03:11 - 0:03:11).
[03/24 00:02:01    190s] *** Finished refinePlace (0:03:11 mem=3266.1M) ***
[03/24 00:02:01    190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.7
[03/24 00:02:01    190s] OPERPROF: Finished RefinePlace at level 1, CPU:0.016, REAL:0.016, MEM:3266.1M, EPOCH TIME: 1679630521.116903
[03/24 00:02:01    190s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3266.1M, EPOCH TIME: 1679630521.116988
[03/24 00:02:01    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:01    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.006, MEM:3266.1M, EPOCH TIME: 1679630521.122960
[03/24 00:02:01    190s]   ClockRefiner summary
[03/24 00:02:01    190s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 733).
[03/24 00:02:01    190s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[03/24 00:02:01    190s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/24 00:02:01    190s]   Restoring pStatusCts on 17 clock instances.
[03/24 00:02:01    190s]   Revert refine place priority changes on 0 instances.
[03/24 00:02:01    190s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:01    190s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:01    190s]   CCOpt::Phase::Implementation done. (took cpu=0:00:03.1 real=0:00:02.3)
[03/24 00:02:01    190s]   CCOpt::Phase::eGRPC...
[03/24 00:02:01    190s]   eGR Post Conditioning loop iteration 0...
[03/24 00:02:01    190s]     Clock implementation routing...
[03/24 00:02:01    190s]       Leaving CCOpt scope - Routing Tools...
[03/24 00:02:01    190s] Net route status summary:
[03/24 00:02:01    190s]   Clock:        18 (unrouted=18, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:01    190s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:01    190s]       Routing using eGR only...
[03/24 00:02:01    190s]         Early Global Route - eGR only step...
[03/24 00:02:01    190s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[03/24 00:02:01    190s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[03/24 00:02:01    190s] (ccopt eGR): Start to route 18 all nets
[03/24 00:02:01    190s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:01    190s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:01    190s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] (I)      ================== Layers ==================
[03/24 00:02:01    190s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    190s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:01    190s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    190s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:01    190s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:01    190s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    190s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:01    190s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    190s] (I)      Started Import and model ( Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    190s] (I)      == Non-default Options ==
[03/24 00:02:01    190s] (I)      Clean congestion better                            : true
[03/24 00:02:01    190s] (I)      Estimate vias on DPT layer                         : true
[03/24 00:02:01    190s] (I)      Clean congestion layer assignment rounds           : 3
[03/24 00:02:01    190s] (I)      Layer constraints as soft constraints              : true
[03/24 00:02:01    190s] (I)      Soft top layer                                     : true
[03/24 00:02:01    190s] (I)      Skip prospective layer relax nets                  : true
[03/24 00:02:01    190s] (I)      Better NDR handling                                : true
[03/24 00:02:01    190s] (I)      Improved NDR modeling in LA                        : true
[03/24 00:02:01    190s] (I)      Routing cost fix for NDR handling                  : true
[03/24 00:02:01    190s] (I)      Block tracks for preroutes                         : true
[03/24 00:02:01    190s] (I)      Assign IRoute by net group key                     : true
[03/24 00:02:01    190s] (I)      Block unroutable channels                          : true
[03/24 00:02:01    190s] (I)      Block unroutable channels 3D                       : true
[03/24 00:02:01    190s] (I)      Bound layer relaxed segment wl                     : true
[03/24 00:02:01    190s] (I)      Blocked pin reach length threshold                 : 2
[03/24 00:02:01    190s] (I)      Check blockage within NDR space in TA              : true
[03/24 00:02:01    190s] (I)      Skip must join for term with via pillar            : true
[03/24 00:02:01    190s] (I)      Model find APA for IO pin                          : true
[03/24 00:02:01    190s] (I)      On pin location for off pin term                   : true
[03/24 00:02:01    190s] (I)      Handle EOL spacing                                 : true
[03/24 00:02:01    190s] (I)      Merge PG vias by gap                               : true
[03/24 00:02:01    190s] (I)      Maximum routing layer                              : 4
[03/24 00:02:01    190s] (I)      Route selected nets only                           : true
[03/24 00:02:01    190s] (I)      Refine MST                                         : true
[03/24 00:02:01    190s] (I)      Honor PRL                                          : true
[03/24 00:02:01    190s] (I)      Strong congestion aware                            : true
[03/24 00:02:01    190s] (I)      Improved initial location for IRoutes              : true
[03/24 00:02:01    190s] (I)      Multi panel TA                                     : true
[03/24 00:02:01    190s] (I)      Penalize wire overlap                              : true
[03/24 00:02:01    190s] (I)      Expand small instance blockage                     : true
[03/24 00:02:01    190s] (I)      Reduce via in TA                                   : true
[03/24 00:02:01    190s] (I)      SS-aware routing                                   : true
[03/24 00:02:01    190s] (I)      Improve tree edge sharing                          : true
[03/24 00:02:01    190s] (I)      Improve 2D via estimation                          : true
[03/24 00:02:01    190s] (I)      Refine Steiner tree                                : true
[03/24 00:02:01    190s] (I)      Build spine tree                                   : true
[03/24 00:02:01    190s] (I)      Model pass through capacity                        : true
[03/24 00:02:01    190s] (I)      Extend blockages by a half GCell                   : true
[03/24 00:02:01    190s] (I)      Consider pin shapes                                : true
[03/24 00:02:01    190s] (I)      Consider pin shapes for all nodes                  : true
[03/24 00:02:01    190s] (I)      Consider NR APA                                    : true
[03/24 00:02:01    190s] (I)      Consider IO pin shape                              : true
[03/24 00:02:01    190s] (I)      Fix pin connection bug                             : true
[03/24 00:02:01    190s] (I)      Consider layer RC for local wires                  : true
[03/24 00:02:01    190s] (I)      Route to clock mesh pin                            : true
[03/24 00:02:01    190s] (I)      LA-aware pin escape length                         : 2
[03/24 00:02:01    190s] (I)      Connect multiple ports                             : true
[03/24 00:02:01    190s] (I)      Split for must join                                : true
[03/24 00:02:01    190s] (I)      Number of threads                                  : 6
[03/24 00:02:01    190s] (I)      Routing effort level                               : 10000
[03/24 00:02:01    190s] (I)      Prefer layer length threshold                      : 8
[03/24 00:02:01    190s] (I)      Overflow penalty cost                              : 10
[03/24 00:02:01    190s] (I)      A-star cost                                        : 0.300000
[03/24 00:02:01    190s] (I)      Misalignment cost                                  : 10.000000
[03/24 00:02:01    190s] (I)      Threshold for short IRoute                         : 6
[03/24 00:02:01    190s] (I)      Via cost during post routing                       : 1.000000
[03/24 00:02:01    190s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/24 00:02:01    190s] (I)      Source-to-sink ratio                               : 0.300000
[03/24 00:02:01    190s] (I)      Scenic ratio bound                                 : 3.000000
[03/24 00:02:01    190s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/24 00:02:01    190s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/24 00:02:01    190s] (I)      PG-aware similar topology routing                  : true
[03/24 00:02:01    190s] (I)      Maze routing via cost fix                          : true
[03/24 00:02:01    190s] (I)      Apply PRL on PG terms                              : true
[03/24 00:02:01    190s] (I)      Apply PRL on obs objects                           : true
[03/24 00:02:01    190s] (I)      Handle range-type spacing rules                    : true
[03/24 00:02:01    190s] (I)      PG gap threshold multiplier                        : 10.000000
[03/24 00:02:01    190s] (I)      Parallel spacing query fix                         : true
[03/24 00:02:01    190s] (I)      Force source to root IR                            : true
[03/24 00:02:01    190s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/24 00:02:01    190s] (I)      Do not relax to DPT layer                          : true
[03/24 00:02:01    190s] (I)      No DPT in post routing                             : true
[03/24 00:02:01    190s] (I)      Modeling PG via merging fix                        : true
[03/24 00:02:01    190s] (I)      Shield aware TA                                    : true
[03/24 00:02:01    190s] (I)      Strong shield aware TA                             : true
[03/24 00:02:01    190s] (I)      Overflow calculation fix in LA                     : true
[03/24 00:02:01    190s] (I)      Post routing fix                                   : true
[03/24 00:02:01    190s] (I)      Strong post routing                                : true
[03/24 00:02:01    190s] (I)      Access via pillar from top                         : true
[03/24 00:02:01    190s] (I)      NDR via pillar fix                                 : true
[03/24 00:02:01    190s] (I)      Violation on path threshold                        : 1
[03/24 00:02:01    190s] (I)      Pass through capacity modeling                     : true
[03/24 00:02:01    190s] (I)      Select the non-relaxed segments in post routing stage : true
[03/24 00:02:01    190s] (I)      Select term pin box for io pin                     : true
[03/24 00:02:01    190s] (I)      Penalize NDR sharing                               : true
[03/24 00:02:01    190s] (I)      Enable special modeling                            : false
[03/24 00:02:01    190s] (I)      Keep fixed segments                                : true
[03/24 00:02:01    190s] (I)      Reorder net groups by key                          : true
[03/24 00:02:01    190s] (I)      Increase net scenic ratio                          : true
[03/24 00:02:01    190s] (I)      Method to set GCell size                           : row
[03/24 00:02:01    190s] (I)      Connect multiple ports and must join fix           : true
[03/24 00:02:01    190s] (I)      Avoid high resistance layers                       : true
[03/24 00:02:01    190s] (I)      Model find APA for IO pin fix                      : true
[03/24 00:02:01    190s] (I)      Avoid connecting non-metal layers                  : true
[03/24 00:02:01    190s] (I)      Use track pitch for NDR                            : true
[03/24 00:02:01    190s] (I)      Enable layer relax to lower layer                  : true
[03/24 00:02:01    190s] (I)      Enable layer relax to upper layer                  : true
[03/24 00:02:01    190s] (I)      Top layer relaxation fix                           : true
[03/24 00:02:01    190s] (I)      Handle non-default track width                     : false
[03/24 00:02:01    190s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:01    190s] (I)      Use row-based GCell size
[03/24 00:02:01    190s] (I)      Use row-based GCell align
[03/24 00:02:01    190s] (I)      layer 0 area = 89000
[03/24 00:02:01    190s] (I)      layer 1 area = 120000
[03/24 00:02:01    190s] (I)      layer 2 area = 120000
[03/24 00:02:01    190s] (I)      layer 3 area = 120000
[03/24 00:02:01    190s] (I)      GCell unit size   : 3600
[03/24 00:02:01    190s] (I)      GCell multiplier  : 1
[03/24 00:02:01    190s] (I)      GCell row height  : 3600
[03/24 00:02:01    190s] (I)      Actual row height : 3600
[03/24 00:02:01    190s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:01    190s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:01    190s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:01    190s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:01    190s] (I)      ============== Default via ===============
[03/24 00:02:01    190s] (I)      +---+------------------+-----------------+
[03/24 00:02:01    190s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:01    190s] (I)      +---+------------------+-----------------+
[03/24 00:02:01    190s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:01    190s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:02:01    190s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:01    190s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:01    190s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:02:01    190s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:01    190s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:01    190s] (I)      +---+------------------+-----------------+
[03/24 00:02:01    190s] [NR-eGR] Read 34 PG shapes
[03/24 00:02:01    190s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:01    190s] [NR-eGR] Read 0 other shapes
[03/24 00:02:01    190s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:01    190s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:01    190s] [NR-eGR] #PG Blockages       : 34
[03/24 00:02:01    190s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:01    190s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:01    190s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:01    190s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:01    190s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:01    190s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:02:01    190s] [NR-eGR] Read 2683 nets ( ignored 2665 )
[03/24 00:02:01    190s] [NR-eGR] Connected 0 must-join pins/ports
[03/24 00:02:01    190s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:01    190s] (I)      Read Num Blocks=3393  Num Prerouted Wires=0  Num CS=0
[03/24 00:02:01    190s] (I)      Layer 1 (V) : #blockages 1224 : #preroutes 0
[03/24 00:02:01    190s] (I)      Layer 2 (H) : #blockages 1090 : #preroutes 0
[03/24 00:02:01    190s] (I)      Layer 3 (V) : #blockages 1079 : #preroutes 0
[03/24 00:02:01    190s] (I)      Moved 1 terms for better access 
[03/24 00:02:01    190s] (I)      Number of ignored nets                =      0
[03/24 00:02:01    190s] (I)      Number of connected nets              =      0
[03/24 00:02:01    190s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:02:01    190s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:01    190s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:01    190s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:01    190s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:01    190s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:01    190s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:01    190s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:01    190s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:01    190s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[03/24 00:02:01    190s] (I)      Ndr track 0 does not exist
[03/24 00:02:01    190s] (I)      Ndr track 0 does not exist
[03/24 00:02:01    190s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:01    190s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:01    190s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:01    190s] (I)      Site width          :   400  (dbu)
[03/24 00:02:01    190s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:01    190s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:01    190s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:01    190s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:01    190s] (I)      Grid                :    97    97     4
[03/24 00:02:01    190s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:01    190s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:01    190s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:01    190s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:01    190s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:01    190s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:01    190s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:01    190s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:01    190s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:01    190s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:01    190s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:01    190s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:01    190s] (I)      --------------------------------------------------------
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:01    190s] [NR-eGR] Rule id: 0  Nets: 18
[03/24 00:02:01    190s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:01    190s] (I)                    Layer    2    3    4 
[03/24 00:02:01    190s] (I)                    Pitch  800  800  800 
[03/24 00:02:01    190s] (I)             #Used tracks    2    2    2 
[03/24 00:02:01    190s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:01    190s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:01    190s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:01    190s] (I)                    Layer    2    3    4 
[03/24 00:02:01    190s] (I)                    Pitch  400  400  400 
[03/24 00:02:01    190s] (I)             #Used tracks    1    1    1 
[03/24 00:02:01    190s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:01    190s] [NR-eGR] ========================================
[03/24 00:02:01    190s] [NR-eGR] 
[03/24 00:02:01    190s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:01    190s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:01    190s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:01    190s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:01    190s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:01    190s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:01    190s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:01    190s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:01    190s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:01    190s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3258.12 MB )
[03/24 00:02:01    190s] (I)      Reset routing kernel
[03/24 00:02:01    190s] (I)      Started Global Routing ( Curr Mem: 3258.12 MB )
[03/24 00:02:01    190s] (I)      totalPins=751  totalGlobalPin=750 (99.87%)
[03/24 00:02:01    190s] (I)      total 2D Cap : 149198 = (79549 H, 69649 V)
[03/24 00:02:01    190s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1a Route ============
[03/24 00:02:01    190s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1b Route ============
[03/24 00:02:01    190s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    190s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.706000e+03um
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1c Route ============
[03/24 00:02:01    190s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1d Route ============
[03/24 00:02:01    190s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1e Route ============
[03/24 00:02:01    190s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    190s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.706000e+03um
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1f Route ============
[03/24 00:02:01    190s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1g Route ============
[03/24 00:02:01    190s] (I)      Usage: 1567 = (736 H, 831 V) = (0.93% H, 1.19% V) = (2.650e+03um H, 2.992e+03um V)
[03/24 00:02:01    190s] (I)      #Nets         : 18
[03/24 00:02:01    190s] (I)      #Relaxed nets : 2
[03/24 00:02:01    190s] (I)      Wire length   : 1338
[03/24 00:02:01    190s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 4]
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1h Route ============
[03/24 00:02:01    190s] (I)      Usage: 1567 = (737 H, 830 V) = (0.93% H, 1.19% V) = (2.653e+03um H, 2.988e+03um V)
[03/24 00:02:01    190s] (I)      total 2D Cap : 225935 = (79549 H, 146386 V)
[03/24 00:02:01    190s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 4]
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1a Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1b Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.308000e+03um
[03/24 00:02:01    190s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:02:01    190s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1c Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1d Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1e Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.308000e+03um
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1f Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1g Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] (I)      ============  Phase 1h Route ============
[03/24 00:02:01    190s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    190s] (I)      
[03/24 00:02:01    190s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:01    190s] [NR-eGR]                        OverCon            
[03/24 00:02:01    190s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:01    190s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:01    190s] [NR-eGR] ----------------------------------------------
[03/24 00:02:01    190s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    190s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    190s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    190s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    190s] [NR-eGR] ----------------------------------------------
[03/24 00:02:01    190s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    190s] [NR-eGR] 
[03/24 00:02:01    190s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] (I)      total 2D Cap : 227389 = (80224 H, 147165 V)
[03/24 00:02:01    190s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:01    190s] (I)      ============= Track Assignment ============
[03/24 00:02:01    190s] (I)      Started Track Assignment (6T) ( Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:02:01    190s] (I)      Run Multi-thread track assignment
[03/24 00:02:01    190s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] (I)      Started Export ( Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] [NR-eGR]             Length (um)   Vias 
[03/24 00:02:01    190s] [NR-eGR] -------------------------------
[03/24 00:02:01    190s] [NR-eGR]  M1  (1H)             0   9438 
[03/24 00:02:01    190s] [NR-eGR]  M2  (2V)         31349  13885 
[03/24 00:02:01    190s] [NR-eGR]  M3  (3H)         35021    782 
[03/24 00:02:01    190s] [NR-eGR]  M4  (4V)          6766      0 
[03/24 00:02:01    190s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:02:01    190s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:02:01    190s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:02:01    190s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:02:01    190s] [NR-eGR] -------------------------------
[03/24 00:02:01    190s] [NR-eGR]      Total        73136  24105 
[03/24 00:02:01    190s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    190s] [NR-eGR] Total half perimeter of net bounding box: 60394um
[03/24 00:02:01    190s] [NR-eGR] Total length: 73136um, number of vias: 24105
[03/24 00:02:01    190s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    190s] [NR-eGR] Total eGR-routed clock nets wire length: 5886um, number of vias: 2002
[03/24 00:02:01    190s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    190s] [NR-eGR] Report for selected net(s) only.
[03/24 00:02:01    190s] [NR-eGR]             Length (um)  Vias 
[03/24 00:02:01    190s] [NR-eGR] ------------------------------
[03/24 00:02:01    190s] [NR-eGR]  M1  (1H)             0   750 
[03/24 00:02:01    190s] [NR-eGR]  M2  (2V)          1290   905 
[03/24 00:02:01    190s] [NR-eGR]  M3  (3H)          2831   347 
[03/24 00:02:01    190s] [NR-eGR]  M4  (4V)          1766     0 
[03/24 00:02:01    190s] [NR-eGR]  M5  (5H)             0     0 
[03/24 00:02:01    190s] [NR-eGR]  M6  (6V)             0     0 
[03/24 00:02:01    190s] [NR-eGR]  MQ  (7H)             0     0 
[03/24 00:02:01    190s] [NR-eGR]  LM  (8V)             0     0 
[03/24 00:02:01    190s] [NR-eGR] ------------------------------
[03/24 00:02:01    190s] [NR-eGR]      Total         5886  2002 
[03/24 00:02:01    190s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    190s] [NR-eGR] Total half perimeter of net bounding box: 2634um
[03/24 00:02:01    190s] [NR-eGR] Total length: 5886um, number of vias: 2002
[03/24 00:02:01    190s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    190s] [NR-eGR] Total routed clock nets wire length: 5886um, number of vias: 2002
[03/24 00:02:01    190s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    190s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.11 sec, Curr Mem: 3266.12 MB )
[03/24 00:02:01    190s] (I)      ==================================== Runtime Summary ====================================
[03/24 00:02:01    190s] (I)       Step                                        %      Start     Finish      Real       CPU 
[03/24 00:02:01    190s] (I)      -----------------------------------------------------------------------------------------
[03/24 00:02:01    190s] (I)       Early Global Route kernel             100.00%  32.12 sec  32.23 sec  0.11 sec  0.14 sec 
[03/24 00:02:01    190s] (I)       +-Import and model                     28.33%  32.12 sec  32.15 sec  0.03 sec  0.03 sec 
[03/24 00:02:01    190s] (I)       | +-Create place DB                     6.36%  32.12 sec  32.13 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | | +-Import place data                 6.23%  32.12 sec  32.13 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read instances and placement    2.06%  32.12 sec  32.13 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read nets                       3.90%  32.13 sec  32.13 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Create route DB                    15.56%  32.13 sec  32.15 sec  0.02 sec  0.02 sec 
[03/24 00:02:01    190s] (I)       | | +-Import route data (6T)           12.63%  32.13 sec  32.15 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read blockages ( Layer 2-4 )    2.57%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read routing blockages        0.00%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read instance blockages       0.41%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read PG blockages             0.81%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read clock blockages          0.05%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read other blockages          0.10%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read halo blockages           0.03%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Read boundary cut boxes       0.00%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read blackboxes                 0.07%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read prerouted                  0.52%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read unlegalized nets           0.21%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Read nets                       0.15%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Set up via pillars              0.01%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Initialize 3D grid graph        0.17%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Model blockage capacity         2.38%  32.14 sec  32.15 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | | +-Initialize 3D capacity        2.05%  32.14 sec  32.14 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Move terms for access (6T)      1.90%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Read aux data                       0.00%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Others data preparation             0.11%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Create route kernel                 5.24%  32.15 sec  32.15 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       +-Global Routing                       37.89%  32.15 sec  32.20 sec  0.04 sec  0.06 sec 
[03/24 00:02:01    190s] (I)       | +-Initialization                      0.15%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Net group 1                        23.55%  32.16 sec  32.18 sec  0.03 sec  0.04 sec 
[03/24 00:02:01    190s] (I)       | | +-Generate topology (6T)            3.12%  32.16 sec  32.16 sec  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1a                          2.72%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Pattern routing (6T)            2.21%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1b                          0.41%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1c                          0.05%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1d                          0.05%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1e                          0.36%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Route legalization              0.00%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1f                          0.05%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1g                          1.88%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Post Routing                    1.67%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1h                          1.84%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Post Routing                    1.62%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Layer assignment (6T)             9.45%  32.17 sec  32.18 sec  0.01 sec  0.02 sec 
[03/24 00:02:01    190s] (I)       | +-Net group 2                        11.76%  32.18 sec  32.19 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | | +-Generate topology (6T)            0.14%  32.18 sec  32.18 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1a                          2.98%  32.18 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Pattern routing (6T)            2.50%  32.18 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Add via demand to 2D            0.07%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1b                          0.27%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1c                          0.06%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1d                          0.06%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1e                          0.34%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Route legalization              0.00%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1f                          0.05%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1g                          0.27%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Post Routing                    0.07%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Phase 1h                          0.28%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | | +-Post Routing                    0.07%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Layer assignment (6T)             3.01%  32.19 sec  32.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       +-Export 3D cong map                    1.41%  32.20 sec  32.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Export 2D cong map                  0.30%  32.20 sec  32.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       +-Extract Global 3D Wires               0.05%  32.20 sec  32.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       +-Track Assignment (6T)                 4.98%  32.20 sec  32.20 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | +-Initialization                      0.05%  32.20 sec  32.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Track Assignment Kernel             4.44%  32.20 sec  32.20 sec  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | +-Free Memory                         0.00%  32.20 sec  32.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       +-Export                               19.04%  32.20 sec  32.23 sec  0.02 sec  0.03 sec 
[03/24 00:02:01    190s] (I)       | +-Export DB wires                     3.62%  32.21 sec  32.21 sec  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | | +-Export all nets (6T)              2.03%  32.21 sec  32.21 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | | +-Set wire vias (6T)                1.25%  32.21 sec  32.21 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       | +-Report wirelength                  12.42%  32.21 sec  32.22 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | +-Update net boxes                    2.38%  32.22 sec  32.23 sec  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)       | +-Update timing                       0.00%  32.23 sec  32.23 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)       +-Postprocess design                    0.55%  32.23 sec  32.23 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)      ==================== Summary by functions =====================
[03/24 00:02:01    190s] (I)       Lv  Step                                %      Real       CPU 
[03/24 00:02:01    190s] (I)      ---------------------------------------------------------------
[03/24 00:02:01    190s] (I)        0  Early Global Route kernel     100.00%  0.11 sec  0.14 sec 
[03/24 00:02:01    190s] (I)        1  Global Routing                 37.89%  0.04 sec  0.06 sec 
[03/24 00:02:01    190s] (I)        1  Import and model               28.33%  0.03 sec  0.03 sec 
[03/24 00:02:01    190s] (I)        1  Export                         19.04%  0.02 sec  0.03 sec 
[03/24 00:02:01    190s] (I)        1  Track Assignment (6T)           4.98%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        1  Export 3D cong map              1.41%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        1  Postprocess design              0.55%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        2  Net group 1                    23.55%  0.03 sec  0.04 sec 
[03/24 00:02:01    190s] (I)        2  Create route DB                15.56%  0.02 sec  0.02 sec 
[03/24 00:02:01    190s] (I)        2  Report wirelength              12.42%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Net group 2                    11.76%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Create place DB                 6.36%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Create route kernel             5.24%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Track Assignment Kernel         4.44%  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Export DB wires                 3.62%  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Update net boxes                2.38%  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        2  Export 2D cong map              0.30%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        2  Initialization                  0.19%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        2  Others data preparation         0.11%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Import route data (6T)         12.63%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        3  Layer assignment (6T)          12.46%  0.01 sec  0.03 sec 
[03/24 00:02:01    190s] (I)        3  Import place data               6.23%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1a                        5.70%  0.01 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        3  Generate topology (6T)          3.26%  0.00 sec  0.01 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1g                        2.15%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1h                        2.12%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Export all nets (6T)            2.03%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Set wire vias (6T)              1.25%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1e                        0.70%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1b                        0.68%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1c                        0.11%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1d                        0.11%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        3  Phase 1f                        0.11%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Pattern routing (6T)            4.71%  0.01 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Read nets                       4.05%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Post Routing                    3.42%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Read blockages ( Layer 2-4 )    2.57%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Model blockage capacity         2.38%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Read instances and placement    2.06%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Move terms for access (6T)      1.90%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Read prerouted                  0.52%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Read unlegalized nets           0.21%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Initialize 3D grid graph        0.17%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Add via demand to 2D            0.07%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Read blackboxes                 0.07%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Initialize 3D capacity          2.05%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read PG blockages               0.81%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read instance blockages         0.41%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read other blockages            0.10%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read clock blockages            0.05%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:01    190s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:01    190s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:01    190s]         Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:02:01    190s]       Routing using eGR only done.
[03/24 00:02:01    190s] Net route status summary:
[03/24 00:02:01    190s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:01    190s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s] CCOPT: Done with clock implementation routing.
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:02:01    190s]     Clock implementation routing done.
[03/24 00:02:01    190s]     Leaving CCOpt scope - extractRC...
[03/24 00:02:01    190s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/24 00:02:01    190s] Extraction called for design 'PE_top' of instances=2616 and nets=5638 using extraction engine 'preRoute' .
[03/24 00:02:01    190s] PreRoute RC Extraction called for design PE_top.
[03/24 00:02:01    190s] RC Extraction called in multi-corner(1) mode.
[03/24 00:02:01    190s] RCMode: PreRoute
[03/24 00:02:01    190s]       RC Corner Indexes            0   
[03/24 00:02:01    190s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:02:01    190s] Resistance Scaling Factor    : 1.00000 
[03/24 00:02:01    190s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:02:01    190s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:02:01    190s] Shrink Factor                : 1.00000
[03/24 00:02:01    190s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:02:01    190s] Using Quantus QRC technology file ...
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s] Trim Metal Layers:
[03/24 00:02:01    190s] LayerId::1 widthSet size::1
[03/24 00:02:01    190s] LayerId::2 widthSet size::1
[03/24 00:02:01    190s] LayerId::3 widthSet size::1
[03/24 00:02:01    190s] LayerId::4 widthSet size::1
[03/24 00:02:01    190s] LayerId::5 widthSet size::1
[03/24 00:02:01    190s] LayerId::6 widthSet size::1
[03/24 00:02:01    190s] LayerId::7 widthSet size::1
[03/24 00:02:01    190s] LayerId::8 widthSet size::1
[03/24 00:02:01    190s] Updating RC grid for preRoute extraction ...
[03/24 00:02:01    190s] eee: pegSigSF::1.070000
[03/24 00:02:01    190s] Initializing multi-corner resistance tables ...
[03/24 00:02:01    190s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:01    190s] eee: l::2 avDens::0.116227 usedTrk::920.518333 availTrk::7920.000000 sigTrk::920.518333
[03/24 00:02:01    190s] eee: l::3 avDens::0.136477 usedTrk::1019.480947 availTrk::7470.000000 sigTrk::1019.480947
[03/24 00:02:01    190s] eee: l::4 avDens::0.052701 usedTrk::474.306028 availTrk::9000.000000 sigTrk::474.306028
[03/24 00:02:01    190s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:01    190s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:01    190s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:01    190s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:01    190s] {RT rc-typ 0 4 4 0}
[03/24 00:02:01    190s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.074353 aWlH=0.000000 lMod=0 pMax=0.809900 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:02:01    190s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3266.121M)
[03/24 00:02:01    190s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/24 00:02:01    190s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    190s]     Leaving CCOpt scope - Initializing placement interface...
[03/24 00:02:01    190s] OPERPROF: Starting DPlace-Init at level 1, MEM:3266.1M, EPOCH TIME: 1679630521.382133
[03/24 00:02:01    190s] Processing tracks to init pin-track alignment.
[03/24 00:02:01    190s] z: 2, totalTracks: 1
[03/24 00:02:01    190s] z: 4, totalTracks: 1
[03/24 00:02:01    190s] z: 6, totalTracks: 1
[03/24 00:02:01    190s] z: 8, totalTracks: 1
[03/24 00:02:01    190s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:01    190s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3266.1M, EPOCH TIME: 1679630521.386803
[03/24 00:02:01    190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:01    190s] OPERPROF:     Starting CMU at level 3, MEM:3330.1M, EPOCH TIME: 1679630521.410374
[03/24 00:02:01    190s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3362.1M, EPOCH TIME: 1679630521.414667
[03/24 00:02:01    190s] 
[03/24 00:02:01    190s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:01    190s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.030, MEM:3266.1M, EPOCH TIME: 1679630521.417105
[03/24 00:02:01    190s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3266.1M, EPOCH TIME: 1679630521.417284
[03/24 00:02:01    190s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.007, MEM:3266.1M, EPOCH TIME: 1679630521.424181
[03/24 00:02:01    190s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3266.1MB).
[03/24 00:02:01    190s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.043, MEM:3266.1M, EPOCH TIME: 1679630521.425065
[03/24 00:02:01    190s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    190s]     Legalizer reserving space for clock trees
[03/24 00:02:01    190s]     Calling post conditioning for eGRPC...
[03/24 00:02:01    190s]       eGRPC...
[03/24 00:02:01    190s]         eGRPC active optimizations:
[03/24 00:02:01    190s]          - Move Down
[03/24 00:02:01    190s]          - Downsizing before DRV sizing
[03/24 00:02:01    190s]          - DRV fixing with sizing
[03/24 00:02:01    190s]          - Move to fanout
[03/24 00:02:01    190s]          - Cloning
[03/24 00:02:01    190s]         
[03/24 00:02:01    190s]         Currently running CTS, using active skew data
[03/24 00:02:01    190s]         Reset bufferability constraints...
[03/24 00:02:01    190s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/24 00:02:01    190s]         Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:02:01    190s] End AAE Lib Interpolated Model. (MEM=3266.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:01    191s]         Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]         Clock DAG stats eGRPC initial state:
[03/24 00:02:01    191s]           cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:01    191s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:01    191s]           misc counts      : r=1, pp=0
[03/24 00:02:01    191s]           cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:01    191s]           cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:01    191s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:01    191s]           wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.952pF, total=1.059pF
[03/24 00:02:01    191s]           wire lengths     : top=0.000um, trunk=707.100um, leaf=5179.200um, total=5886.300um
[03/24 00:02:01    191s]           hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:01    191s]         Clock DAG net violations eGRPC initial state: none
[03/24 00:02:01    191s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/24 00:02:01    191s]           Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:01    191s]           Leaf  : target=0.100ns count=12 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[03/24 00:02:01    191s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/24 00:02:01    191s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:01    191s]         Clock DAG hash eGRPC initial state: 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]         CTS services accumulated run-time stats eGRPC initial state:
[03/24 00:02:01    191s]           delay calculator: calls=14165, total_wall_time=0.718s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]           legalizer: calls=1870, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]           steiner router: calls=10429, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]         Primary reporting skew groups eGRPC initial state:
[03/24 00:02:01    191s]           skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255, avg=0.246, sd=0.005], skew [0.017 vs 0.100], 100% {0.239, 0.255} (wid=0.022 ws=0.009) (gid=0.234 gs=0.011)
[03/24 00:02:01    191s]               min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:01    191s]               max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:01    191s]         Skew group summary eGRPC initial state:
[03/24 00:02:01    191s]           skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255, avg=0.246, sd=0.005], skew [0.017 vs 0.100], 100% {0.239, 0.255} (wid=0.022 ws=0.009) (gid=0.234 gs=0.011)
[03/24 00:02:01    191s]         eGRPC Moving buffers...
[03/24 00:02:01    191s]           Clock DAG hash before 'eGRPC Moving buffers': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[03/24 00:02:01    191s]             delay calculator: calls=14165, total_wall_time=0.718s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]             legalizer: calls=1870, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]             steiner router: calls=10429, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]           Violation analysis...
[03/24 00:02:01    191s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]           Clock DAG stats after 'eGRPC Moving buffers':
[03/24 00:02:01    191s]             cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:01    191s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:01    191s]             misc counts      : r=1, pp=0
[03/24 00:02:01    191s]             cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:01    191s]             cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:01    191s]             sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:01    191s]             wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.952pF, total=1.059pF
[03/24 00:02:01    191s]             wire lengths     : top=0.000um, trunk=707.100um, leaf=5179.200um, total=5886.300um
[03/24 00:02:01    191s]             hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:01    191s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[03/24 00:02:01    191s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[03/24 00:02:01    191s]             Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:01    191s]             Leaf  : target=0.100ns count=12 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[03/24 00:02:01    191s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[03/24 00:02:01    191s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:01    191s]           Clock DAG hash after 'eGRPC Moving buffers': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[03/24 00:02:01    191s]             delay calculator: calls=14165, total_wall_time=0.718s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]             legalizer: calls=1870, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]             steiner router: calls=10429, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[03/24 00:02:01    191s]             skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255], skew [0.017 vs 0.100]
[03/24 00:02:01    191s]                 min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:01    191s]                 max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:01    191s]           Skew group summary after 'eGRPC Moving buffers':
[03/24 00:02:01    191s]             skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255], skew [0.017 vs 0.100]
[03/24 00:02:01    191s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:01    191s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[03/24 00:02:01    191s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/24 00:02:01    191s]             delay calculator: calls=14165, total_wall_time=0.718s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]             legalizer: calls=1870, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]             steiner router: calls=10429, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]           Artificially removing long paths...
[03/24 00:02:01    191s]             Clock DAG hash before 'Artificially removing long paths': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[03/24 00:02:01    191s]               delay calculator: calls=14165, total_wall_time=0.718s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]               legalizer: calls=1870, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]               steiner router: calls=10429, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:01    191s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]           Modifying slew-target multiplier from 1 to 0.9
[03/24 00:02:01    191s]           Downsizing prefiltering...
[03/24 00:02:01    191s]           Downsizing prefiltering done.
[03/24 00:02:01    191s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:02:01    191s]           DoDownSizing Summary : numSized = 0, numUnchanged = 2, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 14, numSkippedDueToCloseToSkewTarget = 2
[03/24 00:02:01    191s]           CCOpt-eGRPC Downsizing: considered: 2, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[03/24 00:02:01    191s]           Reverting slew-target multiplier from 0.9 to 1
[03/24 00:02:01    191s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/24 00:02:01    191s]             cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:01    191s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:01    191s]             misc counts      : r=1, pp=0
[03/24 00:02:01    191s]             cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:01    191s]             cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:01    191s]             sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:01    191s]             wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.952pF, total=1.059pF
[03/24 00:02:01    191s]             wire lengths     : top=0.000um, trunk=707.100um, leaf=5179.200um, total=5886.300um
[03/24 00:02:01    191s]             hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:01    191s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[03/24 00:02:01    191s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/24 00:02:01    191s]             Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:01    191s]             Leaf  : target=0.100ns count=12 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[03/24 00:02:01    191s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[03/24 00:02:01    191s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:01    191s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/24 00:02:01    191s]             delay calculator: calls=14260, total_wall_time=0.725s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]             legalizer: calls=1874, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]             steiner router: calls=10461, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/24 00:02:01    191s]             skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255], skew [0.017 vs 0.100]
[03/24 00:02:01    191s]                 min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:01    191s]                 max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:01    191s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[03/24 00:02:01    191s]             skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255], skew [0.017 vs 0.100]
[03/24 00:02:01    191s]           Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:01    191s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:01    191s]         eGRPC Fixing DRVs...
[03/24 00:02:01    191s]           Clock DAG hash before 'eGRPC Fixing DRVs': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[03/24 00:02:01    191s]             delay calculator: calls=14260, total_wall_time=0.725s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]             legalizer: calls=1874, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]             steiner router: calls=10461, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:02:01    191s]           CCOpt-eGRPC: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/24 00:02:01    191s]           
[03/24 00:02:01    191s]           PRO Statistics: Fix DRVs (cell sizing):
[03/24 00:02:01    191s]           =======================================
[03/24 00:02:01    191s]           
[03/24 00:02:01    191s]           Cell changes by Net Type:
[03/24 00:02:01    191s]           
[03/24 00:02:01    191s]           -------------------------------------------------------------------------------------------------
[03/24 00:02:01    191s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/24 00:02:01    191s]           -------------------------------------------------------------------------------------------------
[03/24 00:02:01    191s]           top                0            0           0            0                    0                0
[03/24 00:02:01    191s]           trunk              0            0           0            0                    0                0
[03/24 00:02:01    191s]           leaf               0            0           0            0                    0                0
[03/24 00:02:01    191s]           -------------------------------------------------------------------------------------------------
[03/24 00:02:01    191s]           Total              0            0           0            0                    0                0
[03/24 00:02:01    191s]           -------------------------------------------------------------------------------------------------
[03/24 00:02:01    191s]           
[03/24 00:02:01    191s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/24 00:02:01    191s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/24 00:02:01    191s]           
[03/24 00:02:01    191s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[03/24 00:02:01    191s]             cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:01    191s]             sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:01    191s]             misc counts      : r=1, pp=0
[03/24 00:02:01    191s]             cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:01    191s]             cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:01    191s]             sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:01    191s]             wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.952pF, total=1.059pF
[03/24 00:02:01    191s]             wire lengths     : top=0.000um, trunk=707.100um, leaf=5179.200um, total=5886.300um
[03/24 00:02:01    191s]             hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:01    191s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[03/24 00:02:01    191s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[03/24 00:02:01    191s]             Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:01    191s]             Leaf  : target=0.100ns count=12 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[03/24 00:02:01    191s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[03/24 00:02:01    191s]              Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:01    191s]           Clock DAG hash after 'eGRPC Fixing DRVs': 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[03/24 00:02:01    191s]             delay calculator: calls=14260, total_wall_time=0.725s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]             legalizer: calls=1874, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]             steiner router: calls=10461, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[03/24 00:02:01    191s]             skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255], skew [0.017 vs 0.100]
[03/24 00:02:01    191s]                 min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:01    191s]                 max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:01    191s]           Skew group summary after 'eGRPC Fixing DRVs':
[03/24 00:02:01    191s]             skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255], skew [0.017 vs 0.100]
[03/24 00:02:01    191s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:01    191s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         Slew Diagnostics: After DRV fixing
[03/24 00:02:01    191s]         ==================================
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         Global Causes:
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         -------------------------------------
[03/24 00:02:01    191s]         Cause
[03/24 00:02:01    191s]         -------------------------------------
[03/24 00:02:01    191s]         DRV fixing with buffering is disabled
[03/24 00:02:01    191s]         -------------------------------------
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         Top 5 overslews:
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         ---------------------------------
[03/24 00:02:01    191s]         Overslew    Causes    Driving Pin
[03/24 00:02:01    191s]         ---------------------------------
[03/24 00:02:01    191s]           (empty table)
[03/24 00:02:01    191s]         ---------------------------------
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         -------------------
[03/24 00:02:01    191s]         Cause    Occurences
[03/24 00:02:01    191s]         -------------------
[03/24 00:02:01    191s]           (empty table)
[03/24 00:02:01    191s]         -------------------
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         -------------------
[03/24 00:02:01    191s]         Cause    Occurences
[03/24 00:02:01    191s]         -------------------
[03/24 00:02:01    191s]           (empty table)
[03/24 00:02:01    191s]         -------------------
[03/24 00:02:01    191s]         
[03/24 00:02:01    191s]         Reconnecting optimized routes...
[03/24 00:02:01    191s]         Reset timing graph...
[03/24 00:02:01    191s] Ignoring AAE DB Resetting ...
[03/24 00:02:01    191s]         Reset timing graph done.
[03/24 00:02:01    191s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]         Violation analysis...
[03/24 00:02:01    191s] End AAE Lib Interpolated Model. (MEM=3211.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:01    191s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]         Clock instances to consider for cloning: 0
[03/24 00:02:01    191s]         Reset timing graph...
[03/24 00:02:01    191s] Ignoring AAE DB Resetting ...
[03/24 00:02:01    191s]         Reset timing graph done.
[03/24 00:02:01    191s]         Set dirty flag on 0 instances, 0 nets
[03/24 00:02:01    191s]         Clock DAG stats before routing clock trees:
[03/24 00:02:01    191s]           cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:01    191s]           sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:01    191s]           misc counts      : r=1, pp=0
[03/24 00:02:01    191s]           cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:01    191s]           cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:01    191s]           sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:01    191s]           wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.952pF, total=1.059pF
[03/24 00:02:01    191s]           wire lengths     : top=0.000um, trunk=707.100um, leaf=5179.200um, total=5886.300um
[03/24 00:02:01    191s]           hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:01    191s]         Clock DAG net violations before routing clock trees: none
[03/24 00:02:01    191s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/24 00:02:01    191s]           Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:01    191s]           Leaf  : target=0.100ns count=12 avg=0.095ns sd=0.003ns min=0.090ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
[03/24 00:02:01    191s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/24 00:02:01    191s]            Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:01    191s]         Clock DAG hash before routing clock trees: 18067489572986562304 15348301977417552439
[03/24 00:02:01    191s]         CTS services accumulated run-time stats before routing clock trees:
[03/24 00:02:01    191s]           delay calculator: calls=14265, total_wall_time=0.726s, mean_wall_time=0.051ms
[03/24 00:02:01    191s]           legalizer: calls=1874, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:01    191s]           steiner router: calls=10461, total_wall_time=0.561s, mean_wall_time=0.054ms
[03/24 00:02:01    191s]         Primary reporting skew groups before routing clock trees:
[03/24 00:02:01    191s]           skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255, avg=0.246, sd=0.005], skew [0.017 vs 0.100], 100% {0.239, 0.255} (wid=0.022 ws=0.009) (gid=0.234 gs=0.011)
[03/24 00:02:01    191s]               min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG635_S2/CK
[03/24 00:02:01    191s]               max path sink: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk_r_REG239_S1/CK
[03/24 00:02:01    191s]         Skew group summary before routing clock trees:
[03/24 00:02:01    191s]           skew_group clk/typConstraintMode: insertion delay [min=0.239, max=0.255, avg=0.246, sd=0.005], skew [0.017 vs 0.100], 100% {0.239, 0.255} (wid=0.022 ws=0.009) (gid=0.234 gs=0.011)
[03/24 00:02:01    191s]       eGRPC done.
[03/24 00:02:01    191s]     Calling post conditioning for eGRPC done.
[03/24 00:02:01    191s]   eGR Post Conditioning loop iteration 0 done.
[03/24 00:02:01    191s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/24 00:02:01    191s]   Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:02:01    191s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3211.1M, EPOCH TIME: 1679630521.612073
[03/24 00:02:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.016, REAL:0.011, MEM:2914.1M, EPOCH TIME: 1679630521.623472
[03/24 00:02:01    191s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:01    191s]   Leaving CCOpt scope - ClockRefiner...
[03/24 00:02:01    191s]   Assigned high priority to 0 instances.
[03/24 00:02:01    191s]   Soft fixed 17 clock instances.
[03/24 00:02:01    191s]   Performing Single Pass Refine Place.
[03/24 00:02:01    191s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[03/24 00:02:01    191s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2914.1M, EPOCH TIME: 1679630521.629356
[03/24 00:02:01    191s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2914.1M, EPOCH TIME: 1679630521.629558
[03/24 00:02:01    191s] Processing tracks to init pin-track alignment.
[03/24 00:02:01    191s] z: 2, totalTracks: 1
[03/24 00:02:01    191s] z: 4, totalTracks: 1
[03/24 00:02:01    191s] z: 6, totalTracks: 1
[03/24 00:02:01    191s] z: 8, totalTracks: 1
[03/24 00:02:01    191s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:01    191s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2914.1M, EPOCH TIME: 1679630521.634034
[03/24 00:02:01    191s] Info: 17 insts are soft-fixed.
[03/24 00:02:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] 
[03/24 00:02:01    191s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:01    191s] OPERPROF:       Starting CMU at level 4, MEM:2978.1M, EPOCH TIME: 1679630521.677916
[03/24 00:02:01    191s] OPERPROF:       Finished CMU at level 4, CPU:0.006, REAL:0.004, MEM:3010.1M, EPOCH TIME: 1679630521.681585
[03/24 00:02:01    191s] 
[03/24 00:02:01    191s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:01    191s] Info: 17 insts are soft-fixed.
[03/24 00:02:01    191s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.029, REAL:0.049, MEM:2914.1M, EPOCH TIME: 1679630521.682875
[03/24 00:02:01    191s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2914.1M, EPOCH TIME: 1679630521.682987
[03/24 00:02:01    191s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.004, REAL:0.003, MEM:2914.1M, EPOCH TIME: 1679630521.685596
[03/24 00:02:01    191s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2914.1MB).
[03/24 00:02:01    191s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.038, REAL:0.057, MEM:2914.1M, EPOCH TIME: 1679630521.686126
[03/24 00:02:01    191s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.038, REAL:0.057, MEM:2914.1M, EPOCH TIME: 1679630521.686202
[03/24 00:02:01    191s] TDRefine: refinePlace mode is spiral
[03/24 00:02:01    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.8
[03/24 00:02:01    191s] OPERPROF: Starting RefinePlace at level 1, MEM:2914.1M, EPOCH TIME: 1679630521.686304
[03/24 00:02:01    191s] *** Starting refinePlace (0:03:11 mem=2914.1M) ***
[03/24 00:02:01    191s] Total net bbox length = 6.039e+04 (2.846e+04 3.194e+04) (ext = 3.451e+03)
[03/24 00:02:01    191s] 
[03/24 00:02:01    191s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:01    191s] Info: 17 insts are soft-fixed.
[03/24 00:02:01    191s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    191s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    191s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    191s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    191s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    191s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2914.1M, EPOCH TIME: 1679630521.693027
[03/24 00:02:01    191s] Starting refinePlace ...
[03/24 00:02:01    191s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    191s] One DDP V2 for no tweak run.
[03/24 00:02:01    191s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    191s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2978.1M, EPOCH TIME: 1679630521.701428
[03/24 00:02:01    191s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:02:01    191s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2978.1M, EPOCH TIME: 1679630521.701565
[03/24 00:02:01    191s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2978.1M, EPOCH TIME: 1679630521.701693
[03/24 00:02:01    191s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2978.1M, EPOCH TIME: 1679630521.701789
[03/24 00:02:01    191s] DDP markSite nrRow 93 nrJob 93
[03/24 00:02:01    191s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.001, REAL:0.000, MEM:2978.1M, EPOCH TIME: 1679630521.702003
[03/24 00:02:01    191s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.001, REAL:0.001, MEM:2978.1M, EPOCH TIME: 1679630521.702096
[03/24 00:02:01    191s]   Spread Effort: high, standalone mode, useDDP on.
[03/24 00:02:01    191s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2914.1MB) @(0:03:11 - 0:03:11).
[03/24 00:02:01    191s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:01    191s] wireLenOptFixPriorityInst 716 inst fixed
[03/24 00:02:01    191s] 
[03/24 00:02:01    191s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:02:01    191s] Move report: legalization moves 26 insts, mean move: 2.69 um, max move: 7.20 um spiral
[03/24 00:02:01    191s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U70): (127.40, 208.60) --> (127.40, 215.80)
[03/24 00:02:01    191s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/24 00:02:01    191s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:01    191s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2926.3MB) @(0:03:11 - 0:03:11).
[03/24 00:02:01    191s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:02:01    191s] Move report: Detail placement moves 26 insts, mean move: 2.69 um, max move: 7.20 um 
[03/24 00:02:01    191s] 	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U70): (127.40, 208.60) --> (127.40, 215.80)
[03/24 00:02:01    191s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2926.3MB
[03/24 00:02:01    191s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:01    191s]   maximum (X+Y) =         7.20 um
[03/24 00:02:01    191s]   inst (buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U70) with max move: (127.4, 208.6) -> (127.4, 215.8)
[03/24 00:02:01    191s]   mean    (X+Y) =         2.69 um
[03/24 00:02:01    191s] Summary Report:
[03/24 00:02:01    191s] Instances move: 26 (out of 2616 movable)
[03/24 00:02:01    191s] Instances flipped: 0
[03/24 00:02:01    191s] Mean displacement: 2.69 um
[03/24 00:02:01    191s] Max displacement: 7.20 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/U70) (127.4, 208.6) -> (127.4, 215.8)
[03/24 00:02:01    191s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
[03/24 00:02:01    191s] 	Violation at original loc: Placement Blockage Violation
[03/24 00:02:01    191s] Total instances moved : 26
[03/24 00:02:01    191s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.153, REAL:0.108, MEM:2926.3M, EPOCH TIME: 1679630521.801318
[03/24 00:02:01    191s] Total net bbox length = 6.044e+04 (2.848e+04 3.196e+04) (ext = 3.451e+03)
[03/24 00:02:01    191s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2926.3MB
[03/24 00:02:01    191s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2926.3MB) @(0:03:11 - 0:03:11).
[03/24 00:02:01    191s] *** Finished refinePlace (0:03:11 mem=2926.3M) ***
[03/24 00:02:01    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.8
[03/24 00:02:01    191s] OPERPROF: Finished RefinePlace at level 1, CPU:0.161, REAL:0.116, MEM:2926.3M, EPOCH TIME: 1679630521.802411
[03/24 00:02:01    191s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2926.3M, EPOCH TIME: 1679630521.802522
[03/24 00:02:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:01    191s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.011, REAL:0.007, MEM:2914.3M, EPOCH TIME: 1679630521.809598
[03/24 00:02:01    191s]   ClockRefiner summary
[03/24 00:02:01    191s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 733).
[03/24 00:02:01    191s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 17).
[03/24 00:02:01    191s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 716).
[03/24 00:02:01    191s]   Restoring pStatusCts on 17 clock instances.
[03/24 00:02:01    191s]   Revert refine place priority changes on 0 instances.
[03/24 00:02:01    191s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:02:01    191s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.8 real=0:00:00.7)
[03/24 00:02:01    191s]   CCOpt::Phase::Routing...
[03/24 00:02:01    191s]   Clock implementation routing...
[03/24 00:02:01    191s]     Leaving CCOpt scope - Routing Tools...
[03/24 00:02:01    191s] Net route status summary:
[03/24 00:02:01    191s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:01    191s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:01    191s]     Routing using eGR in eGR->NR Step...
[03/24 00:02:01    191s]       Early Global Route - eGR->Nr High Frequency step...
[03/24 00:02:01    191s] (ccopt eGR): There are 18 nets to be routed. 0 nets have skip routing designation.
[03/24 00:02:01    191s] (ccopt eGR): There are 18 nets for routing of which 18 have one or more fixed wires.
[03/24 00:02:01    191s] (ccopt eGR): Start to route 18 all nets
[03/24 00:02:01    191s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:01    191s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:01    191s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] (I)      ================== Layers ==================
[03/24 00:02:01    191s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    191s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:01    191s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    191s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:01    191s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:01    191s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    191s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:01    191s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:01    191s] (I)      Started Import and model ( Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:01    191s] (I)      == Non-default Options ==
[03/24 00:02:01    191s] (I)      Clean congestion better                            : true
[03/24 00:02:01    191s] (I)      Estimate vias on DPT layer                         : true
[03/24 00:02:01    191s] (I)      Clean congestion layer assignment rounds           : 3
[03/24 00:02:01    191s] (I)      Layer constraints as soft constraints              : true
[03/24 00:02:01    191s] (I)      Soft top layer                                     : true
[03/24 00:02:01    191s] (I)      Skip prospective layer relax nets                  : true
[03/24 00:02:01    191s] (I)      Better NDR handling                                : true
[03/24 00:02:01    191s] (I)      Improved NDR modeling in LA                        : true
[03/24 00:02:01    191s] (I)      Routing cost fix for NDR handling                  : true
[03/24 00:02:01    191s] (I)      Block tracks for preroutes                         : true
[03/24 00:02:01    191s] (I)      Assign IRoute by net group key                     : true
[03/24 00:02:01    191s] (I)      Block unroutable channels                          : true
[03/24 00:02:01    191s] (I)      Block unroutable channels 3D                       : true
[03/24 00:02:01    191s] (I)      Bound layer relaxed segment wl                     : true
[03/24 00:02:01    191s] (I)      Blocked pin reach length threshold                 : 2
[03/24 00:02:01    191s] (I)      Check blockage within NDR space in TA              : true
[03/24 00:02:01    191s] (I)      Skip must join for term with via pillar            : true
[03/24 00:02:01    191s] (I)      Model find APA for IO pin                          : true
[03/24 00:02:01    191s] (I)      On pin location for off pin term                   : true
[03/24 00:02:01    191s] (I)      Handle EOL spacing                                 : true
[03/24 00:02:01    191s] (I)      Merge PG vias by gap                               : true
[03/24 00:02:01    191s] (I)      Maximum routing layer                              : 4
[03/24 00:02:01    191s] (I)      Route selected nets only                           : true
[03/24 00:02:01    191s] (I)      Refine MST                                         : true
[03/24 00:02:01    191s] (I)      Honor PRL                                          : true
[03/24 00:02:01    191s] (I)      Strong congestion aware                            : true
[03/24 00:02:01    191s] (I)      Improved initial location for IRoutes              : true
[03/24 00:02:01    191s] (I)      Multi panel TA                                     : true
[03/24 00:02:01    191s] (I)      Penalize wire overlap                              : true
[03/24 00:02:01    191s] (I)      Expand small instance blockage                     : true
[03/24 00:02:01    191s] (I)      Reduce via in TA                                   : true
[03/24 00:02:01    191s] (I)      SS-aware routing                                   : true
[03/24 00:02:01    191s] (I)      Improve tree edge sharing                          : true
[03/24 00:02:01    191s] (I)      Improve 2D via estimation                          : true
[03/24 00:02:01    191s] (I)      Refine Steiner tree                                : true
[03/24 00:02:01    191s] (I)      Build spine tree                                   : true
[03/24 00:02:01    191s] (I)      Model pass through capacity                        : true
[03/24 00:02:01    191s] (I)      Extend blockages by a half GCell                   : true
[03/24 00:02:01    191s] (I)      Consider pin shapes                                : true
[03/24 00:02:01    191s] (I)      Consider pin shapes for all nodes                  : true
[03/24 00:02:01    191s] (I)      Consider NR APA                                    : true
[03/24 00:02:01    191s] (I)      Consider IO pin shape                              : true
[03/24 00:02:01    191s] (I)      Fix pin connection bug                             : true
[03/24 00:02:01    191s] (I)      Consider layer RC for local wires                  : true
[03/24 00:02:01    191s] (I)      Route to clock mesh pin                            : true
[03/24 00:02:01    191s] (I)      LA-aware pin escape length                         : 2
[03/24 00:02:01    191s] (I)      Connect multiple ports                             : true
[03/24 00:02:01    191s] (I)      Split for must join                                : true
[03/24 00:02:01    191s] (I)      Number of threads                                  : 6
[03/24 00:02:01    191s] (I)      Routing effort level                               : 10000
[03/24 00:02:01    191s] (I)      Prefer layer length threshold                      : 8
[03/24 00:02:01    191s] (I)      Overflow penalty cost                              : 10
[03/24 00:02:01    191s] (I)      A-star cost                                        : 0.300000
[03/24 00:02:01    191s] (I)      Misalignment cost                                  : 10.000000
[03/24 00:02:01    191s] (I)      Threshold for short IRoute                         : 6
[03/24 00:02:01    191s] (I)      Via cost during post routing                       : 1.000000
[03/24 00:02:01    191s] (I)      Layer congestion ratios                            : { { 1.0 } }
[03/24 00:02:01    191s] (I)      Source-to-sink ratio                               : 0.300000
[03/24 00:02:01    191s] (I)      Scenic ratio bound                                 : 3.000000
[03/24 00:02:01    191s] (I)      Segment layer relax scenic ratio                   : 1.250000
[03/24 00:02:01    191s] (I)      Source-sink aware LA ratio                         : 0.500000
[03/24 00:02:01    191s] (I)      PG-aware similar topology routing                  : true
[03/24 00:02:01    191s] (I)      Maze routing via cost fix                          : true
[03/24 00:02:01    191s] (I)      Apply PRL on PG terms                              : true
[03/24 00:02:01    191s] (I)      Apply PRL on obs objects                           : true
[03/24 00:02:01    191s] (I)      Handle range-type spacing rules                    : true
[03/24 00:02:01    191s] (I)      PG gap threshold multiplier                        : 10.000000
[03/24 00:02:01    191s] (I)      Parallel spacing query fix                         : true
[03/24 00:02:01    191s] (I)      Force source to root IR                            : true
[03/24 00:02:01    191s] (I)      Layer Weights                                      : L2:4 L3:2.5
[03/24 00:02:01    191s] (I)      Do not relax to DPT layer                          : true
[03/24 00:02:01    191s] (I)      No DPT in post routing                             : true
[03/24 00:02:01    191s] (I)      Modeling PG via merging fix                        : true
[03/24 00:02:01    191s] (I)      Shield aware TA                                    : true
[03/24 00:02:01    191s] (I)      Strong shield aware TA                             : true
[03/24 00:02:01    191s] (I)      Overflow calculation fix in LA                     : true
[03/24 00:02:01    191s] (I)      Post routing fix                                   : true
[03/24 00:02:01    191s] (I)      Strong post routing                                : true
[03/24 00:02:01    191s] (I)      Access via pillar from top                         : true
[03/24 00:02:01    191s] (I)      NDR via pillar fix                                 : true
[03/24 00:02:01    191s] (I)      Violation on path threshold                        : 1
[03/24 00:02:01    191s] (I)      Pass through capacity modeling                     : true
[03/24 00:02:01    191s] (I)      Select the non-relaxed segments in post routing stage : true
[03/24 00:02:01    191s] (I)      Select term pin box for io pin                     : true
[03/24 00:02:01    191s] (I)      Penalize NDR sharing                               : true
[03/24 00:02:01    191s] (I)      Enable special modeling                            : false
[03/24 00:02:01    191s] (I)      Keep fixed segments                                : true
[03/24 00:02:01    191s] (I)      Reorder net groups by key                          : true
[03/24 00:02:01    191s] (I)      Increase net scenic ratio                          : true
[03/24 00:02:01    191s] (I)      Method to set GCell size                           : row
[03/24 00:02:01    191s] (I)      Connect multiple ports and must join fix           : true
[03/24 00:02:01    191s] (I)      Avoid high resistance layers                       : true
[03/24 00:02:01    191s] (I)      Model find APA for IO pin fix                      : true
[03/24 00:02:01    191s] (I)      Avoid connecting non-metal layers                  : true
[03/24 00:02:01    191s] (I)      Use track pitch for NDR                            : true
[03/24 00:02:01    191s] (I)      Enable layer relax to lower layer                  : true
[03/24 00:02:01    191s] (I)      Enable layer relax to upper layer                  : true
[03/24 00:02:01    191s] (I)      Top layer relaxation fix                           : true
[03/24 00:02:01    191s] (I)      Handle non-default track width                     : false
[03/24 00:02:01    191s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:01    191s] (I)      Use row-based GCell size
[03/24 00:02:01    191s] (I)      Use row-based GCell align
[03/24 00:02:01    191s] (I)      layer 0 area = 89000
[03/24 00:02:01    191s] (I)      layer 1 area = 120000
[03/24 00:02:01    191s] (I)      layer 2 area = 120000
[03/24 00:02:01    191s] (I)      layer 3 area = 120000
[03/24 00:02:01    191s] (I)      GCell unit size   : 3600
[03/24 00:02:01    191s] (I)      GCell multiplier  : 1
[03/24 00:02:01    191s] (I)      GCell row height  : 3600
[03/24 00:02:01    191s] (I)      Actual row height : 3600
[03/24 00:02:01    191s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:01    191s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:01    191s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:01    191s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:01    191s] (I)      ============== Default via ===============
[03/24 00:02:01    191s] (I)      +---+------------------+-----------------+
[03/24 00:02:01    191s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:01    191s] (I)      +---+------------------+-----------------+
[03/24 00:02:01    191s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:01    191s] (I)      | 2 |    3  V2_H       |   25  V2_2CUT_N |
[03/24 00:02:01    191s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:01    191s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:01    191s] (I)      | 5 |    6  V5_H       |   36  V5_2CUT_W |
[03/24 00:02:01    191s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:01    191s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:01    191s] (I)      +---+------------------+-----------------+
[03/24 00:02:01    191s] [NR-eGR] Read 34 PG shapes
[03/24 00:02:01    191s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:01    191s] [NR-eGR] Read 0 other shapes
[03/24 00:02:01    191s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:01    191s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:01    191s] [NR-eGR] #PG Blockages       : 34
[03/24 00:02:01    191s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:01    191s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:01    191s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:01    191s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:01    191s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:01    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/24 00:02:01    191s] [NR-eGR] Read 2683 nets ( ignored 2665 )
[03/24 00:02:01    191s] [NR-eGR] Connected 0 must-join pins/ports
[03/24 00:02:01    191s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:01    191s] (I)      Read Num Blocks=3393  Num Prerouted Wires=0  Num CS=0
[03/24 00:02:01    191s] (I)      Layer 1 (V) : #blockages 1224 : #preroutes 0
[03/24 00:02:01    191s] (I)      Layer 2 (H) : #blockages 1090 : #preroutes 0
[03/24 00:02:01    191s] (I)      Layer 3 (V) : #blockages 1079 : #preroutes 0
[03/24 00:02:01    191s] (I)      Moved 1 terms for better access 
[03/24 00:02:01    191s] (I)      Number of ignored nets                =      0
[03/24 00:02:01    191s] (I)      Number of connected nets              =      0
[03/24 00:02:01    191s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[03/24 00:02:01    191s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:01    191s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:01    191s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:01    191s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:01    191s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:01    191s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:01    191s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:01    191s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:01    191s] [NR-eGR] There are 18 clock nets ( 18 with NDR ).
[03/24 00:02:01    191s] (I)      Ndr track 0 does not exist
[03/24 00:02:01    191s] (I)      Ndr track 0 does not exist
[03/24 00:02:01    191s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:01    191s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:01    191s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:01    191s] (I)      Site width          :   400  (dbu)
[03/24 00:02:01    191s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:01    191s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:01    191s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:01    191s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:01    191s] (I)      Grid                :    97    97     4
[03/24 00:02:01    191s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:01    191s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:01    191s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:01    191s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:01    191s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:01    191s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:01    191s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:01    191s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:01    191s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:01    191s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:01    191s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:01    191s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:01    191s] (I)      --------------------------------------------------------
[03/24 00:02:01    191s] 
[03/24 00:02:01    191s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:01    191s] [NR-eGR] Rule id: 0  Nets: 18
[03/24 00:02:01    191s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:01    191s] (I)                    Layer    2    3    4 
[03/24 00:02:01    191s] (I)                    Pitch  800  800  800 
[03/24 00:02:01    191s] (I)             #Used tracks    2    2    2 
[03/24 00:02:01    191s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:01    191s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:01    191s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:01    191s] (I)                    Layer    2    3    4 
[03/24 00:02:01    191s] (I)                    Pitch  400  400  400 
[03/24 00:02:01    191s] (I)             #Used tracks    1    1    1 
[03/24 00:02:01    191s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:01    191s] [NR-eGR] ========================================
[03/24 00:02:01    191s] [NR-eGR] 
[03/24 00:02:01    191s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:01    191s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:01    191s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:01    191s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:01    191s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:01    191s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:01    191s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:01    191s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:01    191s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:01    191s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2906.28 MB )
[03/24 00:02:01    191s] (I)      Reset routing kernel
[03/24 00:02:01    191s] (I)      Started Global Routing ( Curr Mem: 2906.28 MB )
[03/24 00:02:01    191s] (I)      totalPins=751  totalGlobalPin=750 (99.87%)
[03/24 00:02:01    191s] (I)      total 2D Cap : 149198 = (79549 H, 69649 V)
[03/24 00:02:01    191s] [NR-eGR] Layer group 1: route 18 net(s) in layer range [3, 4]
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1a Route ============
[03/24 00:02:01    191s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1b Route ============
[03/24 00:02:01    191s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    191s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.706000e+03um
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1c Route ============
[03/24 00:02:01    191s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1d Route ============
[03/24 00:02:01    191s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1e Route ============
[03/24 00:02:01    191s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    191s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.706000e+03um
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1f Route ============
[03/24 00:02:01    191s] (I)      Usage: 1585 = (748 H, 837 V) = (0.94% H, 1.20% V) = (2.693e+03um H, 3.013e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1g Route ============
[03/24 00:02:01    191s] (I)      Usage: 1567 = (736 H, 831 V) = (0.93% H, 1.19% V) = (2.650e+03um H, 2.992e+03um V)
[03/24 00:02:01    191s] (I)      #Nets         : 18
[03/24 00:02:01    191s] (I)      #Relaxed nets : 2
[03/24 00:02:01    191s] (I)      Wire length   : 1338
[03/24 00:02:01    191s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 4]
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1h Route ============
[03/24 00:02:01    191s] (I)      Usage: 1567 = (737 H, 830 V) = (0.93% H, 1.19% V) = (2.653e+03um H, 2.988e+03um V)
[03/24 00:02:01    191s] (I)      total 2D Cap : 225935 = (79549 H, 146386 V)
[03/24 00:02:01    191s] [NR-eGR] Layer group 2: route 2 net(s) in layer range [2, 4]
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1a Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1b Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.308000e+03um
[03/24 00:02:01    191s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/24 00:02:01    191s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1c Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1d Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1e Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.308000e+03um
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1f Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1g Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] (I)      ============  Phase 1h Route ============
[03/24 00:02:01    191s] (I)      Usage: 2030 = (947 H, 1083 V) = (1.19% H, 0.74% V) = (3.409e+03um H, 3.899e+03um V)
[03/24 00:02:01    191s] (I)      
[03/24 00:02:01    191s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:01    191s] [NR-eGR]                        OverCon            
[03/24 00:02:01    191s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:01    191s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:01    191s] [NR-eGR] ----------------------------------------------
[03/24 00:02:01    191s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    191s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    191s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    191s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    191s] [NR-eGR] ----------------------------------------------
[03/24 00:02:01    191s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:01    191s] [NR-eGR] 
[03/24 00:02:01    191s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] (I)      total 2D Cap : 227389 = (80224 H, 147165 V)
[03/24 00:02:01    191s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:01    191s] (I)      ============= Track Assignment ============
[03/24 00:02:01    191s] (I)      Started Track Assignment (6T) ( Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:02:01    191s] (I)      Run Multi-thread track assignment
[03/24 00:02:01    191s] (I)      Finished Track Assignment (6T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] (I)      Started Export ( Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] [NR-eGR]             Length (um)   Vias 
[03/24 00:02:01    191s] [NR-eGR] -------------------------------
[03/24 00:02:01    191s] [NR-eGR]  M1  (1H)             0   9438 
[03/24 00:02:01    191s] [NR-eGR]  M2  (2V)         31349  13885 
[03/24 00:02:01    191s] [NR-eGR]  M3  (3H)         35021    782 
[03/24 00:02:01    191s] [NR-eGR]  M4  (4V)          6766      0 
[03/24 00:02:01    191s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:02:01    191s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:02:01    191s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:02:01    191s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:02:01    191s] [NR-eGR] -------------------------------
[03/24 00:02:01    191s] [NR-eGR]      Total        73136  24105 
[03/24 00:02:01    191s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    191s] [NR-eGR] Total half perimeter of net bounding box: 60442um
[03/24 00:02:01    191s] [NR-eGR] Total length: 73136um, number of vias: 24105
[03/24 00:02:01    191s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    191s] [NR-eGR] Total eGR-routed clock nets wire length: 5886um, number of vias: 2002
[03/24 00:02:01    191s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    191s] [NR-eGR] Report for selected net(s) only.
[03/24 00:02:01    191s] [NR-eGR]             Length (um)  Vias 
[03/24 00:02:01    191s] [NR-eGR] ------------------------------
[03/24 00:02:01    191s] [NR-eGR]  M1  (1H)             0   750 
[03/24 00:02:01    191s] [NR-eGR]  M2  (2V)          1290   905 
[03/24 00:02:01    191s] [NR-eGR]  M3  (3H)          2831   347 
[03/24 00:02:01    191s] [NR-eGR]  M4  (4V)          1766     0 
[03/24 00:02:01    191s] [NR-eGR]  M5  (5H)             0     0 
[03/24 00:02:01    191s] [NR-eGR]  M6  (6V)             0     0 
[03/24 00:02:01    191s] [NR-eGR]  MQ  (7H)             0     0 
[03/24 00:02:01    191s] [NR-eGR]  LM  (8V)             0     0 
[03/24 00:02:01    191s] [NR-eGR] ------------------------------
[03/24 00:02:01    191s] [NR-eGR]      Total         5886  2002 
[03/24 00:02:01    191s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    191s] [NR-eGR] Total half perimeter of net bounding box: 2634um
[03/24 00:02:01    191s] [NR-eGR] Total length: 5886um, number of vias: 2002
[03/24 00:02:01    191s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    191s] [NR-eGR] Total routed clock nets wire length: 5886um, number of vias: 2002
[03/24 00:02:01    191s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:01    191s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 2914.28 MB )
[03/24 00:02:01    191s] (I)      ==================================== Runtime Summary ====================================
[03/24 00:02:01    191s] (I)       Step                                        %      Start     Finish      Real       CPU 
[03/24 00:02:01    191s] (I)      -----------------------------------------------------------------------------------------
[03/24 00:02:01    191s] (I)       Early Global Route kernel             100.00%  32.81 sec  32.94 sec  0.13 sec  0.14 sec 
[03/24 00:02:01    191s] (I)       +-Import and model                     28.82%  32.82 sec  32.85 sec  0.04 sec  0.04 sec 
[03/24 00:02:01    191s] (I)       | +-Create place DB                     5.41%  32.82 sec  32.82 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    191s] (I)       | | +-Import place data                 5.28%  32.82 sec  32.82 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read instances and placement    1.75%  32.82 sec  32.82 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read nets                       3.30%  32.82 sec  32.82 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | +-Create route DB                    16.60%  32.82 sec  32.84 sec  0.02 sec  0.02 sec 
[03/24 00:02:01    191s] (I)       | | +-Import route data (6T)           13.73%  32.83 sec  32.84 sec  0.02 sec  0.02 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read blockages ( Layer 2-4 )    3.03%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read routing blockages        0.00%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read instance blockages       0.56%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read PG blockages             1.24%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read clock blockages          0.06%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read other blockages          0.05%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read halo blockages           0.03%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Read boundary cut boxes       0.00%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read blackboxes                 0.03%  32.83 sec  32.83 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read prerouted                  0.59%  32.83 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read unlegalized nets           0.22%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Read nets                       0.13%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Set up via pillars              0.01%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Initialize 3D grid graph        0.35%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Model blockage capacity         2.44%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | | +-Initialize 3D capacity        2.05%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Move terms for access (6T)      2.08%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | +-Read aux data                       0.00%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | +-Others data preparation             0.12%  32.84 sec  32.84 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | +-Create route kernel                 5.67%  32.84 sec  32.85 sec  0.01 sec  0.01 sec 
[03/24 00:02:01    191s] (I)       +-Global Routing                       36.29%  32.85 sec  32.90 sec  0.05 sec  0.05 sec 
[03/24 00:02:01    191s] (I)       | +-Initialization                      0.13%  32.85 sec  32.85 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | +-Net group 1                        19.69%  32.85 sec  32.88 sec  0.03 sec  0.04 sec 
[03/24 00:02:01    191s] (I)       | | +-Generate topology (6T)            2.39%  32.85 sec  32.86 sec  0.00 sec  0.01 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1a                          2.22%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Pattern routing (6T)            1.79%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1b                          0.34%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1c                          0.05%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1d                          0.04%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1e                          0.29%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Route legalization              0.00%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1f                          0.05%  32.86 sec  32.86 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1g                          1.68%  32.86 sec  32.87 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Post Routing                    1.44%  32.86 sec  32.87 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Phase 1h                          1.66%  32.87 sec  32.87 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | | +-Post Routing                    1.47%  32.87 sec  32.87 sec  0.00 sec  0.00 sec 
[03/24 00:02:01    191s] (I)       | | +-Layer assignment (6T)             7.91%  32.87 sec  32.88 sec  0.01 sec  0.02 sec 
[03/24 00:02:02    191s] (I)       | +-Net group 2                        14.72%  32.88 sec  32.90 sec  0.02 sec  0.01 sec 
[03/24 00:02:02    191s] (I)       | | +-Generate topology (6T)            0.15%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1a                          1.62%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | | +-Pattern routing (6T)            1.29%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | | +-Add via demand to 2D            0.04%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1b                          0.16%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1c                          0.04%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1d                          0.04%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1e                          0.29%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | | +-Route legalization              0.00%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1f                          0.05%  32.88 sec  32.88 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1g                          0.24%  32.89 sec  32.89 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | | +-Post Routing                    0.07%  32.89 sec  32.89 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Phase 1h                          0.23%  32.89 sec  32.89 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | | +-Post Routing                    0.06%  32.89 sec  32.89 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Layer assignment (6T)             8.09%  32.89 sec  32.90 sec  0.01 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       +-Export 3D cong map                    1.31%  32.90 sec  32.90 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | +-Export 2D cong map                  0.41%  32.90 sec  32.90 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       +-Extract Global 3D Wires               0.03%  32.90 sec  32.90 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       +-Track Assignment (6T)                 9.66%  32.90 sec  32.91 sec  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)       | +-Initialization                      0.05%  32.90 sec  32.90 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | +-Track Assignment Kernel             9.17%  32.90 sec  32.91 sec  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)       | +-Free Memory                         0.00%  32.91 sec  32.91 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       +-Export                               16.61%  32.91 sec  32.94 sec  0.02 sec  0.03 sec 
[03/24 00:02:02    191s] (I)       | +-Export DB wires                     2.60%  32.91 sec  32.92 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Export all nets (6T)              1.07%  32.91 sec  32.92 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | | +-Set wire vias (6T)                1.27%  32.92 sec  32.92 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       | +-Report wirelength                  10.54%  32.92 sec  32.93 sec  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)       | +-Update net boxes                    2.94%  32.93 sec  32.94 sec  0.00 sec  0.01 sec 
[03/24 00:02:02    191s] (I)       | +-Update timing                       0.00%  32.94 sec  32.94 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)       +-Postprocess design                    0.39%  32.94 sec  32.94 sec  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)      ==================== Summary by functions =====================
[03/24 00:02:02    191s] (I)       Lv  Step                                %      Real       CPU 
[03/24 00:02:02    191s] (I)      ---------------------------------------------------------------
[03/24 00:02:02    191s] (I)        0  Early Global Route kernel     100.00%  0.13 sec  0.14 sec 
[03/24 00:02:02    191s] (I)        1  Global Routing                 36.29%  0.05 sec  0.05 sec 
[03/24 00:02:02    191s] (I)        1  Import and model               28.82%  0.04 sec  0.04 sec 
[03/24 00:02:02    191s] (I)        1  Export                         16.61%  0.02 sec  0.03 sec 
[03/24 00:02:02    191s] (I)        1  Track Assignment (6T)           9.66%  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        1  Export 3D cong map              1.31%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        1  Postprocess design              0.39%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Net group 1                    19.69%  0.03 sec  0.04 sec 
[03/24 00:02:02    191s] (I)        2  Create route DB                16.60%  0.02 sec  0.02 sec 
[03/24 00:02:02    191s] (I)        2  Net group 2                    14.72%  0.02 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        2  Report wirelength              10.54%  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        2  Track Assignment Kernel         9.17%  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        2  Create route kernel             5.67%  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        2  Create place DB                 5.41%  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        2  Update net boxes                2.94%  0.00 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        2  Export DB wires                 2.60%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Export 2D cong map              0.41%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Initialization                  0.18%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Others data preparation         0.12%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Layer assignment (6T)          16.00%  0.02 sec  0.02 sec 
[03/24 00:02:02    191s] (I)        3  Import route data (6T)         13.73%  0.02 sec  0.02 sec 
[03/24 00:02:02    191s] (I)        3  Import place data               5.28%  0.01 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1a                        3.84%  0.00 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        3  Generate topology (6T)          2.54%  0.00 sec  0.01 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1g                        1.92%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1h                        1.89%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Set wire vias (6T)              1.27%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Export all nets (6T)            1.07%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1e                        0.58%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1b                        0.51%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1f                        0.10%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1d                        0.09%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        3  Phase 1c                        0.08%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Read nets                       3.42%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Pattern routing (6T)            3.09%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Post Routing                    3.04%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Read blockages ( Layer 2-4 )    3.03%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Model blockage capacity         2.44%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Move terms for access (6T)      2.08%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Read instances and placement    1.75%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Read prerouted                  0.59%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Initialize 3D grid graph        0.35%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Read unlegalized nets           0.22%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Initialize 3D capacity          2.05%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read PG blockages               1.24%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read instance blockages         0.56%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read clock blockages            0.06%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read other blockages            0.05%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read halo blockages             0.03%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:02    191s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:02    191s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:02    191s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/24 00:02:02    191s]     Routing using eGR in eGR->NR Step done.
[03/24 00:02:02    191s]     Routing using NR in eGR->NR Step...
[03/24 00:02:02    191s] 
[03/24 00:02:02    191s] CCOPT: Preparing to route 18 clock nets with NanoRoute.
[03/24 00:02:02    191s]   All net are default rule.
[03/24 00:02:02    191s]   Preferred NanoRoute mode settings: Current
[03/24 00:02:02    191s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/24 00:02:02    191s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/24 00:02:02    191s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/24 00:02:02    191s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/24 00:02:02    191s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/24 00:02:02    191s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[03/24 00:02:02    191s] To increase the message display limit, refer to the product command reference manual.
[03/24 00:02:02    191s]       Clock detailed routing...
[03/24 00:02:02    191s]         NanoRoute...
[03/24 00:02:02    191s] % Begin globalDetailRoute (date=03/24 00:02:02, mem=2264.2M)
[03/24 00:02:02    191s] 
[03/24 00:02:02    191s] globalDetailRoute
[03/24 00:02:02    191s] 
[03/24 00:02:02    191s] #Start globalDetailRoute on Fri Mar 24 00:02:02 2023
[03/24 00:02:02    191s] #
[03/24 00:02:02    191s] ### Time Record (globalDetailRoute) is installed.
[03/24 00:02:02    191s] ### Time Record (Pre Callback) is installed.
[03/24 00:02:02    191s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:02:02    191s] ### Time Record (DB Import) is installed.
[03/24 00:02:02    191s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:02:02    191s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:02:02    191s] ### Net info: total nets: 5638
[03/24 00:02:02    191s] ### Net info: dirty nets: 0
[03/24 00:02:02    191s] ### Net info: marked as disconnected nets: 0
[03/24 00:02:02    191s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=18)
[03/24 00:02:02    191s] #num needed restored net=0
[03/24 00:02:02    191s] #need_extraction net=0 (total=5638)
[03/24 00:02:02    191s] ### Net info: fully routed nets: 18
[03/24 00:02:02    191s] ### Net info: trivial (< 2 pins) nets: 2955
[03/24 00:02:02    191s] ### Net info: unrouted nets: 2665
[03/24 00:02:02    191s] ### Net info: re-extraction nets: 0
[03/24 00:02:02    191s] ### Net info: selected nets: 18
[03/24 00:02:02    191s] ### Net info: ignored nets: 0
[03/24 00:02:02    191s] ### Net info: skip routing nets: 0
[03/24 00:02:02    191s] ### import design signature (3): route=1746797273 fixed_route=935769366 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1786049549 dirty_area=0 del_dirty_area=0 cell=291849821 placement=180727795 pin_access=1 inst_pattern=1
[03/24 00:02:02    191s] ### Time Record (DB Import) is uninstalled.
[03/24 00:02:02    191s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:02:02    191s] #
[03/24 00:02:02    191s] #Wire/Via statistics before line assignment ...
[03/24 00:02:02    191s] #Total number of nets with non-default rule or having extra spacing = 18
[03/24 00:02:02    191s] #Total wire length = 5886 um.
[03/24 00:02:02    191s] #Total half perimeter of net bounding box = 2660 um.
[03/24 00:02:02    191s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:02    191s] #Total wire length on LAYER M2 = 1290 um.
[03/24 00:02:02    191s] #Total wire length on LAYER M3 = 2831 um.
[03/24 00:02:02    191s] #Total wire length on LAYER M4 = 1766 um.
[03/24 00:02:02    191s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:02    191s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:02    191s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:02    191s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:02    191s] #Total number of vias = 2002
[03/24 00:02:02    191s] #Up-Via Summary (total 2002):
[03/24 00:02:02    191s] #           
[03/24 00:02:02    191s] #-----------------------
[03/24 00:02:02    191s] # M1                750
[03/24 00:02:02    191s] # M2                905
[03/24 00:02:02    191s] # M3                347
[03/24 00:02:02    191s] #-----------------------
[03/24 00:02:02    191s] #                  2002 
[03/24 00:02:02    191s] #
[03/24 00:02:02    191s] ### Time Record (Data Preparation) is installed.
[03/24 00:02:02    191s] #Start routing data preparation on Fri Mar 24 00:02:02 2023
[03/24 00:02:02    191s] #
[03/24 00:02:02    191s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:02:02    191s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:02:02    191s] #Voltage range [0.000 - 1.200] has 5636 nets.
[03/24 00:02:02    191s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:02:02    191s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:02:02    191s] #Build and mark too close pins for the same net.
[03/24 00:02:02    191s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:02:02    191s] #Initial pin access analysis.
[03/24 00:02:02    192s] #Detail pin access analysis.
[03/24 00:02:02    192s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:02:02    192s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:02:02    192s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:02    192s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:02    192s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:02    192s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:02    192s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:02    192s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:02:02    192s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:02:02    192s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2277.12 (MB), peak = 2478.58 (MB)
[03/24 00:02:02    192s] #Regenerating Ggrids automatically.
[03/24 00:02:02    192s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
[03/24 00:02:02    192s] #Using automatically generated G-grids.
[03/24 00:02:02    192s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:02:02    192s] #Done routing data preparation.
[03/24 00:02:02    192s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2279.16 (MB), peak = 2478.58 (MB)
[03/24 00:02:02    192s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:02:02    192s] #Data initialization: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.4 GB --3.60 [6]--
[03/24 00:02:02    192s] 
[03/24 00:02:02    192s] Trim Metal Layers:
[03/24 00:02:02    192s] LayerId::1 widthSet size::1
[03/24 00:02:02    192s] LayerId::2 widthSet size::1
[03/24 00:02:02    192s] LayerId::3 widthSet size::1
[03/24 00:02:02    192s] LayerId::4 widthSet size::1
[03/24 00:02:02    192s] LayerId::5 widthSet size::1
[03/24 00:02:02    192s] LayerId::6 widthSet size::1
[03/24 00:02:02    192s] LayerId::7 widthSet size::1
[03/24 00:02:02    192s] LayerId::8 widthSet size::1
[03/24 00:02:02    192s] Updating RC grid for preRoute extraction ...
[03/24 00:02:02    192s] eee: pegSigSF::1.070000
[03/24 00:02:02    192s] Initializing multi-corner resistance tables ...
[03/24 00:02:02    192s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:02    192s] eee: l::2 avDens::0.024678 usedTrk::44.420445 availTrk::1800.000000 sigTrk::44.420445
[03/24 00:02:02    192s] eee: l::3 avDens::0.024715 usedTrk::44.487112 availTrk::1800.000000 sigTrk::44.487112
[03/24 00:02:02    192s] eee: l::4 avDens::0.031652 usedTrk::284.868834 availTrk::9000.000000 sigTrk::284.868834
[03/24 00:02:02    192s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:02    192s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:02    192s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:02    192s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:02    192s] {RT rc-typ 0 4 4 0}
[03/24 00:02:02    192s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.829200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/24 00:02:02    192s] #Successfully loaded pre-route RC model
[03/24 00:02:02    192s] #Enabled timing driven Line Assignment.
[03/24 00:02:02    192s] ### Time Record (Line Assignment) is installed.
[03/24 00:02:02    192s] #
[03/24 00:02:02    192s] #Begin Line Assignment ...
[03/24 00:02:02    192s] #
[03/24 00:02:02    192s] #Begin build data ...
[03/24 00:02:02    192s] #
[03/24 00:02:02    192s] #Distribution of nets:
[03/24 00:02:02    192s] #     1406 ( 2         pin),    749 ( 3         pin),    179 ( 4         pin),
[03/24 00:02:02    192s] #       61 ( 5         pin),     19 ( 6         pin),     45 ( 7         pin),
[03/24 00:02:02    192s] #        9 ( 8         pin),     38 ( 9         pin),    165 (10-19      pin),
[03/24 00:02:02    192s] #        1 (40-49      pin),      1 (50-59      pin),     10 (60-69      pin),
[03/24 00:02:02    192s] #        0 (>=2000     pin).
[03/24 00:02:02    192s] #Total: 5638 nets, 2683 non-trivial nets, 18 fully global routed, 18 clocks,
[03/24 00:02:02    192s] #       18 nets have extra space, 18 nets have layer range, 18 nets have weight,
[03/24 00:02:02    192s] #       18 nets have avoid detour, 18 nets have priority.
[03/24 00:02:02    192s] #
[03/24 00:02:02    192s] #Nets in 1 layer range:
[03/24 00:02:02    192s] #   (3 M3, ----) :       18 ( 0.7%)
[03/24 00:02:02    192s] #
[03/24 00:02:02    192s] #18 nets selected.
[03/24 00:02:02    192s] #
[03/24 00:02:02    192s] #End build data: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.43 [6]--
[03/24 00:02:02    192s] ### 
[03/24 00:02:02    192s] ### Net length summary before Line Assignment:
[03/24 00:02:02    192s] ### Layer   H-Len   V-Len         Total       #Up-Via
[03/24 00:02:02    192s] ### -------------------------------------------------
[03/24 00:02:02    192s] ###  1 M1       0       0       0(  0%)     750( 37%)
[03/24 00:02:02    192s] ###  2 M2       0    1289    1289( 22%)     905( 45%)
[03/24 00:02:02    192s] ###  3 M3    2830       0    2830( 48%)     347( 17%)
[03/24 00:02:02    192s] ###  4 M4       0    1766    1766( 30%)       0(  0%)
[03/24 00:02:02    192s] ###  5 M5       0       0       0(  0%)       0(  0%)
[03/24 00:02:02    192s] ###  6 M6       0       0       0(  0%)       0(  0%)
[03/24 00:02:02    192s] ###  7 MQ       0       0       0(  0%)       0(  0%)
[03/24 00:02:02    192s] ###  8 LM       0       0       0(  0%)       0(  0%)
[03/24 00:02:02    192s] ### -------------------------------------------------
[03/24 00:02:02    192s] ###          2830    3055    5886          2002      
[03/24 00:02:02    193s] ### 
[03/24 00:02:02    193s] ### Net length and overlap summary after Line Assignment:
[03/24 00:02:02    193s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[03/24 00:02:02    193s] ### --------------------------------------------------------------------------
[03/24 00:02:02    193s] ###  1 M1       0       0       0(  0%)     750( 40%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  2 M2       0    1448    1448( 24%)     842( 45%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  3 M3    2816       0    2816( 47%)     278( 15%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  4 M4       0    1680    1680( 28%)       0(  0%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  7 MQ       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ###  8 LM       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[03/24 00:02:02    193s] ### --------------------------------------------------------------------------
[03/24 00:02:02    193s] ###          2816    3128    5945          1870          0           0        
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #Line Assignment statistics:
[03/24 00:02:02    193s] #Cpu time = 00:00:00
[03/24 00:02:02    193s] #Elapsed time = 00:00:00
[03/24 00:02:02    193s] #Increased memory = 3.77 (MB)
[03/24 00:02:02    193s] #Total memory = 2292.68 (MB)
[03/24 00:02:02    193s] #Peak memory = 2478.58 (MB)
[03/24 00:02:02    193s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.81 [6]--
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #Begin assignment summary ...
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #  Total number of segments             = 1138
[03/24 00:02:02    193s] #  Total number of overlap segments     =    0 (  0.0%)
[03/24 00:02:02    193s] #  Total number of assigned segments    =  445 ( 39.1%)
[03/24 00:02:02    193s] #  Total number of shifted segments     =    4 (  0.4%)
[03/24 00:02:02    193s] #  Average movement of shifted segments =    6.75 tracks
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #  Total number of overlaps             =    0
[03/24 00:02:02    193s] #  Total length of overlaps             =    0 um
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #End assignment summary.
[03/24 00:02:02    193s] ### Time Record (Line Assignment) is uninstalled.
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #Wire/Via statistics after line assignment ...
[03/24 00:02:02    193s] #Total number of nets with non-default rule or having extra spacing = 18
[03/24 00:02:02    193s] #Total wire length = 5945 um.
[03/24 00:02:02    193s] #Total half perimeter of net bounding box = 2660 um.
[03/24 00:02:02    193s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:02    193s] #Total wire length on LAYER M2 = 1449 um.
[03/24 00:02:02    193s] #Total wire length on LAYER M3 = 2816 um.
[03/24 00:02:02    193s] #Total wire length on LAYER M4 = 1680 um.
[03/24 00:02:02    193s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:02    193s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:02    193s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:02    193s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:02    193s] #Total number of vias = 1870
[03/24 00:02:02    193s] #Up-Via Summary (total 1870):
[03/24 00:02:02    193s] #           
[03/24 00:02:02    193s] #-----------------------
[03/24 00:02:02    193s] # M1                750
[03/24 00:02:02    193s] # M2                842
[03/24 00:02:02    193s] # M3                278
[03/24 00:02:02    193s] #-----------------------
[03/24 00:02:02    193s] #                  1870 
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #Routing data preparation, pin analysis, line assignment statistics:
[03/24 00:02:02    193s] #Cpu time = 00:00:01
[03/24 00:02:02    193s] #Elapsed time = 00:00:01
[03/24 00:02:02    193s] #Increased memory = 10.98 (MB)
[03/24 00:02:02    193s] #Total memory = 2282.26 (MB)
[03/24 00:02:02    193s] #Peak memory = 2478.58 (MB)
[03/24 00:02:02    193s] #RTESIG:78da95933f4fc33010c599f91427b7439068c95dfed81e5890580155c05a99c48d22121b
[03/24 00:02:02    193s] #       c50ea8df1e1758a822a7f576f64f77ef3ddb8be5ebfd0618e11af395c3546e111e364469
[03/24 00:02:02    193s] #       49628525c91bc26d387ab963978be5e3d3330103e55cdb986d6f6b7d5b75b67a07dff6ad
[03/24 00:02:02    193s] #       697e779041e2fc10ea6b189d1ec069ef4375f5d780831f460dc99bb5dd248139c24e752e
[03/24 00:02:02    193s] #       c6505602a590b4c6eb460fd38c2cfff7a9f746f56d05b5dea9b1f3477896e573ca0a9102
[03/24 00:02:02    193s] #       f3f6c376b6d9436783e5af76d071c352ca593b8847b1c4a5e221a2b3f0f3ba8b2cd80c7c
[03/24 00:02:02    193s] #       30a6cdd84f4ba6230d534cc133205af3f4b020d97556f969927301ec27a6e8502e4ac022
[03/24 00:02:02    193s] #       7eefc82502cd30a208f33eb3f8d5a108e398f3cad46aa8a3c284e0c08c3551f984389b19
[03/24 00:02:02    193s] #       6199433ef3b291d3fc17415e9c0089fc1488c7a08b6f017252df
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #Skip comparing routing design signature in db-snapshot flow
[03/24 00:02:02    193s] #Using multithreading with 6 threads.
[03/24 00:02:02    193s] ### Time Record (Detail Routing) is installed.
[03/24 00:02:02    193s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:02:02    193s] #
[03/24 00:02:02    193s] #Start Detail Routing..
[03/24 00:02:02    193s] #start initial detail routing ...
[03/24 00:02:02    193s] ### Design has 20 dirty nets
[03/24 00:02:03    195s] ### Routing stats: routing = 68.88% drc-check-only = 7.05%
[03/24 00:02:03    195s] #   number of violations = 0
[03/24 00:02:03    195s] #cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2290.24 (MB), peak = 2478.58 (MB)
[03/24 00:02:03    195s] #Complete Detail Routing.
[03/24 00:02:03    195s] #Total number of nets with non-default rule or having extra spacing = 18
[03/24 00:02:03    195s] #Total wire length = 6210 um.
[03/24 00:02:03    195s] #Total half perimeter of net bounding box = 2660 um.
[03/24 00:02:03    195s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:03    195s] #Total wire length on LAYER M2 = 762 um.
[03/24 00:02:03    195s] #Total wire length on LAYER M3 = 3282 um.
[03/24 00:02:03    195s] #Total wire length on LAYER M4 = 2167 um.
[03/24 00:02:03    195s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:03    195s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:03    195s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:03    195s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:03    195s] #Total number of vias = 1926
[03/24 00:02:03    195s] #Up-Via Summary (total 1926):
[03/24 00:02:03    195s] #           
[03/24 00:02:03    195s] #-----------------------
[03/24 00:02:03    195s] # M1                751
[03/24 00:02:03    195s] # M2                731
[03/24 00:02:03    195s] # M3                444
[03/24 00:02:03    195s] #-----------------------
[03/24 00:02:03    195s] #                  1926 
[03/24 00:02:03    195s] #
[03/24 00:02:03    195s] #Total number of DRC violations = 0
[03/24 00:02:03    195s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:02:03    195s] #Cpu time = 00:00:03
[03/24 00:02:03    195s] #Elapsed time = 00:00:01
[03/24 00:02:03    195s] #Increased memory = 7.98 (MB)
[03/24 00:02:03    195s] #Total memory = 2290.24 (MB)
[03/24 00:02:03    195s] #Peak memory = 2478.58 (MB)
[03/24 00:02:03    195s] #Skip updating routing design signature in db-snapshot flow
[03/24 00:02:03    195s] #detailRoute Statistics:
[03/24 00:02:03    195s] #Cpu time = 00:00:03
[03/24 00:02:03    195s] #Elapsed time = 00:00:01
[03/24 00:02:03    195s] #Increased memory = 7.98 (MB)
[03/24 00:02:03    195s] #Total memory = 2290.24 (MB)
[03/24 00:02:03    195s] #Peak memory = 2478.58 (MB)
[03/24 00:02:03    195s] ### Time Record (DB Export) is installed.
[03/24 00:02:03    195s] ### export design design signature (8): route=1327095620 fixed_route=935769366 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1382580078 dirty_area=0 del_dirty_area=0 cell=291849821 placement=180727795 pin_access=1077266414 inst_pattern=1
[03/24 00:02:03    195s] #	no debugging net set
[03/24 00:02:03    196s] ### Time Record (DB Export) is uninstalled.
[03/24 00:02:03    196s] ### Time Record (Post Callback) is installed.
[03/24 00:02:03    196s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:02:03    196s] #
[03/24 00:02:03    196s] #globalDetailRoute statistics:
[03/24 00:02:03    196s] #Cpu time = 00:00:04
[03/24 00:02:03    196s] #Elapsed time = 00:00:01
[03/24 00:02:03    196s] #Increased memory = 33.34 (MB)
[03/24 00:02:03    196s] #Total memory = 2297.57 (MB)
[03/24 00:02:03    196s] #Peak memory = 2478.58 (MB)
[03/24 00:02:03    196s] #Number of warnings = 0
[03/24 00:02:03    196s] #Total number of warnings = 8
[03/24 00:02:03    196s] #Number of fails = 0
[03/24 00:02:03    196s] #Total number of fails = 0
[03/24 00:02:03    196s] #Complete globalDetailRoute on Fri Mar 24 00:02:03 2023
[03/24 00:02:03    196s] #
[03/24 00:02:03    196s] ### Time Record (globalDetailRoute) is uninstalled.
[03/24 00:02:03    196s] ### 
[03/24 00:02:03    196s] ###   Scalability Statistics
[03/24 00:02:03    196s] ### 
[03/24 00:02:03    196s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:02:03    196s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/24 00:02:03    196s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:02:03    196s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   Detail Routing                |        00:00:03|        00:00:01|             1.0|
[03/24 00:02:03    196s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:03    196s] ###   Entire Command                |        00:00:04|        00:00:01|             3.8|
[03/24 00:02:03    196s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:02:03    196s] ### 
[03/24 00:02:03    196s] % End globalDetailRoute (date=03/24 00:02:03, total cpu=0:00:04.3, real=0:00:01.0, peak res=2478.6M, current mem=2287.1M)
[03/24 00:02:03    196s]         NanoRoute done. (took cpu=0:00:04.3 real=0:00:01.2)
[03/24 00:02:03    196s]       Clock detailed routing done.
[03/24 00:02:03    196s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/24 00:02:03    196s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/24 00:02:03    196s] Skipping check of guided vs. routed net lengths.
[03/24 00:02:03    196s] Set FIXED routing status on 18 net(s)
[03/24 00:02:03    196s] Set FIXED placed status on 17 instance(s)
[03/24 00:02:03    196s]       Route Remaining Unrouted Nets...
[03/24 00:02:03    196s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/24 00:02:03    196s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2937.3M, EPOCH TIME: 1679630523.305436
[03/24 00:02:03    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] All LLGs are deleted
[03/24 00:02:03    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2937.3M, EPOCH TIME: 1679630523.305659
[03/24 00:02:03    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2937.3M, EPOCH TIME: 1679630523.305743
[03/24 00:02:03    196s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2937.3M, EPOCH TIME: 1679630523.305904
[03/24 00:02:03    196s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=2937.3M
[03/24 00:02:03    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=2937.3M
[03/24 00:02:03    196s] **WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
[03/24 00:02:03    196s] To increase the message display limit, refer to the product command reference manual.
[03/24 00:02:03    196s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      ================== Layers ==================
[03/24 00:02:03    196s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:03    196s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:03    196s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:03    196s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:03    196s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:03    196s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:03    196s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:03    196s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:03    196s] (I)      Started Import and model ( Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:03    196s] (I)      == Non-default Options ==
[03/24 00:02:03    196s] (I)      Maximum routing layer                              : 4
[03/24 00:02:03    196s] (I)      Number of threads                                  : 6
[03/24 00:02:03    196s] (I)      Method to set GCell size                           : row
[03/24 00:02:03    196s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:03    196s] (I)      Use row-based GCell size
[03/24 00:02:03    196s] (I)      Use row-based GCell align
[03/24 00:02:03    196s] (I)      layer 0 area = 89000
[03/24 00:02:03    196s] (I)      layer 1 area = 120000
[03/24 00:02:03    196s] (I)      layer 2 area = 120000
[03/24 00:02:03    196s] (I)      layer 3 area = 120000
[03/24 00:02:03    196s] (I)      GCell unit size   : 3600
[03/24 00:02:03    196s] (I)      GCell multiplier  : 1
[03/24 00:02:03    196s] (I)      GCell row height  : 3600
[03/24 00:02:03    196s] (I)      Actual row height : 3600
[03/24 00:02:03    196s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:03    196s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:03    196s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:03    196s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:03    196s] (I)      ============== Default via ===============
[03/24 00:02:03    196s] (I)      +---+------------------+-----------------+
[03/24 00:02:03    196s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:03    196s] (I)      +---+------------------+-----------------+
[03/24 00:02:03    196s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:03    196s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/24 00:02:03    196s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:03    196s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:03    196s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/24 00:02:03    196s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:03    196s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:03    196s] (I)      +---+------------------+-----------------+
[03/24 00:02:03    196s] [NR-eGR] Read 5504 PG shapes
[03/24 00:02:03    196s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:03    196s] [NR-eGR] Read 0 other shapes
[03/24 00:02:03    196s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:03    196s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:03    196s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:02:03    196s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:03    196s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:03    196s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:03    196s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:03    196s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:03    196s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1844
[03/24 00:02:03    196s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:02:03    196s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:03    196s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1844  Num CS=0
[03/24 00:02:03    196s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 897
[03/24 00:02:03    196s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 842
[03/24 00:02:03    196s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 105
[03/24 00:02:03    196s] (I)      Number of ignored nets                =     18
[03/24 00:02:03    196s] (I)      Number of connected nets              =      0
[03/24 00:02:03    196s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:03    196s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:03    196s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:03    196s] (I)      Ndr track 0 does not exist
[03/24 00:02:03    196s] (I)      Ndr track 0 does not exist
[03/24 00:02:03    196s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:03    196s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:03    196s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:03    196s] (I)      Site width          :   400  (dbu)
[03/24 00:02:03    196s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:03    196s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:03    196s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:03    196s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:03    196s] (I)      Grid                :    97    97     4
[03/24 00:02:03    196s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:03    196s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:03    196s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:03    196s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:03    196s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:03    196s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:03    196s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:03    196s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:03    196s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:03    196s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:03    196s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:03    196s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:03    196s] (I)      --------------------------------------------------------
[03/24 00:02:03    196s] 
[03/24 00:02:03    196s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:03    196s] [NR-eGR] Rule id: 0  Nets: 0
[03/24 00:02:03    196s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:03    196s] (I)                    Layer    2    3    4 
[03/24 00:02:03    196s] (I)                    Pitch  800  800  800 
[03/24 00:02:03    196s] (I)             #Used tracks    2    2    2 
[03/24 00:02:03    196s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:03    196s] [NR-eGR] Rule id: 1  Nets: 2665
[03/24 00:02:03    196s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:03    196s] (I)                    Layer    2    3    4 
[03/24 00:02:03    196s] (I)                    Pitch  400  400  400 
[03/24 00:02:03    196s] (I)             #Used tracks    1    1    1 
[03/24 00:02:03    196s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:03    196s] [NR-eGR] ========================================
[03/24 00:02:03    196s] [NR-eGR] 
[03/24 00:02:03    196s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:03    196s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:03    196s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:03    196s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:03    196s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:03    196s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:03    196s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:03    196s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:03    196s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:03    196s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      Reset routing kernel
[03/24 00:02:03    196s] (I)      Started Global Routing ( Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      totalPins=8755  totalGlobalPin=8514 (97.25%)
[03/24 00:02:03    196s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:02:03    196s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] (I)      ============  Phase 1a Route ============
[03/24 00:02:03    196s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:02:03    196s] (I)      Usage: 17774 = (8497 H, 9277 V) = (10.77% H, 6.34% V) = (3.059e+04um H, 3.340e+04um V)
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] (I)      ============  Phase 1b Route ============
[03/24 00:02:03    196s] (I)      Usage: 17777 = (8497 H, 9280 V) = (10.77% H, 6.34% V) = (3.059e+04um H, 3.341e+04um V)
[03/24 00:02:03    196s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.399720e+04um
[03/24 00:02:03    196s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[03/24 00:02:03    196s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] (I)      ============  Phase 1c Route ============
[03/24 00:02:03    196s] (I)      Level2 Grid: 20 x 20
[03/24 00:02:03    196s] (I)      Usage: 17777 = (8497 H, 9280 V) = (10.77% H, 6.34% V) = (3.059e+04um H, 3.341e+04um V)
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] (I)      ============  Phase 1d Route ============
[03/24 00:02:03    196s] (I)      Usage: 17780 = (8498 H, 9282 V) = (10.77% H, 6.34% V) = (3.059e+04um H, 3.342e+04um V)
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] (I)      ============  Phase 1e Route ============
[03/24 00:02:03    196s] (I)      Usage: 17780 = (8498 H, 9282 V) = (10.77% H, 6.34% V) = (3.059e+04um H, 3.342e+04um V)
[03/24 00:02:03    196s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.400800e+04um
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] (I)      ============  Phase 1l Route ============
[03/24 00:02:03    196s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:02:03    196s] (I)      Layer  2:      77197     11961         1           0       83808    ( 0.00%) 
[03/24 00:02:03    196s] (I)      Layer  3:      78897     11387         0           0       83808    ( 0.00%) 
[03/24 00:02:03    196s] (I)      Layer  4:      68787      2979         0           0       83808    ( 0.00%) 
[03/24 00:02:03    196s] (I)      Total:        224881     26327         1           0      251424    ( 0.00%) 
[03/24 00:02:03    196s] (I)      
[03/24 00:02:03    196s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:03    196s] [NR-eGR]                        OverCon            
[03/24 00:02:03    196s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:03    196s] [NR-eGR]        Layer               (1)    OverCon
[03/24 00:02:03    196s] [NR-eGR] ----------------------------------------------
[03/24 00:02:03    196s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:03    196s] [NR-eGR]      M2 ( 2)         1( 0.01%)   ( 0.01%) 
[03/24 00:02:03    196s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:03    196s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:03    196s] [NR-eGR] ----------------------------------------------
[03/24 00:02:03    196s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[03/24 00:02:03    196s] [NR-eGR] 
[03/24 00:02:03    196s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.03 sec, Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:02:03    196s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:03    196s] (I)      ============= Track Assignment ============
[03/24 00:02:03    196s] (I)      Started Track Assignment (6T) ( Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:02:03    196s] (I)      Run Multi-thread track assignment
[03/24 00:02:03    196s] (I)      Finished Track Assignment (6T) ( CPU: 0.03 sec, Real: 0.01 sec, Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      Started Export ( Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] [NR-eGR]             Length (um)   Vias 
[03/24 00:02:03    196s] [NR-eGR] -------------------------------
[03/24 00:02:03    196s] [NR-eGR]  M1  (1H)             0   9439 
[03/24 00:02:03    196s] [NR-eGR]  M2  (2V)         31129  13696 
[03/24 00:02:03    196s] [NR-eGR]  M3  (3H)         35485    841 
[03/24 00:02:03    196s] [NR-eGR]  M4  (4V)          6912      0 
[03/24 00:02:03    196s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:02:03    196s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:02:03    196s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:02:03    196s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:02:03    196s] [NR-eGR] -------------------------------
[03/24 00:02:03    196s] [NR-eGR]      Total        73526  23976 
[03/24 00:02:03    196s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:03    196s] [NR-eGR] Total half perimeter of net bounding box: 60442um
[03/24 00:02:03    196s] [NR-eGR] Total length: 73526um, number of vias: 23976
[03/24 00:02:03    196s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:03    196s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/24 00:02:03    196s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:03    196s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.11 sec, Curr Mem: 2937.27 MB )
[03/24 00:02:03    196s] (I)      ======================================= Runtime Summary =======================================
[03/24 00:02:03    196s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/24 00:02:03    196s] (I)      -----------------------------------------------------------------------------------------------
[03/24 00:02:03    196s] (I)       Early Global Route kernel                   100.00%  34.26 sec  34.37 sec  0.11 sec  0.18 sec 
[03/24 00:02:03    196s] (I)       +-Import and model                           33.21%  34.27 sec  34.30 sec  0.04 sec  0.04 sec 
[03/24 00:02:03    196s] (I)       | +-Create place DB                          10.16%  34.27 sec  34.28 sec  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | +-Import place data                       9.99%  34.27 sec  34.28 sec  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read instances and placement          3.31%  34.27 sec  34.27 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read nets                             6.28%  34.27 sec  34.28 sec  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | +-Create route DB                          15.60%  34.28 sec  34.30 sec  0.02 sec  0.02 sec 
[03/24 00:02:03    196s] (I)       | | +-Import route data (6T)                 15.03%  34.28 sec  34.30 sec  0.02 sec  0.02 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.20%  34.28 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read routing blockages              0.01%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read instance blockages             0.72%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read PG blockages                   0.85%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read clock blockages                0.08%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read other blockages                0.07%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read halo blockages                 0.04%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Read boundary cut boxes             0.00%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read blackboxes                       0.05%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read prerouted                        0.77%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read unlegalized nets                 0.32%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Read nets                             1.12%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Set up via pillars                    0.03%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Initialize 3D grid graph              0.03%  34.29 sec  34.29 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Model blockage capacity               2.74%  34.29 sec  34.30 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Initialize 3D capacity              2.43%  34.29 sec  34.30 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Read aux data                             0.00%  34.30 sec  34.30 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Others data preparation                   0.22%  34.30 sec  34.30 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Create route kernel                       6.13%  34.30 sec  34.30 sec  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       +-Global Routing                             31.34%  34.30 sec  34.34 sec  0.03 sec  0.07 sec 
[03/24 00:02:03    196s] (I)       | +-Initialization                            0.74%  34.30 sec  34.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Net group 1                              27.18%  34.31 sec  34.34 sec  0.03 sec  0.06 sec 
[03/24 00:02:03    196s] (I)       | | +-Generate topology (6T)                  1.81%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | +-Phase 1a                                5.63%  34.31 sec  34.31 sec  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | | +-Pattern routing (6T)                  3.68%  34.31 sec  34.31 sec  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.70%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Add via demand to 2D                  0.75%  34.31 sec  34.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | +-Phase 1b                                2.38%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Monotonic routing (6T)                2.09%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | +-Phase 1c                                0.67%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Two level Routing                     0.55%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Two Level Routing (Regular)         0.19%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | | +-Two Level Routing (Strong)          0.08%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | +-Phase 1d                                3.39%  34.32 sec  34.32 sec  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | | +-Detoured routing (6T)                 3.22%  34.32 sec  34.32 sec  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | +-Phase 1e                                0.28%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | | +-Route legalization                    0.00%  34.32 sec  34.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | | +-Phase 1l                               11.28%  34.32 sec  34.34 sec  0.01 sec  0.04 sec 
[03/24 00:02:03    196s] (I)       | | | +-Layer assignment (6T)                10.77%  34.32 sec  34.34 sec  0.01 sec  0.03 sec 
[03/24 00:02:03    196s] (I)       | +-Clean cong LA                             0.02%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       +-Export 3D cong map                          1.04%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Export 2D cong map                        0.20%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       +-Extract Global 3D Wires                     0.34%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       +-Track Assignment (6T)                       6.88%  34.34 sec  34.35 sec  0.01 sec  0.03 sec 
[03/24 00:02:03    196s] (I)       | +-Initialization                            0.12%  34.34 sec  34.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Track Assignment Kernel                   6.39%  34.34 sec  34.35 sec  0.01 sec  0.03 sec 
[03/24 00:02:03    196s] (I)       | +-Free Memory                               0.01%  34.35 sec  34.35 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       +-Export                                     15.88%  34.35 sec  34.37 sec  0.02 sec  0.03 sec 
[03/24 00:02:03    196s] (I)       | +-Export DB wires                           6.21%  34.35 sec  34.36 sec  0.01 sec  0.02 sec 
[03/24 00:02:03    196s] (I)       | | +-Export all nets (6T)                    4.15%  34.35 sec  34.35 sec  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | | +-Set wire vias (6T)                      1.38%  34.35 sec  34.36 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       | +-Report wirelength                         6.85%  34.36 sec  34.36 sec  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | +-Update net boxes                          2.23%  34.36 sec  34.37 sec  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)       | +-Update timing                             0.00%  34.37 sec  34.37 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)       +-Postprocess design                          0.63%  34.37 sec  34.37 sec  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)      ======================= Summary by functions ========================
[03/24 00:02:03    196s] (I)       Lv  Step                                      %      Real       CPU 
[03/24 00:02:03    196s] (I)      ---------------------------------------------------------------------
[03/24 00:02:03    196s] (I)        0  Early Global Route kernel           100.00%  0.11 sec  0.18 sec 
[03/24 00:02:03    196s] (I)        1  Import and model                     33.21%  0.04 sec  0.04 sec 
[03/24 00:02:03    196s] (I)        1  Global Routing                       31.34%  0.03 sec  0.07 sec 
[03/24 00:02:03    196s] (I)        1  Export                               15.88%  0.02 sec  0.03 sec 
[03/24 00:02:03    196s] (I)        1  Track Assignment (6T)                 6.88%  0.01 sec  0.03 sec 
[03/24 00:02:03    196s] (I)        1  Export 3D cong map                    1.04%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        1  Postprocess design                    0.63%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        1  Extract Global 3D Wires               0.34%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Net group 1                          27.18%  0.03 sec  0.06 sec 
[03/24 00:02:03    196s] (I)        2  Create route DB                      15.60%  0.02 sec  0.02 sec 
[03/24 00:02:03    196s] (I)        2  Create place DB                      10.16%  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        2  Report wirelength                     6.85%  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        2  Track Assignment Kernel               6.39%  0.01 sec  0.03 sec 
[03/24 00:02:03    196s] (I)        2  Export DB wires                       6.21%  0.01 sec  0.02 sec 
[03/24 00:02:03    196s] (I)        2  Create route kernel                   6.13%  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        2  Update net boxes                      2.23%  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        2  Initialization                        0.86%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Others data preparation               0.22%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Export 2D cong map                    0.20%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Clean cong LA                         0.02%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        3  Import route data (6T)               15.03%  0.02 sec  0.02 sec 
[03/24 00:02:03    196s] (I)        3  Phase 1l                             11.28%  0.01 sec  0.04 sec 
[03/24 00:02:03    196s] (I)        3  Import place data                     9.99%  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        3  Phase 1a                              5.63%  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        3  Export all nets (6T)                  4.15%  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        3  Phase 1d                              3.39%  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        3  Phase 1b                              2.38%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        3  Generate topology (6T)                1.81%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        3  Set wire vias (6T)                    1.38%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        3  Phase 1c                              0.67%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        3  Phase 1e                              0.28%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Layer assignment (6T)                10.77%  0.01 sec  0.03 sec 
[03/24 00:02:03    196s] (I)        4  Read nets                             7.39%  0.01 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        4  Pattern routing (6T)                  3.68%  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        4  Read instances and placement          3.31%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Detoured routing (6T)                 3.22%  0.00 sec  0.01 sec 
[03/24 00:02:03    196s] (I)        4  Read blockages ( Layer 2-4 )          3.20%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Model blockage capacity               2.74%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Monotonic routing (6T)                2.09%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Read prerouted                        0.77%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Add via demand to 2D                  0.75%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Pattern Routing Avoiding Blockages    0.70%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Two level Routing                     0.55%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Read unlegalized nets                 0.32%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Read blackboxes                       0.05%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Initialize 3D capacity                2.43%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read PG blockages                     0.85%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read instance blockages               0.72%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Two Level Routing (Regular)           0.19%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Two Level Routing (Strong)            0.08%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read clock blockages                  0.08%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/24 00:02:03    196s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.1)
[03/24 00:02:03    196s]     Routing using NR in eGR->NR Step done.
[03/24 00:02:03    196s] Net route status summary:
[03/24 00:02:03    196s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:03    196s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:03    196s] 
[03/24 00:02:03    196s] CCOPT: Done with clock implementation routing.
[03/24 00:02:03    196s] 
[03/24 00:02:03    196s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.9 real=0:00:01.6)
[03/24 00:02:03    196s]   Clock implementation routing done.
[03/24 00:02:03    196s]   Leaving CCOpt scope - extractRC...
[03/24 00:02:03    196s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/24 00:02:03    196s] Extraction called for design 'PE_top' of instances=2616 and nets=5638 using extraction engine 'preRoute' .
[03/24 00:02:03    196s] PreRoute RC Extraction called for design PE_top.
[03/24 00:02:03    196s] RC Extraction called in multi-corner(1) mode.
[03/24 00:02:03    196s] RCMode: PreRoute
[03/24 00:02:03    196s]       RC Corner Indexes            0   
[03/24 00:02:03    196s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:02:03    196s] Resistance Scaling Factor    : 1.00000 
[03/24 00:02:03    196s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:02:03    196s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:02:03    196s] Shrink Factor                : 1.00000
[03/24 00:02:03    196s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:02:03    196s] Using Quantus QRC technology file ...
[03/24 00:02:03    196s] 
[03/24 00:02:03    196s] Trim Metal Layers:
[03/24 00:02:03    196s] LayerId::1 widthSet size::1
[03/24 00:02:03    196s] LayerId::2 widthSet size::1
[03/24 00:02:03    196s] LayerId::3 widthSet size::1
[03/24 00:02:03    196s] LayerId::4 widthSet size::1
[03/24 00:02:03    196s] LayerId::5 widthSet size::1
[03/24 00:02:03    196s] LayerId::6 widthSet size::1
[03/24 00:02:03    196s] LayerId::7 widthSet size::1
[03/24 00:02:03    196s] LayerId::8 widthSet size::1
[03/24 00:02:03    196s] Updating RC grid for preRoute extraction ...
[03/24 00:02:03    196s] eee: pegSigSF::1.070000
[03/24 00:02:03    196s] Initializing multi-corner resistance tables ...
[03/24 00:02:03    196s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:03    196s] eee: l::2 avDens::0.115490 usedTrk::914.677727 availTrk::7920.000000 sigTrk::914.677727
[03/24 00:02:03    196s] eee: l::3 avDens::0.138186 usedTrk::1032.252969 availTrk::7470.000000 sigTrk::1032.252969
[03/24 00:02:03    196s] eee: l::4 avDens::0.053122 usedTrk::478.102167 availTrk::9000.000000 sigTrk::478.102167
[03/24 00:02:03    196s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:03    196s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:03    196s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:03    196s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:03    196s] {RT rc-typ 0 4 4 0}
[03/24 00:02:03    196s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.070492 aWlH=0.000000 lMod=0 pMax=0.809600 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:02:03    196s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2937.270M)
[03/24 00:02:03    196s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/24 00:02:03    196s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:02:03    196s] End AAE Lib Interpolated Model. (MEM=2937.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:03    196s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:02:03    196s]   Clock DAG stats after routing clock trees:
[03/24 00:02:03    196s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:03    196s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:03    196s]     misc counts      : r=1, pp=0
[03/24 00:02:03    196s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:03    196s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:03    196s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:03    196s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.889pF, total=0.993pF
[03/24 00:02:03    196s]     wire lengths     : top=0.000um, trunk=709.200um, leaf=5501.200um, total=6210.400um
[03/24 00:02:03    196s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:03    196s]   Clock DAG net violations after routing clock trees: none
[03/24 00:02:03    196s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/24 00:02:03    196s]     Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:03    196s]     Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}
[03/24 00:02:03    196s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/24 00:02:03    196s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:03    196s]   Clock DAG hash after routing clock trees: 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]   CTS services accumulated run-time stats after routing clock trees:
[03/24 00:02:03    196s]     delay calculator: calls=14283, total_wall_time=0.729s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]     legalizer: calls=1874, total_wall_time=0.048s, mean_wall_time=0.026ms
[03/24 00:02:03    196s]     steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]   Primary reporting skew groups after routing clock trees:
[03/24 00:02:03    196s]     skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:03    196s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:03    196s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:03    196s]   Skew group summary after routing clock trees:
[03/24 00:02:03    196s]     skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:03    196s]   CCOpt::Phase::Routing done. (took cpu=0:00:05.1 real=0:00:01.8)
[03/24 00:02:03    196s]   CCOpt::Phase::PostConditioning...
[03/24 00:02:03    196s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:02:03    196s] OPERPROF: Starting DPlace-Init at level 1, MEM:3561.1M, EPOCH TIME: 1679630523.568019
[03/24 00:02:03    196s] Processing tracks to init pin-track alignment.
[03/24 00:02:03    196s] z: 2, totalTracks: 1
[03/24 00:02:03    196s] z: 4, totalTracks: 1
[03/24 00:02:03    196s] z: 6, totalTracks: 1
[03/24 00:02:03    196s] z: 8, totalTracks: 1
[03/24 00:02:03    196s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:03    196s] All LLGs are deleted
[03/24 00:02:03    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3561.1M, EPOCH TIME: 1679630523.571929
[03/24 00:02:03    196s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3561.1M, EPOCH TIME: 1679630523.572234
[03/24 00:02:03    196s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3561.1M, EPOCH TIME: 1679630523.572798
[03/24 00:02:03    196s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:03    196s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3657.1M, EPOCH TIME: 1679630523.575395
[03/24 00:02:03    196s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:03    196s] Core basic site is IBM13SITE
[03/24 00:02:03    196s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3657.1M, EPOCH TIME: 1679630523.584379
[03/24 00:02:03    196s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:03    196s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:03    196s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3657.1M, EPOCH TIME: 1679630523.587277
[03/24 00:02:03    196s] Fast DP-INIT is on for default
[03/24 00:02:03    196s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:02:03    196s] Atter site array init, number of instance map data is 0.
[03/24 00:02:03    196s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.014, MEM:3657.1M, EPOCH TIME: 1679630523.589544
[03/24 00:02:03    196s] 
[03/24 00:02:03    196s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:03    196s] OPERPROF:     Starting CMU at level 3, MEM:3657.1M, EPOCH TIME: 1679630523.590912
[03/24 00:02:03    196s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.003, MEM:3657.1M, EPOCH TIME: 1679630523.594332
[03/24 00:02:03    196s] 
[03/24 00:02:03    196s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:03    196s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.028, REAL:0.023, MEM:3561.1M, EPOCH TIME: 1679630523.595537
[03/24 00:02:03    196s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3561.1M, EPOCH TIME: 1679630523.595623
[03/24 00:02:03    196s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3561.1M, EPOCH TIME: 1679630523.597706
[03/24 00:02:03    196s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3561.1MB).
[03/24 00:02:03    196s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.030, MEM:3561.1M, EPOCH TIME: 1679630523.598133
[03/24 00:02:03    196s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]   Removing CTS place status from clock tree and sinks.
[03/24 00:02:03    196s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[03/24 00:02:03    196s]   Legalizer reserving space for clock trees
[03/24 00:02:03    196s]   PostConditioning...
[03/24 00:02:03    196s]     PostConditioning active optimizations:
[03/24 00:02:03    196s]      - DRV fixing with initial upsizing, sizing and buffering
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Currently running CTS, using active skew data
[03/24 00:02:03    196s]     Reset bufferability constraints...
[03/24 00:02:03    196s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/24 00:02:03    196s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]     PostConditioning Upsizing To Fix DRVs...
[03/24 00:02:03    196s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[03/24 00:02:03    196s]         delay calculator: calls=14283, total_wall_time=0.729s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]         legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]         steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:02:03    196s]       CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       PRO Statistics: Fix DRVs (initial upsizing):
[03/24 00:02:03    196s]       ============================================
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Cell changes by Net Type:
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       top                0            0           0            0                    0                0
[03/24 00:02:03    196s]       trunk              0            0           0            0                    0                0
[03/24 00:02:03    196s]       leaf               0            0           0            0                    0                0
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       Total              0            0           0            0                    0                0
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/24 00:02:03    196s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[03/24 00:02:03    196s]         cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:03    196s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:03    196s]         misc counts      : r=1, pp=0
[03/24 00:02:03    196s]         cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:03    196s]         cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:03    196s]         sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:03    196s]         wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.889pF, total=0.993pF
[03/24 00:02:03    196s]         wire lengths     : top=0.000um, trunk=709.200um, leaf=5501.200um, total=6210.400um
[03/24 00:02:03    196s]         hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:03    196s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[03/24 00:02:03    196s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[03/24 00:02:03    196s]         Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:03    196s]         Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}
[03/24 00:02:03    196s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[03/24 00:02:03    196s]          Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:03    196s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[03/24 00:02:03    196s]         delay calculator: calls=14283, total_wall_time=0.729s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]         legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]         steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[03/24 00:02:03    196s]         skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253], skew [0.017 vs 0.100]
[03/24 00:02:03    196s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:03    196s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:03    196s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[03/24 00:02:03    196s]         skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253], skew [0.017 vs 0.100]
[03/24 00:02:03    196s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:03    196s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]     Recomputing CTS skew targets...
[03/24 00:02:03    196s]     Resolving skew group constraints...
[03/24 00:02:03    196s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:02:03    196s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.253ns.
[03/24 00:02:03    196s] Type 'man IMPCCOPT-1059' for more detail.
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Slackened skew group targets:
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       ---------------------------------------------------------------------
[03/24 00:02:03    196s]       Skew group               Desired    Slackened    Desired    Slackened
[03/24 00:02:03    196s]                                Target     Target       Target     Target
[03/24 00:02:03    196s]                                Max ID     Max ID       Skew       Skew
[03/24 00:02:03    196s]       ---------------------------------------------------------------------
[03/24 00:02:03    196s]       clk/typConstraintMode     0.150       0.253         -           -
[03/24 00:02:03    196s]       ---------------------------------------------------------------------
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]     Resolving skew group constraints done.
[03/24 00:02:03    196s]     Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:03    196s]     PostConditioning Fixing DRVs...
[03/24 00:02:03    196s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[03/24 00:02:03    196s]         delay calculator: calls=14283, total_wall_time=0.729s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]         legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]         steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:02:03    196s]       CCOpt-PostConditioning: considered: 18, tested: 18, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       PRO Statistics: Fix DRVs (cell sizing):
[03/24 00:02:03    196s]       =======================================
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Cell changes by Net Type:
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       top                0            0           0            0                    0                0
[03/24 00:02:03    196s]       trunk              0            0           0            0                    0                0
[03/24 00:02:03    196s]       leaf               0            0           0            0                    0                0
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       Total              0            0           0            0                    0                0
[03/24 00:02:03    196s]       -------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/24 00:02:03    196s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/24 00:02:03    196s]       
[03/24 00:02:03    196s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[03/24 00:02:03    196s]         cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:03    196s]         sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:03    196s]         misc counts      : r=1, pp=0
[03/24 00:02:03    196s]         cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:03    196s]         cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:03    196s]         sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:03    196s]         wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.889pF, total=0.993pF
[03/24 00:02:03    196s]         wire lengths     : top=0.000um, trunk=709.200um, leaf=5501.200um, total=6210.400um
[03/24 00:02:03    196s]         hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:03    196s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[03/24 00:02:03    196s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[03/24 00:02:03    196s]         Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:03    196s]         Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}
[03/24 00:02:03    196s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[03/24 00:02:03    196s]          Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:03    196s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[03/24 00:02:03    196s]         delay calculator: calls=14283, total_wall_time=0.729s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]         legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]         steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[03/24 00:02:03    196s]         skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253], skew [0.017 vs 0.100]
[03/24 00:02:03    196s]             min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:03    196s]             max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:03    196s]       Skew group summary after 'PostConditioning Fixing DRVs':
[03/24 00:02:03    196s]         skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253], skew [0.017 vs 0.100]
[03/24 00:02:03    196s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:02:03    196s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]     Buffering to fix DRVs...
[03/24 00:02:03    196s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/24 00:02:03    196s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:02:03    196s]     Inserted 0 buffers and inverters.
[03/24 00:02:03    196s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/24 00:02:03    196s]     CCOpt-PostConditioning: nets considered: 18, nets tested: 18, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/24 00:02:03    196s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/24 00:02:03    196s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:03    196s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:03    196s]       misc counts      : r=1, pp=0
[03/24 00:02:03    196s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:03    196s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:03    196s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:03    196s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.889pF, total=0.993pF
[03/24 00:02:03    196s]       wire lengths     : top=0.000um, trunk=709.200um, leaf=5501.200um, total=6210.400um
[03/24 00:02:03    196s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:03    196s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/24 00:02:03    196s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/24 00:02:03    196s]       Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:03    196s]       Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}
[03/24 00:02:03    196s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/24 00:02:03    196s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:03    196s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[03/24 00:02:03    196s]       delay calculator: calls=14283, total_wall_time=0.729s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]       legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]       steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/24 00:02:03    196s]       skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:03    196s]           min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:03    196s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:03    196s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/24 00:02:03    196s]       skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:03    196s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Slew Diagnostics: After DRV fixing
[03/24 00:02:03    196s]     ==================================
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Global Causes:
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     -----
[03/24 00:02:03    196s]     Cause
[03/24 00:02:03    196s]     -----
[03/24 00:02:03    196s]       (empty table)
[03/24 00:02:03    196s]     -----
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Top 5 overslews:
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     ---------------------------------
[03/24 00:02:03    196s]     Overslew    Causes    Driving Pin
[03/24 00:02:03    196s]     ---------------------------------
[03/24 00:02:03    196s]       (empty table)
[03/24 00:02:03    196s]     ---------------------------------
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     -------------------
[03/24 00:02:03    196s]     Cause    Occurences
[03/24 00:02:03    196s]     -------------------
[03/24 00:02:03    196s]       (empty table)
[03/24 00:02:03    196s]     -------------------
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     -------------------
[03/24 00:02:03    196s]     Cause    Occurences
[03/24 00:02:03    196s]     -------------------
[03/24 00:02:03    196s]       (empty table)
[03/24 00:02:03    196s]     -------------------
[03/24 00:02:03    196s]     
[03/24 00:02:03    196s]     Reconnecting optimized routes...
[03/24 00:02:03    196s]     Reset timing graph...
[03/24 00:02:03    196s] Ignoring AAE DB Resetting ...
[03/24 00:02:03    196s]     Reset timing graph done.
[03/24 00:02:03    196s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[03/24 00:02:03    196s]     Set dirty flag on 0 instances, 0 nets
[03/24 00:02:03    196s]   PostConditioning done.
[03/24 00:02:03    196s] Net route status summary:
[03/24 00:02:03    196s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=18, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:03    196s]   Non-clock:  5620 (unrouted=2955, trialRouted=2665, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2955, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:02:03    196s]   Update timing and DAG stats after post-conditioning...
[03/24 00:02:03    196s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:02:03    196s] End AAE Lib Interpolated Model. (MEM=3219.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:03    196s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:02:03    196s]   Clock DAG stats after post-conditioning:
[03/24 00:02:03    196s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:03    196s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:03    196s]     misc counts      : r=1, pp=0
[03/24 00:02:03    196s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:03    196s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:03    196s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:03    196s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.889pF, total=0.993pF
[03/24 00:02:03    196s]     wire lengths     : top=0.000um, trunk=709.200um, leaf=5501.200um, total=6210.400um
[03/24 00:02:03    196s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:03    196s]   Clock DAG net violations after post-conditioning: none
[03/24 00:02:03    196s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/24 00:02:03    196s]     Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:03    196s]     Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}
[03/24 00:02:03    196s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/24 00:02:03    196s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:03    196s]   Clock DAG hash after post-conditioning: 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]   CTS services accumulated run-time stats after post-conditioning:
[03/24 00:02:03    196s]     delay calculator: calls=14301, total_wall_time=0.732s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]     legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]     steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]   Primary reporting skew groups after post-conditioning:
[03/24 00:02:03    196s]     skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:03    196s]         min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:03    196s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:03    196s]   Skew group summary after post-conditioning:
[03/24 00:02:03    196s]     skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:03    196s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.2)
[03/24 00:02:03    196s]   Setting CTS place status to fixed for clock tree and sinks.
[03/24 00:02:03    196s]   numClockCells = 19, numClockCellsFixed = 19, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/24 00:02:03    196s]   Post-balance tidy up or trial balance steps...
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG stats at end of CTS:
[03/24 00:02:03    196s]   ==============================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   ---------------------------------------------------------
[03/24 00:02:03    196s]   Cell type                 Count    Area       Capacitance
[03/24 00:02:03    196s]   ---------------------------------------------------------
[03/24 00:02:03    196s]   Buffers                     0        0.000       0.000
[03/24 00:02:03    196s]   Inverters                  17      329.760       0.458
[03/24 00:02:03    196s]   Integrated Clock Gates      0        0.000       0.000
[03/24 00:02:03    196s]   Discrete Clock Gates        0        0.000       0.000
[03/24 00:02:03    196s]   Clock Logic                 0        0.000       0.000
[03/24 00:02:03    196s]   All                        17      329.760       0.458
[03/24 00:02:03    196s]   ---------------------------------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG sink counts at end of CTS:
[03/24 00:02:03    196s]   ====================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   -------------------------
[03/24 00:02:03    196s]   Sink type           Count
[03/24 00:02:03    196s]   -------------------------
[03/24 00:02:03    196s]   Regular              716
[03/24 00:02:03    196s]   Enable Latch           0
[03/24 00:02:03    196s]   Load Capacitance       0
[03/24 00:02:03    196s]   Antenna Diode          0
[03/24 00:02:03    196s]   Node Sink              0
[03/24 00:02:03    196s]   Total                716
[03/24 00:02:03    196s]   -------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG wire lengths at end of CTS:
[03/24 00:02:03    196s]   =====================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   --------------------
[03/24 00:02:03    196s]   Type     Wire Length
[03/24 00:02:03    196s]   --------------------
[03/24 00:02:03    196s]   Top          0.000
[03/24 00:02:03    196s]   Trunk      709.200
[03/24 00:02:03    196s]   Leaf      5501.200
[03/24 00:02:03    196s]   Total     6210.400
[03/24 00:02:03    196s]   --------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG hp wire lengths at end of CTS:
[03/24 00:02:03    196s]   ========================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   -----------------------
[03/24 00:02:03    196s]   Type     hp Wire Length
[03/24 00:02:03    196s]   -----------------------
[03/24 00:02:03    196s]   Top            0.000
[03/24 00:02:03    196s]   Trunk        670.400
[03/24 00:02:03    196s]   Leaf        1957.000
[03/24 00:02:03    196s]   Total       2627.400
[03/24 00:02:03    196s]   -----------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG capacitances at end of CTS:
[03/24 00:02:03    196s]   =====================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   --------------------------------
[03/24 00:02:03    196s]   Type     Gate     Wire     Total
[03/24 00:02:03    196s]   --------------------------------
[03/24 00:02:03    196s]   Top      0.000    0.000    0.000
[03/24 00:02:03    196s]   Trunk    0.458    0.105    0.563
[03/24 00:02:03    196s]   Leaf     1.028    0.889    1.917
[03/24 00:02:03    196s]   Total    1.486    0.993    2.479
[03/24 00:02:03    196s]   --------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG sink capacitances at end of CTS:
[03/24 00:02:03    196s]   ==========================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   -----------------------------------------------
[03/24 00:02:03    196s]   Total    Average    Std. Dev.    Min      Max
[03/24 00:02:03    196s]   -----------------------------------------------
[03/24 00:02:03    196s]   1.028     0.001       0.000      0.001    0.004
[03/24 00:02:03    196s]   -----------------------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG net violations at end of CTS:
[03/24 00:02:03    196s]   =======================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   None
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/24 00:02:03    196s]   ====================================================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[03/24 00:02:03    196s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   Trunk       0.100       6       0.072       0.013      0.046    0.082    {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[03/24 00:02:03    196s]   Leaf        0.100      12       0.092       0.003      0.085    0.099    {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}         -
[03/24 00:02:03    196s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG library cell distribution at end of CTS:
[03/24 00:02:03    196s]   ==================================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   ----------------------------------------------
[03/24 00:02:03    196s]   Name           Type        Inst     Inst Area 
[03/24 00:02:03    196s]                              Count    (um^2)
[03/24 00:02:03    196s]   ----------------------------------------------
[03/24 00:02:03    196s]   CLKINVX20TR    inverter     15       302.400
[03/24 00:02:03    196s]   CLKINVX16TR    inverter      1        17.280
[03/24 00:02:03    196s]   CLKINVX8TR     inverter      1        10.080
[03/24 00:02:03    196s]   ----------------------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Clock DAG hash at end of CTS: 18067489572986562304 15348301977417552439
[03/24 00:02:03    196s]   CTS services accumulated run-time stats at end of CTS:
[03/24 00:02:03    196s]     delay calculator: calls=14301, total_wall_time=0.732s, mean_wall_time=0.051ms
[03/24 00:02:03    196s]     legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:03    196s]     steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Primary reporting skew groups summary at end of CTS:
[03/24 00:02:03    196s]   ====================================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/24 00:02:03    196s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   worstDelay:setup.late    clk/typConstraintMode    0.236     0.253     0.017       0.100         0.007           0.005           0.244        0.005     100% {0.236, 0.253}
[03/24 00:02:03    196s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Skew group summary at end of CTS:
[03/24 00:02:03    196s]   =================================
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/24 00:02:03    196s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   worstDelay:setup.late    clk/typConstraintMode    0.236     0.253     0.017       0.100         0.007           0.005           0.244        0.005     100% {0.236, 0.253}
[03/24 00:02:03    196s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Found a total of 0 clock tree pins with a slew violation.
[03/24 00:02:03    196s]   
[03/24 00:02:03    196s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:03    196s] Synthesizing clock trees done.
[03/24 00:02:03    196s] Tidy Up And Update Timing...
[03/24 00:02:03    196s] External - Set all clocks to propagated mode...
[03/24 00:02:03    196s] Innovus updating I/O latencies
[03/24 00:02:04    197s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:04    197s] #################################################################################
[03/24 00:02:04    197s] # Design Stage: PreRoute
[03/24 00:02:04    197s] # Design Name: PE_top
[03/24 00:02:04    197s] # Design Mode: 130nm
[03/24 00:02:04    197s] # Analysis Mode: MMMC OCV 
[03/24 00:02:04    197s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:04    197s] # Signoff Settings: SI Off 
[03/24 00:02:04    197s] #################################################################################
[03/24 00:02:04    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 3604.4M, InitMEM = 3604.4M)
[03/24 00:02:04    197s] Calculate early delays in OCV mode...
[03/24 00:02:04    197s] Calculate late delays in OCV mode...
[03/24 00:02:04    197s] Calculate late delays in OCV mode...
[03/24 00:02:04    197s] Calculate early delays in OCV mode...
[03/24 00:02:04    197s] Start delay calculation (fullDC) (6 T). (MEM=3604.41)
[03/24 00:02:04    197s] End AAE Lib Interpolated Model. (MEM=3624.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:04    197s] Total number of fetched objects 2683
[03/24 00:02:04    197s] Total number of fetched objects 2683
[03/24 00:02:04    197s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:04    197s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/24 00:02:04    197s] End delay calculation. (MEM=4002.81 CPU=0:00:00.2 REAL=0:00:00.0)
[03/24 00:02:04    198s] End delay calculation (fullDC). (MEM=4002.81 CPU=0:00:00.6 REAL=0:00:00.0)
[03/24 00:02:04    198s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4002.8M) ***
[03/24 00:02:04    198s] Setting all clocks to propagated mode.
[03/24 00:02:04    198s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.0)
[03/24 00:02:04    198s] Clock DAG stats after update timingGraph:
[03/24 00:02:04    198s]   cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:02:04    198s]   sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:02:04    198s]   misc counts      : r=1, pp=0
[03/24 00:02:04    198s]   cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:02:04    198s]   cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:02:04    198s]   sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:02:04    198s]   wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.889pF, total=0.993pF
[03/24 00:02:04    198s]   wire lengths     : top=0.000um, trunk=709.200um, leaf=5501.200um, total=6210.400um
[03/24 00:02:04    198s]   hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:02:04    198s] Clock DAG net violations after update timingGraph: none
[03/24 00:02:04    198s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/24 00:02:04    198s]   Trunk : target=0.100ns count=6 avg=0.072ns sd=0.013ns min=0.046ns max=0.082ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:02:04    198s]   Leaf  : target=0.100ns count=12 avg=0.092ns sd=0.003ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 7 <= 0.095ns, 1 <= 0.100ns}
[03/24 00:02:04    198s] Clock DAG library cell distribution after update timingGraph {count}:
[03/24 00:02:04    198s]    Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:02:04    198s] Clock DAG hash after update timingGraph: 18067489572986562304 15348301977417552439
[03/24 00:02:04    198s] CTS services accumulated run-time stats after update timingGraph:
[03/24 00:02:04    198s]   delay calculator: calls=14301, total_wall_time=0.732s, mean_wall_time=0.051ms
[03/24 00:02:04    198s]   legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:04    198s]   steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:04    198s] Primary reporting skew groups after update timingGraph:
[03/24 00:02:04    198s]   skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:04    198s]       min path sink: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:04    198s]       max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:04    198s] Skew group summary after update timingGraph:
[03/24 00:02:04    198s]   skew_group clk/typConstraintMode: insertion delay [min=0.236, max=0.253, avg=0.244, sd=0.005], skew [0.017 vs 0.100], 100% {0.236, 0.253} (wid=0.020 ws=0.007) (gid=0.233 gs=0.011)
[03/24 00:02:04    198s] Logging CTS constraint violations...
[03/24 00:02:04    198s]   No violations found.
[03/24 00:02:04    198s] Logging CTS constraint violations done.
[03/24 00:02:04    198s] Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.0)
[03/24 00:02:04    198s] Runtime done. (took cpu=0:00:16.2 real=0:00:10.8)
[03/24 00:02:04    198s] Runtime Report Coverage % = 99.8
[03/24 00:02:04    198s] Runtime Summary
[03/24 00:02:04    198s] ===============
[03/24 00:02:04    198s] Clock Runtime:  (65%) Core CTS           7.11 (Init 1.13, Construction 2.77, Implementation 2.26, eGRPC 0.28, PostConditioning 0.23, Other 0.44)
[03/24 00:02:04    198s] Clock Runtime:  (20%) CTS services       2.23 (RefinePlace 0.46, EarlyGlobalClock 0.44, NanoRoute 1.20, ExtractRC 0.13, TimingAnalysis 0.00)
[03/24 00:02:04    198s] Clock Runtime:  (13%) Other CTS          1.47 (Init 0.21, CongRepair/EGR-DP 0.28, TimingUpdate 0.98, Other 0.00)
[03/24 00:02:04    198s] Clock Runtime: (100%) Total             10.81
[03/24 00:02:04    198s] 
[03/24 00:02:04    198s] 
[03/24 00:02:04    198s] Runtime Summary:
[03/24 00:02:04    198s] ================
[03/24 00:02:04    198s] 
[03/24 00:02:04    198s] ---------------------------------------------------------------------------------------------------------------------
[03/24 00:02:04    198s] wall   % time  children  called  name
[03/24 00:02:04    198s] ---------------------------------------------------------------------------------------------------------------------
[03/24 00:02:04    198s] 10.83  100.00   10.83      0       
[03/24 00:02:04    198s] 10.83  100.00   10.81      1     Runtime
[03/24 00:02:04    198s]  0.05    0.46    0.05      1     CCOpt::Phase::Initialization
[03/24 00:02:04    198s]  0.05    0.45    0.05      1       Check Prerequisites
[03/24 00:02:04    198s]  0.05    0.45    0.00      1         Leaving CCOpt scope - CheckPlace
[03/24 00:02:04    198s]  1.24   11.46    1.23      1     CCOpt::Phase::PreparingToBalance
[03/24 00:02:04    198s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[03/24 00:02:04    198s]  0.16    1.46    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/24 00:02:04    198s]  0.10    0.93    0.09      1       Legalization setup
[03/24 00:02:04    198s]  0.08    0.75    0.00      2         Leaving CCOpt scope - Initializing placement interface
[03/24 00:02:04    198s]  0.01    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/24 00:02:04    198s]  0.97    9.00    0.00      1       Validating CTS configuration
[03/24 00:02:04    198s]  0.00    0.00    0.00      1         Checking module port directions
[03/24 00:02:04    198s]  0.00    0.00    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[03/24 00:02:04    198s]  0.05    0.43    0.04      1     Preparing To Balance
[03/24 00:02:04    198s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/24 00:02:04    198s]  0.03    0.31    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/24 00:02:04    198s]  3.43   31.69    3.43      1     CCOpt::Phase::Construction
[03/24 00:02:04    198s]  1.15   10.58    1.14      1       Stage::Clustering
[03/24 00:02:04    198s]  0.66    6.13    0.63      1         Clustering
[03/24 00:02:04    198s]  0.01    0.05    0.00      1           Initialize for clustering
[03/24 00:02:04    198s]  0.32    2.95    0.00      1           Bottom-up phase
[03/24 00:02:04    198s]  0.31    2.85    0.27      1           Legalizing clock trees
[03/24 00:02:04    198s]  0.22    2.06    0.00      1             Leaving CCOpt scope - ClockRefiner
[03/24 00:02:04    198s]  0.01    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[03/24 00:02:04    198s]  0.03    0.26    0.00      1             Leaving CCOpt scope - Initializing placement interface
[03/24 00:02:04    198s]  0.01    0.12    0.00      1             Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.48    4.41    0.45      1         CongRepair After Initial Clustering
[03/24 00:02:04    198s]  0.39    3.58    0.31      1           Leaving CCOpt scope - Early Global Route
[03/24 00:02:04    198s]  0.18    1.64    0.00      1             Early Global Route - eGR only step
[03/24 00:02:04    198s]  0.13    1.24    0.00      1             Congestion Repair
[03/24 00:02:04    198s]  0.05    0.47    0.00      1           Leaving CCOpt scope - extractRC
[03/24 00:02:04    198s]  0.01    0.08    0.00      1           Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.05    0.45    0.05      1       Stage::DRV Fixing
[03/24 00:02:04    198s]  0.02    0.20    0.00      1         Fixing clock tree slew time and max cap violations
[03/24 00:02:04    198s]  0.03    0.24    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[03/24 00:02:04    198s]  2.24   20.66    2.24      1       Stage::Insertion Delay Reduction
[03/24 00:02:04    198s]  0.30    2.74    0.00      1         Removing unnecessary root buffering
[03/24 00:02:04    198s]  0.01    0.08    0.00      1         Removing unconstrained drivers
[03/24 00:02:04    198s]  0.03    0.26    0.00      1         Reducing insertion delay 1
[03/24 00:02:04    198s]  1.25   11.55    0.00      1         Removing longest path buffering
[03/24 00:02:04    198s]  0.65    6.00    0.00      1         Reducing insertion delay 2
[03/24 00:02:04    198s]  2.32   21.43    2.32      1     CCOpt::Phase::Implementation
[03/24 00:02:04    198s]  0.12    1.09    0.12      1       Stage::Reducing Power
[03/24 00:02:04    198s]  0.03    0.26    0.00      1         Improving clock tree routing
[03/24 00:02:04    198s]  0.07    0.69    0.00      1         Reducing clock tree power 1
[03/24 00:02:04    198s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/24 00:02:04    198s]  0.01    0.12    0.00      1         Reducing clock tree power 2
[03/24 00:02:04    198s]  0.35    3.19    0.32      1       Stage::Balancing
[03/24 00:02:04    198s]  0.22    2.07    0.21      1         Approximately balancing fragments step
[03/24 00:02:04    198s]  0.06    0.56    0.00      1           Resolve constraints - Approximately balancing fragments
[03/24 00:02:04    198s]  0.02    0.15    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/24 00:02:04    198s]  0.01    0.13    0.00      1           Moving gates to improve sub-tree skew
[03/24 00:02:04    198s]  0.10    0.96    0.00      1           Approximately balancing fragments bottom up
[03/24 00:02:04    198s]  0.02    0.15    0.00      1           Approximately balancing fragments, wire and cell delays
[03/24 00:02:04    198s]  0.02    0.15    0.00      1         Improving fragments clock skew
[03/24 00:02:04    198s]  0.06    0.52    0.04      1         Approximately balancing step
[03/24 00:02:04    198s]  0.02    0.22    0.00      1           Resolve constraints - Approximately balancing
[03/24 00:02:04    198s]  0.02    0.16    0.00      1           Approximately balancing, wire and cell delays
[03/24 00:02:04    198s]  0.01    0.13    0.00      1         Fixing clock tree overload
[03/24 00:02:04    198s]  0.01    0.12    0.00      1         Approximately balancing paths
[03/24 00:02:04    198s]  1.78   16.46    1.76      1       Stage::Polishing
[03/24 00:02:04    198s]  0.01    0.05    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.01    0.13    0.00      1         Merging balancing drivers for power
[03/24 00:02:04    198s]  0.02    0.22    0.00      1         Improving clock skew
[03/24 00:02:04    198s]  0.86    7.98    0.82      1         Moving gates to reduce wire capacitance
[03/24 00:02:04    198s]  0.02    0.17    0.00      2           Artificially removing short and long paths
[03/24 00:02:04    198s]  0.15    1.34    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[03/24 00:02:04    198s]  0.00    0.02    0.00      1             Legalizing clock trees
[03/24 00:02:04    198s]  0.25    2.34    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[03/24 00:02:04    198s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/24 00:02:04    198s]  0.15    1.37    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[03/24 00:02:04    198s]  0.01    0.06    0.00      1             Legalizing clock trees
[03/24 00:02:04    198s]  0.26    2.40    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[03/24 00:02:04    198s]  0.00    0.01    0.00      1             Legalizing clock trees
[03/24 00:02:04    198s]  0.15    1.36    0.01      1         Reducing clock tree power 3
[03/24 00:02:04    198s]  0.01    0.08    0.00      1           Artificially removing short and long paths
[03/24 00:02:04    198s]  0.00    0.01    0.00      1           Legalizing clock trees
[03/24 00:02:04    198s]  0.07    0.68    0.00      1         Improving insertion delay
[03/24 00:02:04    198s]  0.63    5.81    0.57      1         Wire Opt OverFix
[03/24 00:02:04    198s]  0.54    5.03    0.52      1           Wire Reduction extra effort
[03/24 00:02:04    198s]  0.01    0.08    0.00      1             Artificially removing short and long paths
[03/24 00:02:04    198s]  0.01    0.08    0.00      1             Global shorten wires A0
[03/24 00:02:04    198s]  0.38    3.49    0.00      2             Move For Wirelength - core
[03/24 00:02:04    198s]  0.02    0.22    0.00      1             Global shorten wires A1
[03/24 00:02:04    198s]  0.06    0.59    0.00      1             Global shorten wires B
[03/24 00:02:04    198s]  0.03    0.30    0.00      1             Move For Wirelength - branch
[03/24 00:02:04    198s]  0.03    0.25    0.03      1           Optimizing orientation
[03/24 00:02:04    198s]  0.03    0.25    0.00      1             FlipOpt
[03/24 00:02:04    198s]  0.07    0.68    0.06      1       Stage::Updating netlist
[03/24 00:02:04    198s]  0.01    0.07    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[03/24 00:02:04    198s]  0.06    0.53    0.00      1         Leaving CCOpt scope - ClockRefiner
[03/24 00:02:04    198s]  0.69    6.34    0.63      1     CCOpt::Phase::eGRPC
[03/24 00:02:04    198s]  0.21    1.92    0.19      1       Leaving CCOpt scope - Routing Tools
[03/24 00:02:04    198s]  0.19    1.74    0.00      1         Early Global Route - eGR only step
[03/24 00:02:04    198s]  0.04    0.37    0.00      1       Leaving CCOpt scope - extractRC
[03/24 00:02:04    198s]  0.04    0.40    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/24 00:02:04    198s]  0.01    0.08    0.01      1       Reset bufferability constraints
[03/24 00:02:04    198s]  0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.01    0.12    0.00      1       eGRPC Moving buffers
[03/24 00:02:04    198s]  0.00    0.03    0.00      1         Violation analysis
[03/24 00:02:04    198s]  0.10    0.91    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[03/24 00:02:04    198s]  0.00    0.04    0.00      1         Artificially removing long paths
[03/24 00:02:04    198s]  0.02    0.14    0.00      1       eGRPC Fixing DRVs
[03/24 00:02:04    198s]  0.00    0.04    0.00      1       Reconnecting optimized routes
[03/24 00:02:04    198s]  0.00    0.04    0.00      1       Violation analysis
[03/24 00:02:04    198s]  0.01    0.11    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[03/24 00:02:04    198s]  0.18    1.68    0.00      1       Leaving CCOpt scope - ClockRefiner
[03/24 00:02:04    198s]  1.75   16.18    1.72      1     CCOpt::Phase::Routing
[03/24 00:02:04    198s]  1.64   15.15    1.56      1       Leaving CCOpt scope - Routing Tools
[03/24 00:02:04    198s]  0.21    1.91    0.00      1         Early Global Route - eGR->Nr High Frequency step
[03/24 00:02:04    198s]  1.20   11.09    0.00      1         NanoRoute
[03/24 00:02:04    198s]  0.15    1.37    0.00      1         Route Remaining Unrouted Nets
[03/24 00:02:04    198s]  0.04    0.36    0.00      1       Leaving CCOpt scope - extractRC
[03/24 00:02:04    198s]  0.04    0.35    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.23    2.10    0.19      1     CCOpt::Phase::PostConditioning
[03/24 00:02:04    198s]  0.03    0.28    0.00      1       Leaving CCOpt scope - Initializing placement interface
[03/24 00:02:04    198s]  0.00    0.00    0.00      1       Reset bufferability constraints
[03/24 00:02:04    198s]  0.02    0.20    0.00      1       PostConditioning Upsizing To Fix DRVs
[03/24 00:02:04    198s]  0.06    0.59    0.00      1       Recomputing CTS skew targets
[03/24 00:02:04    198s]  0.01    0.12    0.00      1       PostConditioning Fixing DRVs
[03/24 00:02:04    198s]  0.02    0.15    0.00      1       Buffering to fix DRVs
[03/24 00:02:04    198s]  0.01    0.06    0.00      1       Reconnecting optimized routes
[03/24 00:02:04    198s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[03/24 00:02:04    198s]  0.04    0.38    0.00      1       Clock tree timing engine global stage delay update for worstDelay:setup.late
[03/24 00:02:04    198s]  0.03    0.28    0.00      1     Post-balance tidy up or trial balance steps
[03/24 00:02:04    198s]  1.02    9.46    0.98      1     Tidy Up And Update Timing
[03/24 00:02:04    198s]  0.98    9.02    0.00      1       External - Set all clocks to propagated mode
[03/24 00:02:04    198s] ---------------------------------------------------------------------------------------------------------------------
[03/24 00:02:04    198s] 
[03/24 00:02:04    198s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/24 00:02:04    198s] Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:02:04    198s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3879.6M, EPOCH TIME: 1679630524.860350
[03/24 00:02:04    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:02:04    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:04    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:04    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:04    198s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.024, REAL:0.021, MEM:3366.6M, EPOCH TIME: 1679630524.881586
[03/24 00:02:04    198s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:04    198s] Synthesizing clock trees with CCOpt done.
[03/24 00:02:04    198s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[03/24 00:02:04    198s] Type 'man IMPSP-9025' for more detail.
[03/24 00:02:04    198s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2317.8M, totSessionCpu=0:03:18 **
[03/24 00:02:04    198s] GigaOpt running with 6 threads.
[03/24 00:02:04    198s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:18.4/0:18:03.8 (0.2), mem = 3058.6M
[03/24 00:02:05    198s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:02:05    198s] OPERPROF: Starting DPlace-Init at level 1, MEM:3124.6M, EPOCH TIME: 1679630525.003557
[03/24 00:02:05    198s] Processing tracks to init pin-track alignment.
[03/24 00:02:05    198s] z: 2, totalTracks: 1
[03/24 00:02:05    198s] z: 4, totalTracks: 1
[03/24 00:02:05    198s] z: 6, totalTracks: 1
[03/24 00:02:05    198s] z: 8, totalTracks: 1
[03/24 00:02:05    198s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:05    198s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3124.6M, EPOCH TIME: 1679630525.008130
[03/24 00:02:05    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    198s] 
[03/24 00:02:05    198s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:05    198s] OPERPROF:     Starting CMU at level 3, MEM:3157.6M, EPOCH TIME: 1679630525.023121
[03/24 00:02:05    198s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.008, MEM:3189.6M, EPOCH TIME: 1679630525.031194
[03/24 00:02:05    198s] 
[03/24 00:02:05    198s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:05    198s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.024, MEM:3093.6M, EPOCH TIME: 1679630525.032540
[03/24 00:02:05    198s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3093.6M, EPOCH TIME: 1679630525.032681
[03/24 00:02:05    198s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3093.6M, EPOCH TIME: 1679630525.035365
[03/24 00:02:05    198s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3093.6MB).
[03/24 00:02:05    198s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.033, MEM:3093.6M, EPOCH TIME: 1679630525.036169
[03/24 00:02:05    198s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3093.6M, EPOCH TIME: 1679630525.036320
[03/24 00:02:05    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:05    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    198s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3093.6M, EPOCH TIME: 1679630525.041927
[03/24 00:02:05    198s] 
[03/24 00:02:05    198s] Creating Lib Analyzer ...
[03/24 00:02:05    198s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:05    198s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:05    198s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:05    198s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:02:05    198s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:05    198s] 
[03/24 00:02:05    198s] {RT rc-typ 0 4 4 0}
[03/24 00:02:05    199s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:19 mem=3099.6M
[03/24 00:02:05    199s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:19 mem=3099.6M
[03/24 00:02:05    199s] Creating Lib Analyzer, finished. 
[03/24 00:02:05    199s] Effort level <high> specified for reg2reg path_group
[03/24 00:02:05    199s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2424.3M, totSessionCpu=0:03:19 **
[03/24 00:02:05    199s] *** optDesign -postCTS ***
[03/24 00:02:05    199s] DRC Margin: user margin 0.1; extra margin 0.2
[03/24 00:02:05    199s] Hold Target Slack: user slack 0.05
[03/24 00:02:05    199s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/24 00:02:05    199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3101.6M, EPOCH TIME: 1679630525.805808
[03/24 00:02:05    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:05    199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3101.6M, EPOCH TIME: 1679630525.821073
[03/24 00:02:05    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:05    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] Multi-VT timing optimization disabled based on library information.
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:05    199s] Deleting Lib Analyzer.
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:05    199s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:05    199s] Summary for sequential cells identification: 
[03/24 00:02:05    199s]   Identified SBFF number: 112
[03/24 00:02:05    199s]   Identified MBFF number: 0
[03/24 00:02:05    199s]   Identified SB Latch number: 0
[03/24 00:02:05    199s]   Identified MB Latch number: 0
[03/24 00:02:05    199s]   Not identified SBFF number: 8
[03/24 00:02:05    199s]   Not identified MBFF number: 0
[03/24 00:02:05    199s]   Not identified SB Latch number: 0
[03/24 00:02:05    199s]   Not identified MB Latch number: 0
[03/24 00:02:05    199s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:05    199s]  Visiting view : setupAnalysis
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:05    199s]  Visiting view : holdAnalysis
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:05    199s] TLC MultiMap info (StdDelay):
[03/24 00:02:05    199s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:05    199s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:05    199s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:05    199s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:05    199s]  Setting StdDelay to: 22.7ps
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:05    199s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3099.6M, EPOCH TIME: 1679630525.891268
[03/24 00:02:05    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] All LLGs are deleted
[03/24 00:02:05    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:05    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3099.6M, EPOCH TIME: 1679630525.891436
[03/24 00:02:05    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3099.6M, EPOCH TIME: 1679630525.891524
[03/24 00:02:05    199s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3095.6M, EPOCH TIME: 1679630525.891992
[03/24 00:02:05    199s] Start to check current routing status for nets...
[03/24 00:02:05    199s] All nets are already routed correctly.
[03/24 00:02:05    199s] End to check current routing status for nets (mem=3095.6M)
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] Creating Lib Analyzer ...
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:05    199s] Summary for sequential cells identification: 
[03/24 00:02:05    199s]   Identified SBFF number: 112
[03/24 00:02:05    199s]   Identified MBFF number: 0
[03/24 00:02:05    199s]   Identified SB Latch number: 0
[03/24 00:02:05    199s]   Identified MB Latch number: 0
[03/24 00:02:05    199s]   Not identified SBFF number: 8
[03/24 00:02:05    199s]   Not identified MBFF number: 0
[03/24 00:02:05    199s]   Not identified SB Latch number: 0
[03/24 00:02:05    199s]   Not identified MB Latch number: 0
[03/24 00:02:05    199s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:05    199s]  Visiting view : setupAnalysis
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:05    199s]  Visiting view : holdAnalysis
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:05    199s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:05    199s] TLC MultiMap info (StdDelay):
[03/24 00:02:05    199s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:05    199s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:05    199s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:05    199s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:05    199s]  Setting StdDelay to: 22.7ps
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:05    199s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:05    199s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:05    199s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:05    199s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:02:05    199s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:05    199s] 
[03/24 00:02:05    199s] {RT rc-typ 0 4 4 0}
[03/24 00:02:06    200s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:20 mem=3103.6M
[03/24 00:02:06    200s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:20 mem=3103.6M
[03/24 00:02:06    200s] Creating Lib Analyzer, finished. 
[03/24 00:02:06    200s] #optDebug: Start CG creation (mem=3132.2M)
[03/24 00:02:06    200s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/24 00:02:06    200s] (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgPrt (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgEgp (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgPbk (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgNrb(cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgObs (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgCon (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s]  ...processing cgPdm (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3207.2M)
[03/24 00:02:06    200s] Compute RC Scale Done ...
[03/24 00:02:06    200s] All LLGs are deleted
[03/24 00:02:06    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:06    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:06    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3197.7M, EPOCH TIME: 1679630526.667210
[03/24 00:02:06    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3197.7M, EPOCH TIME: 1679630526.667428
[03/24 00:02:06    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3197.7M, EPOCH TIME: 1679630526.668076
[03/24 00:02:06    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:06    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:06    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3261.7M, EPOCH TIME: 1679630526.670524
[03/24 00:02:06    200s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:06    200s] Core basic site is IBM13SITE
[03/24 00:02:06    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3261.7M, EPOCH TIME: 1679630526.679590
[03/24 00:02:06    200s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:06    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:06    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.004, MEM:3293.7M, EPOCH TIME: 1679630526.683676
[03/24 00:02:06    200s] Fast DP-INIT is on for default
[03/24 00:02:06    200s] Atter site array init, number of instance map data is 0.
[03/24 00:02:06    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.015, MEM:3293.7M, EPOCH TIME: 1679630526.685933
[03/24 00:02:06    200s] 
[03/24 00:02:06    200s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:06    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3197.7M, EPOCH TIME: 1679630526.691692
[03/24 00:02:06    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:06    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:06    200s] Starting delay calculation for Setup views
[03/24 00:02:06    200s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:06    200s] #################################################################################
[03/24 00:02:06    200s] # Design Stage: PreRoute
[03/24 00:02:06    200s] # Design Name: PE_top
[03/24 00:02:06    200s] # Design Mode: 130nm
[03/24 00:02:06    200s] # Analysis Mode: MMMC OCV 
[03/24 00:02:06    200s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:06    200s] # Signoff Settings: SI Off 
[03/24 00:02:06    200s] #################################################################################
[03/24 00:02:06    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 3195.7M, InitMEM = 3195.7M)
[03/24 00:02:06    200s] Calculate early delays in OCV mode...
[03/24 00:02:06    200s] Calculate late delays in OCV mode...
[03/24 00:02:06    200s] Start delay calculation (fullDC) (6 T). (MEM=3195.69)
[03/24 00:02:06    200s] End AAE Lib Interpolated Model. (MEM=3215.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:06    200s] Total number of fetched objects 2683
[03/24 00:02:06    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:06    201s] End delay calculation. (MEM=3397.31 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:06    201s] End delay calculation (fullDC). (MEM=3397.31 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:02:06    201s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3397.3M) ***
[03/24 00:02:07    201s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:03:21 mem=3405.3M)
[03/24 00:02:07    201s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.053  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3431.8M, EPOCH TIME: 1679630527.210478
[03/24 00:02:07    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:07    201s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:3433.3M, EPOCH TIME: 1679630527.227597
[03/24 00:02:07    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:07    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] Density: 30.518%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2513.4M, totSessionCpu=0:03:21 **
[03/24 00:02:07    201s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.0/0:00:02.3 (1.3), totSession cpu/real = 0:03:21.4/0:18:06.2 (0.2), mem = 3189.3M
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] =============================================================================================
[03/24 00:02:07    201s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/24 00:02:07    201s] =============================================================================================
[03/24 00:02:07    201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:07    201s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    201s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    201s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.8 % )     0:00:00.6 /  0:00:01.1    2.0
[03/24 00:02:07    201s] [ DrvReport              ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:02:07    201s] [ CellServerInit         ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:07    201s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  57.4 % )     0:00:01.3 /  0:00:01.4    1.0
[03/24 00:02:07    201s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    201s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:02:07    201s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    201s] [ TimingUpdate           ]      1   0:00:00.2  (  10.6 % )     0:00:00.4 /  0:00:00.9    2.1
[03/24 00:02:07    201s] [ FullDelayCalc          ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.6    3.2
[03/24 00:02:07    201s] [ TimingReport           ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    2.2
[03/24 00:02:07    201s] [ MISC                   ]          0:00:00.4  (  15.0 % )     0:00:00.4 /  0:00:00.5    1.4
[03/24 00:02:07    201s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    201s]  InitOpt #1 TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:03.0    1.3
[03/24 00:02:07    201s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] ** INFO : this run is activating low effort ccoptDesign flow
[03/24 00:02:07    201s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:07    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=3189.3M
[03/24 00:02:07    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:3189.3M, EPOCH TIME: 1679630527.240711
[03/24 00:02:07    201s] Processing tracks to init pin-track alignment.
[03/24 00:02:07    201s] z: 2, totalTracks: 1
[03/24 00:02:07    201s] z: 4, totalTracks: 1
[03/24 00:02:07    201s] z: 6, totalTracks: 1
[03/24 00:02:07    201s] z: 8, totalTracks: 1
[03/24 00:02:07    201s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:07    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3189.3M, EPOCH TIME: 1679630527.245226
[03/24 00:02:07    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:07    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3189.3M, EPOCH TIME: 1679630527.265857
[03/24 00:02:07    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3189.3M, EPOCH TIME: 1679630527.265996
[03/24 00:02:07    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3189.3M, EPOCH TIME: 1679630527.268941
[03/24 00:02:07    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3189.3MB).
[03/24 00:02:07    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:3189.3M, EPOCH TIME: 1679630527.269717
[03/24 00:02:07    201s] InstCnt mismatch: prevInstCnt = 2599, ttlInstCnt = 2616
[03/24 00:02:07    201s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:07    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:21 mem=3189.3M
[03/24 00:02:07    201s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3189.3M, EPOCH TIME: 1679630527.274435
[03/24 00:02:07    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:07    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3189.3M, EPOCH TIME: 1679630527.279667
[03/24 00:02:07    201s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:07    201s] OPTC: m1 20.0 20.0
[03/24 00:02:07    201s] #optDebug: fT-E <X 2 0 0 1>
[03/24 00:02:07    201s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/24 00:02:07    201s] Begin: GigaOpt Route Type Constraints Refinement
[03/24 00:02:07    201s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:21.8/0:18:06.3 (0.2), mem = 3161.3M
[03/24 00:02:07    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.10
[03/24 00:02:07    201s] ### Creating RouteCongInterface, started
[03/24 00:02:07    201s] {MMLU 18 18 2683}
[03/24 00:02:07    201s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=3161.3M
[03/24 00:02:07    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=3161.3M
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] #optDebug: {0, 1.000}
[03/24 00:02:07    201s] ### Creating RouteCongInterface, finished
[03/24 00:02:07    201s] Updated routing constraints on 0 nets.
[03/24 00:02:07    201s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.10
[03/24 00:02:07    201s] Bottom Preferred Layer:
[03/24 00:02:07    201s] +-----------+------------+----------+
[03/24 00:02:07    201s] |   Layer   |    CLK     |   Rule   |
[03/24 00:02:07    201s] +-----------+------------+----------+
[03/24 00:02:07    201s] | M3 (z=3)  |         18 | default  |
[03/24 00:02:07    201s] +-----------+------------+----------+
[03/24 00:02:07    201s] Via Pillar Rule:
[03/24 00:02:07    201s]     None
[03/24 00:02:07    201s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.3), totSession cpu/real = 0:03:21.8/0:18:06.3 (0.2), mem = 3193.3M
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] =============================================================================================
[03/24 00:02:07    201s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.14-s109_1
[03/24 00:02:07    201s] =============================================================================================
[03/24 00:02:07    201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:07    201s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    201s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  54.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    201s] [ MISC                   ]          0:00:00.0  (  45.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    201s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    201s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:02:07    201s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] End: GigaOpt Route Type Constraints Refinement
[03/24 00:02:07    201s] *** Starting optimizing excluded clock nets MEM= 3193.3M) ***
[03/24 00:02:07    201s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3193.3M) ***
[03/24 00:02:07    201s] *** Starting optimizing excluded clock nets MEM= 3193.3M) ***
[03/24 00:02:07    201s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3193.3M) ***
[03/24 00:02:07    201s] Info: Done creating the CCOpt slew target map.
[03/24 00:02:07    201s] Begin: GigaOpt high fanout net optimization
[03/24 00:02:07    201s] GigaOpt HFN: use maxLocalDensity 1.2
[03/24 00:02:07    201s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/24 00:02:07    201s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:21.8/0:18:06.4 (0.2), mem = 3193.3M
[03/24 00:02:07    201s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:07    201s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:07    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.11
[03/24 00:02:07    201s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:07    201s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=3193.3M
[03/24 00:02:07    201s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:02:07    201s] OPERPROF: Starting DPlace-Init at level 1, MEM:3193.3M, EPOCH TIME: 1679630527.463950
[03/24 00:02:07    201s] Processing tracks to init pin-track alignment.
[03/24 00:02:07    201s] z: 2, totalTracks: 1
[03/24 00:02:07    201s] z: 4, totalTracks: 1
[03/24 00:02:07    201s] z: 6, totalTracks: 1
[03/24 00:02:07    201s] z: 8, totalTracks: 1
[03/24 00:02:07    201s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:07    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3193.3M, EPOCH TIME: 1679630527.468776
[03/24 00:02:07    201s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:07    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:3193.3M, EPOCH TIME: 1679630527.488025
[03/24 00:02:07    201s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3193.3M, EPOCH TIME: 1679630527.488172
[03/24 00:02:07    201s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3193.3M, EPOCH TIME: 1679630527.490650
[03/24 00:02:07    201s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3193.3MB).
[03/24 00:02:07    201s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.027, MEM:3193.3M, EPOCH TIME: 1679630527.491302
[03/24 00:02:07    201s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:07    201s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=3193.3M
[03/24 00:02:07    201s] ### Creating RouteCongInterface, started
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:02:07    201s] 
[03/24 00:02:07    201s] #optDebug: {0, 1.000}
[03/24 00:02:07    201s] ### Creating RouteCongInterface, finished
[03/24 00:02:07    201s] ### Creating LA Mngr. totSessionCpu=0:03:22 mem=3193.3M
[03/24 00:02:07    201s] ### Creating LA Mngr, finished. totSessionCpu=0:03:22 mem=3193.3M
[03/24 00:02:07    202s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:02:07    202s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:02:07    202s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:02:07    202s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 73526, Stn-len 0
[03/24 00:02:07    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3325.4M, EPOCH TIME: 1679630527.766301
[03/24 00:02:07    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:07    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.008, REAL:0.005, MEM:3193.1M, EPOCH TIME: 1679630527.771370
[03/24 00:02:07    202s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:07    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.11
[03/24 00:02:07    202s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.1), totSession cpu/real = 0:03:22.2/0:18:06.7 (0.2), mem = 3193.1M
[03/24 00:02:07    202s] 
[03/24 00:02:07    202s] =============================================================================================
[03/24 00:02:07    202s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.14-s109_1
[03/24 00:02:07    202s] =============================================================================================
[03/24 00:02:07    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:07    202s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    202s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    202s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  12.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/24 00:02:07    202s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    202s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    202s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:07    202s] [ MISC                   ]          0:00:00.3  (  84.3 % )     0:00:00.3 /  0:00:00.3    1.1
[03/24 00:02:07    202s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    202s]  DrvOpt #1 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.4    1.1
[03/24 00:02:07    202s] ---------------------------------------------------------------------------------------------
[03/24 00:02:07    202s] 
[03/24 00:02:07    202s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/24 00:02:07    202s] End: GigaOpt high fanout net optimization
[03/24 00:02:07    202s] Activate optFanout-based MLT
[03/24 00:02:07    202s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:07    202s] Deleting Lib Analyzer.
[03/24 00:02:07    202s] Begin: GigaOpt Global Optimization
[03/24 00:02:07    202s] *info: use new DP (enabled)
[03/24 00:02:07    202s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/24 00:02:07    202s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:07    202s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:07    202s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:22.3/0:18:06.8 (0.2), mem = 3193.9M
[03/24 00:02:07    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.12
[03/24 00:02:07    202s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:07    202s] ### Creating PhyDesignMc. totSessionCpu=0:03:22 mem=3193.9M
[03/24 00:02:07    202s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:02:07    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:3193.9M, EPOCH TIME: 1679630527.855122
[03/24 00:02:07    202s] Processing tracks to init pin-track alignment.
[03/24 00:02:07    202s] z: 2, totalTracks: 1
[03/24 00:02:07    202s] z: 4, totalTracks: 1
[03/24 00:02:07    202s] z: 6, totalTracks: 1
[03/24 00:02:07    202s] z: 8, totalTracks: 1
[03/24 00:02:07    202s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:07    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3193.9M, EPOCH TIME: 1679630527.858175
[03/24 00:02:07    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:07    202s] 
[03/24 00:02:07    202s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:07    202s] 
[03/24 00:02:07    202s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:07    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.027, MEM:3193.9M, EPOCH TIME: 1679630527.885646
[03/24 00:02:07    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3193.9M, EPOCH TIME: 1679630527.885791
[03/24 00:02:07    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3193.9M, EPOCH TIME: 1679630527.888847
[03/24 00:02:07    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3193.9MB).
[03/24 00:02:07    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.035, MEM:3193.9M, EPOCH TIME: 1679630527.889693
[03/24 00:02:07    202s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:07    202s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:22 mem=3193.9M
[03/24 00:02:07    202s] ### Creating RouteCongInterface, started
[03/24 00:02:07    202s] 
[03/24 00:02:07    202s] Creating Lib Analyzer ...
[03/24 00:02:07    202s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:07    202s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:07    202s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:07    202s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:02:07    202s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:07    202s] 
[03/24 00:02:07    202s] {RT rc-typ 0 4 4 0}
[03/24 00:02:08    202s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:23 mem=3193.9M
[03/24 00:02:08    202s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:23 mem=3193.9M
[03/24 00:02:08    202s] Creating Lib Analyzer, finished. 
[03/24 00:02:08    202s] 
[03/24 00:02:08    202s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:08    202s] 
[03/24 00:02:08    202s] #optDebug: {0, 1.000}
[03/24 00:02:08    202s] ### Creating RouteCongInterface, finished
[03/24 00:02:08    202s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=3193.9M
[03/24 00:02:08    202s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=3193.9M
[03/24 00:02:08    203s] *info: 18 clock nets excluded
[03/24 00:02:08    203s] *info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:08    203s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3517.8M, EPOCH TIME: 1679630528.985617
[03/24 00:02:08    203s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3517.8M, EPOCH TIME: 1679630528.985824
[03/24 00:02:08    203s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/24 00:02:09    203s] Info: End MT loop @oiCellDelayCachingJob.
[03/24 00:02:09    203s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:09    203s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:09    203s] ** GigaOpt Global Opt WNS Slack 0.046  TNS Slack 0.000 
[03/24 00:02:09    203s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:02:09    203s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:02:09    203s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:02:09    203s] |   0.046|   0.000|   30.52%|   0:00:00.0| 3518.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/24 00:02:09    203s] |        |        |         |            |        |             |         | _r_REG666_S2/D                                     |
[03/24 00:02:09    203s] |   0.050|   0.000|   30.53%|   0:00:00.0| 3665.3M|           NA|       NA| NA                                                 |
[03/24 00:02:09    203s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:02:09    203s] 
[03/24 00:02:09    203s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3665.3M) ***
[03/24 00:02:09    203s] 
[03/24 00:02:09    203s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3665.3M) ***
[03/24 00:02:09    203s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/24 00:02:09    203s] Total-nets :: 2684, Stn-nets :: 3, ratio :: 0.111773 %, Total-len 73503.6, Stn-len 192.4
[03/24 00:02:09    203s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3505.5M, EPOCH TIME: 1679630529.168129
[03/24 00:02:09    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2617).
[03/24 00:02:09    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.015, REAL:0.011, MEM:3232.2M, EPOCH TIME: 1679630529.178871
[03/24 00:02:09    203s] TotalInstCnt at PhyDesignMc Destruction: 2617
[03/24 00:02:09    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.12
[03/24 00:02:09    203s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.3 (1.2), totSession cpu/real = 0:03:23.8/0:18:08.1 (0.2), mem = 3232.2M
[03/24 00:02:09    203s] 
[03/24 00:02:09    203s] =============================================================================================
[03/24 00:02:09    203s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.14-s109_1
[03/24 00:02:09    203s] =============================================================================================
[03/24 00:02:09    203s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:09    203s] ---------------------------------------------------------------------------------------------
[03/24 00:02:09    203s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  46.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:02:09    203s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.2
[03/24 00:02:09    203s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:02:09    203s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    3.6
[03/24 00:02:09    203s] [ TransformInit          ]      1   0:00:00.4  (  31.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/24 00:02:09    203s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[03/24 00:02:09    203s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ OptEval                ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:09    203s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.9
[03/24 00:02:09    203s] [ MISC                   ]          0:00:00.2  (  12.1 % )     0:00:00.2 /  0:00:00.3    1.9
[03/24 00:02:09    203s] ---------------------------------------------------------------------------------------------
[03/24 00:02:09    203s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.6    1.2
[03/24 00:02:09    203s] ---------------------------------------------------------------------------------------------
[03/24 00:02:09    203s] 
[03/24 00:02:09    203s] End: GigaOpt Global Optimization
[03/24 00:02:09    203s] Deactivate optFanout-based MLT
[03/24 00:02:09    203s] *** Timing Is met
[03/24 00:02:09    203s] *** Check timing (0:00:00.0)
[03/24 00:02:09    203s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:09    203s] Deleting Lib Analyzer.
[03/24 00:02:09    203s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/24 00:02:09    203s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:09    203s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:09    203s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=3232.2M
[03/24 00:02:09    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=3232.2M
[03/24 00:02:09    203s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/24 00:02:09    203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3232.2M, EPOCH TIME: 1679630529.201032
[03/24 00:02:09    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] 
[03/24 00:02:09    203s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:09    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.015, MEM:3233.0M, EPOCH TIME: 1679630529.215686
[03/24 00:02:09    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:09    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] Activate postCTS OCP-based MLT
[03/24 00:02:09    203s] **INFO: Flow update: Design timing is met.
[03/24 00:02:09    203s] Deactivate postCTS OCP-based MLT
[03/24 00:02:09    203s] **INFO: Flow update: Design timing is met.
[03/24 00:02:09    203s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/24 00:02:09    203s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:09    203s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:09    203s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=3228.0M
[03/24 00:02:09    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=3228.0M
[03/24 00:02:09    203s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:09    203s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=3489.3M
[03/24 00:02:09    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:3489.3M, EPOCH TIME: 1679630529.349834
[03/24 00:02:09    203s] Processing tracks to init pin-track alignment.
[03/24 00:02:09    203s] z: 2, totalTracks: 1
[03/24 00:02:09    203s] z: 4, totalTracks: 1
[03/24 00:02:09    203s] z: 6, totalTracks: 1
[03/24 00:02:09    203s] z: 8, totalTracks: 1
[03/24 00:02:09    203s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:09    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3489.3M, EPOCH TIME: 1679630529.354404
[03/24 00:02:09    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:09    204s] 
[03/24 00:02:09    204s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:09    204s] 
[03/24 00:02:09    204s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:09    204s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.021, MEM:3521.3M, EPOCH TIME: 1679630529.375033
[03/24 00:02:09    204s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3521.3M, EPOCH TIME: 1679630529.375194
[03/24 00:02:09    204s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3521.3M, EPOCH TIME: 1679630529.377508
[03/24 00:02:09    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3521.3MB).
[03/24 00:02:09    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:3521.3M, EPOCH TIME: 1679630529.378505
[03/24 00:02:09    204s] TotalInstCnt at PhyDesignMc Initialization: 2617
[03/24 00:02:09    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=3521.3M
[03/24 00:02:09    204s] Begin: Area Reclaim Optimization
[03/24 00:02:09    204s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:24.0/0:18:08.3 (0.2), mem = 3521.3M
[03/24 00:02:09    204s] 
[03/24 00:02:09    204s] Creating Lib Analyzer ...
[03/24 00:02:09    204s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:09    204s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:09    204s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:09    204s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:02:09    204s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:09    204s] 
[03/24 00:02:09    204s] {RT rc-typ 0 4 4 0}
[03/24 00:02:10    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:25 mem=3525.3M
[03/24 00:02:10    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:25 mem=3525.3M
[03/24 00:02:10    204s] Creating Lib Analyzer, finished. 
[03/24 00:02:10    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.13
[03/24 00:02:10    204s] ### Creating RouteCongInterface, started
[03/24 00:02:10    204s] 
[03/24 00:02:10    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:10    204s] 
[03/24 00:02:10    204s] #optDebug: {0, 1.000}
[03/24 00:02:10    204s] ### Creating RouteCongInterface, finished
[03/24 00:02:10    204s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=3525.3M
[03/24 00:02:10    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=3525.3M
[03/24 00:02:10    204s] Usable buffer cells for single buffer setup transform:
[03/24 00:02:10    204s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/24 00:02:10    204s] Number of usable buffer cells above: 16
[03/24 00:02:10    205s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3525.3M, EPOCH TIME: 1679630530.382228
[03/24 00:02:10    205s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3525.3M, EPOCH TIME: 1679630530.382390
[03/24 00:02:10    205s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:10    205s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:10    205s] Reclaim Optimization WNS Slack 0.052  TNS Slack 0.000 Density 30.53
[03/24 00:02:10    205s] +---------+---------+--------+--------+------------+--------+
[03/24 00:02:10    205s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/24 00:02:10    205s] +---------+---------+--------+--------+------------+--------+
[03/24 00:02:10    205s] |   30.53%|        -|   0.052|   0.000|   0:00:00.0| 3525.3M|
[03/24 00:02:10    205s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:02:10    205s] |   30.53%|        0|   0.052|   0.000|   0:00:00.0| 3526.3M|
[03/24 00:02:10    205s] |   30.52%|        1|   0.052|   0.000|   0:00:00.0| 3675.2M|
[03/24 00:02:10    205s] |   30.52%|        2|   0.052|   0.000|   0:00:00.0| 3679.7M|
[03/24 00:02:10    205s] |   30.52%|        0|   0.052|   0.000|   0:00:00.0| 3679.7M|
[03/24 00:02:10    205s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:02:10    205s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/24 00:02:10    205s] |   30.52%|        0|   0.052|   0.000|   0:00:00.0| 3679.7M|
[03/24 00:02:10    205s] +---------+---------+--------+--------+------------+--------+
[03/24 00:02:10    205s] Reclaim Optimization End WNS Slack 0.052  TNS Slack 0.000 Density 30.52
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 2 **
[03/24 00:02:10    205s] --------------------------------------------------------------
[03/24 00:02:10    205s] |                                   | Total     | Sequential |
[03/24 00:02:10    205s] --------------------------------------------------------------
[03/24 00:02:10    205s] | Num insts resized                 |       2  |       0    |
[03/24 00:02:10    205s] | Num insts undone                  |       0  |       0    |
[03/24 00:02:10    205s] | Num insts Downsized               |       2  |       0    |
[03/24 00:02:10    205s] | Num insts Samesized               |       0  |       0    |
[03/24 00:02:10    205s] | Num insts Upsized                 |       0  |       0    |
[03/24 00:02:10    205s] | Num multiple commits+uncommits    |       0  |       -    |
[03/24 00:02:10    205s] --------------------------------------------------------------
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s] Number of times islegalLocAvaiable called = 16 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[03/24 00:02:10    205s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[03/24 00:02:10    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3679.7M, EPOCH TIME: 1679630530.584876
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3679.7M, EPOCH TIME: 1679630530.589818
[03/24 00:02:10    205s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3679.7M, EPOCH TIME: 1679630530.591550
[03/24 00:02:10    205s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3679.7M, EPOCH TIME: 1679630530.591680
[03/24 00:02:10    205s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3679.7M, EPOCH TIME: 1679630530.595056
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:10    205s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.022, REAL:0.024, MEM:3679.7M, EPOCH TIME: 1679630530.619311
[03/24 00:02:10    205s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3679.7M, EPOCH TIME: 1679630530.619478
[03/24 00:02:10    205s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.003, MEM:3679.7M, EPOCH TIME: 1679630530.622627
[03/24 00:02:10    205s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3679.7M, EPOCH TIME: 1679630530.623406
[03/24 00:02:10    205s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3679.7M, EPOCH TIME: 1679630530.623567
[03/24 00:02:10    205s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.032, MEM:3679.7M, EPOCH TIME: 1679630530.623746
[03/24 00:02:10    205s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.032, MEM:3679.7M, EPOCH TIME: 1679630530.623834
[03/24 00:02:10    205s] TDRefine: refinePlace mode is spiral
[03/24 00:02:10    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.9
[03/24 00:02:10    205s] OPERPROF: Starting RefinePlace at level 1, MEM:3679.7M, EPOCH TIME: 1679630530.623977
[03/24 00:02:10    205s] *** Starting refinePlace (0:03:25 mem=3679.7M) ***
[03/24 00:02:10    205s] Total net bbox length = 6.045e+04 (2.849e+04 3.196e+04) (ext = 3.488e+03)
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:10    205s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:10    205s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:10    205s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:10    205s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3679.7M, EPOCH TIME: 1679630530.632549
[03/24 00:02:10    205s] Starting refinePlace ...
[03/24 00:02:10    205s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:10    205s] One DDP V2 for no tweak run.
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:02:10    205s] Move report: legalization moves 2 insts, mean move: 1.20 um, max move: 1.20 um spiral
[03/24 00:02:10    205s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC121_n60): (259.40, 118.60) --> (260.60, 118.60)
[03/24 00:02:10    205s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/24 00:02:10    205s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:10    205s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3679.7MB) @(0:03:25 - 0:03:26).
[03/24 00:02:10    205s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:02:10    205s] Move report: Detail placement moves 2 insts, mean move: 1.20 um, max move: 1.20 um 
[03/24 00:02:10    205s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC121_n60): (259.40, 118.60) --> (260.60, 118.60)
[03/24 00:02:10    205s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3679.7MB
[03/24 00:02:10    205s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:10    205s]   maximum (X+Y) =         1.20 um
[03/24 00:02:10    205s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC121_n60) with max move: (259.4, 118.6) -> (260.6, 118.6)
[03/24 00:02:10    205s]   mean    (X+Y) =         1.20 um
[03/24 00:02:10    205s] Summary Report:
[03/24 00:02:10    205s] Instances move: 2 (out of 2599 movable)
[03/24 00:02:10    205s] Instances flipped: 0
[03/24 00:02:10    205s] Mean displacement: 1.20 um
[03/24 00:02:10    205s] Max displacement: 1.20 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC121_n60) (259.4, 118.6) -> (260.6, 118.6)
[03/24 00:02:10    205s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/24 00:02:10    205s] Total instances moved : 2
[03/24 00:02:10    205s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.127, REAL:0.089, MEM:3679.7M, EPOCH TIME: 1679630530.721714
[03/24 00:02:10    205s] Total net bbox length = 6.045e+04 (2.849e+04 3.196e+04) (ext = 3.488e+03)
[03/24 00:02:10    205s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3679.7MB
[03/24 00:02:10    205s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3679.7MB) @(0:03:25 - 0:03:26).
[03/24 00:02:10    205s] *** Finished refinePlace (0:03:26 mem=3679.7M) ***
[03/24 00:02:10    205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.9
[03/24 00:02:10    205s] OPERPROF: Finished RefinePlace at level 1, CPU:0.137, REAL:0.099, MEM:3679.7M, EPOCH TIME: 1679630530.723089
[03/24 00:02:10    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3679.7M, EPOCH TIME: 1679630530.731852
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3679.7M, EPOCH TIME: 1679630530.736321
[03/24 00:02:10    205s] *** maximum move = 1.20 um ***
[03/24 00:02:10    205s] *** Finished re-routing un-routed nets (3679.7M) ***
[03/24 00:02:10    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:3679.7M, EPOCH TIME: 1679630530.742753
[03/24 00:02:10    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3679.7M, EPOCH TIME: 1679630530.746897
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:10    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.027, MEM:3679.7M, EPOCH TIME: 1679630530.773545
[03/24 00:02:10    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3679.7M, EPOCH TIME: 1679630530.773695
[03/24 00:02:10    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3679.7M, EPOCH TIME: 1679630530.776257
[03/24 00:02:10    205s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3679.7M, EPOCH TIME: 1679630530.776946
[03/24 00:02:10    205s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3679.7M, EPOCH TIME: 1679630530.777104
[03/24 00:02:10    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.035, MEM:3679.7M, EPOCH TIME: 1679630530.777268
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3679.7M) ***
[03/24 00:02:10    205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.13
[03/24 00:02:10    205s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:03:25.7/0:18:09.7 (0.2), mem = 3679.7M
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s] =============================================================================================
[03/24 00:02:10    205s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.14-s109_1
[03/24 00:02:10    205s] =============================================================================================
[03/24 00:02:10    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:10    205s] ---------------------------------------------------------------------------------------------
[03/24 00:02:10    205s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:10    205s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  47.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:02:10    205s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ OptimizationStep       ]      1   0:00:00.0  (   3.2 % )     0:00:00.2 /  0:00:00.4    2.0
[03/24 00:02:10    205s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.3    2.4
[03/24 00:02:10    205s] [ OptGetWeight           ]     47   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ OptEval                ]     47   0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.3    3.5
[03/24 00:02:10    205s] [ OptCommit              ]     47   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ PostCommitDelayUpdate  ]     47   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:10    205s] [ IncrDelayCalc          ]     13   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/24 00:02:10    205s] [ RefinePlace            ]      1   0:00:00.2  (  14.8 % )     0:00:00.2 /  0:00:00.3    1.2
[03/24 00:02:10    205s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:10    205s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.2
[03/24 00:02:10    205s] [ MISC                   ]          0:00:00.3  (  22.3 % )     0:00:00.3 /  0:00:00.3    1.1
[03/24 00:02:10    205s] ---------------------------------------------------------------------------------------------
[03/24 00:02:10    205s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/24 00:02:10    205s] ---------------------------------------------------------------------------------------------
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3518.4M, EPOCH TIME: 1679630530.796640
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3245.1M, EPOCH TIME: 1679630530.802751
[03/24 00:02:10    205s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:10    205s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3245.13M, totSessionCpu=0:03:26).
[03/24 00:02:10    205s] postCtsLateCongRepair #1 0
[03/24 00:02:10    205s] postCtsLateCongRepair #1 0
[03/24 00:02:10    205s] postCtsLateCongRepair #1 0
[03/24 00:02:10    205s] postCtsLateCongRepair #1 0
[03/24 00:02:10    205s] Starting local wire reclaim
[03/24 00:02:10    205s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3245.1M, EPOCH TIME: 1679630530.832686
[03/24 00:02:10    205s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3245.1M, EPOCH TIME: 1679630530.832810
[03/24 00:02:10    205s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3245.1M, EPOCH TIME: 1679630530.832947
[03/24 00:02:10    205s] Processing tracks to init pin-track alignment.
[03/24 00:02:10    205s] z: 2, totalTracks: 1
[03/24 00:02:10    205s] z: 4, totalTracks: 1
[03/24 00:02:10    205s] z: 6, totalTracks: 1
[03/24 00:02:10    205s] z: 8, totalTracks: 1
[03/24 00:02:10    205s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:10    205s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3245.1M, EPOCH TIME: 1679630530.837125
[03/24 00:02:10    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:10    205s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.026, REAL:0.026, MEM:3245.9M, EPOCH TIME: 1679630530.862626
[03/24 00:02:10    205s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3245.9M, EPOCH TIME: 1679630530.862773
[03/24 00:02:10    205s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:3245.9M, EPOCH TIME: 1679630530.865230
[03/24 00:02:10    205s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3245.9MB).
[03/24 00:02:10    205s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.033, REAL:0.033, MEM:3245.9M, EPOCH TIME: 1679630530.866077
[03/24 00:02:10    205s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.034, REAL:0.033, MEM:3245.9M, EPOCH TIME: 1679630530.866167
[03/24 00:02:10    205s] TDRefine: refinePlace mode is spiral
[03/24 00:02:10    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.10
[03/24 00:02:10    205s] OPERPROF:   Starting RefinePlace at level 2, MEM:3245.9M, EPOCH TIME: 1679630530.866312
[03/24 00:02:10    205s] *** Starting refinePlace (0:03:26 mem=3245.9M) ***
[03/24 00:02:10    205s] Total net bbox length = 6.045e+04 (2.849e+04 3.196e+04) (ext = 3.488e+03)
[03/24 00:02:10    205s] 
[03/24 00:02:10    205s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:10    205s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:10    205s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:10    205s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3245.9M, EPOCH TIME: 1679630530.875025
[03/24 00:02:10    205s] Starting refinePlace ...
[03/24 00:02:10    205s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:10    205s] One DDP V2 for no tweak run.
[03/24 00:02:10    205s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3245.9M, EPOCH TIME: 1679630530.877321
[03/24 00:02:10    205s] OPERPROF:         Starting spMPad at level 5, MEM:3245.9M, EPOCH TIME: 1679630530.881261
[03/24 00:02:10    205s] OPERPROF:           Starting spContextMPad at level 6, MEM:3245.9M, EPOCH TIME: 1679630530.881550
[03/24 00:02:10    205s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3245.9M, EPOCH TIME: 1679630530.881610
[03/24 00:02:10    205s] MP Top (2599): mp=1.125. U=0.303.
[03/24 00:02:10    205s] OPERPROF:         Finished spMPad at level 5, CPU:0.001, REAL:0.001, MEM:3245.9M, EPOCH TIME: 1679630530.882393
[03/24 00:02:10    205s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3245.9M, EPOCH TIME: 1679630530.882922
[03/24 00:02:10    205s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3245.9M, EPOCH TIME: 1679630530.883007
[03/24 00:02:10    205s] OPERPROF:             Starting InitSKP at level 7, MEM:3245.9M, EPOCH TIME: 1679630530.883425
[03/24 00:02:10    205s] no activity file in design. spp won't run.
[03/24 00:02:10    205s] no activity file in design. spp won't run.
[03/24 00:02:10    205s] Edge Data Id : 32240 / 4294967295
[03/24 00:02:10    205s] Data Id : 24556 / 4294967295
[03/24 00:02:11    206s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:01.0)***
[03/24 00:02:11    206s] OPERPROF:             Finished InitSKP at level 7, CPU:0.367, REAL:0.223, MEM:3293.9M, EPOCH TIME: 1679630531.106351
[03/24 00:02:11    206s] Wait...
[03/24 00:02:11    206s] Timing cost in AAE based: 9338.3728052598999056
[03/24 00:02:11    206s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.394, REAL:0.239, MEM:3325.9M, EPOCH TIME: 1679630531.122052
[03/24 00:02:11    206s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.395, REAL:0.239, MEM:3325.9M, EPOCH TIME: 1679630531.122394
[03/24 00:02:11    206s] SKP cleared!
[03/24 00:02:11    206s] AAE Timing clean up.
[03/24 00:02:11    206s] Tweakage: fix icg 1, fix clk 0.
[03/24 00:02:11    206s] Tweakage: density cost 1, scale 0.4.
[03/24 00:02:11    206s] Tweakage: activity cost 0, scale 1.0.
[03/24 00:02:11    206s] Tweakage: timing cost on, scale 1.0.
[03/24 00:02:11    206s] OPERPROF:         Starting CoreOperation at level 5, MEM:3341.9M, EPOCH TIME: 1679630531.128626
[03/24 00:02:11    206s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3341.9M, EPOCH TIME: 1679630531.130089
[03/24 00:02:11    206s] Tweakage swap 173 pairs.
[03/24 00:02:11    206s] Tweakage swap 24 pairs.
[03/24 00:02:11    206s] Tweakage swap 4 pairs.
[03/24 00:02:11    206s] Tweakage swap 1 pairs.
[03/24 00:02:11    206s] Tweakage swap 1 pairs.
[03/24 00:02:11    206s] Tweakage swap 0 pairs.
[03/24 00:02:11    206s] Tweakage swap 0 pairs.
[03/24 00:02:11    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 49 pairs.
[03/24 00:02:12    207s] Tweakage swap 4 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 3 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    207s] Tweakage swap 0 pairs.
[03/24 00:02:12    208s] Tweakage swap 0 pairs.
[03/24 00:02:13    208s] Tweakage swap 0 pairs.
[03/24 00:02:13    208s] Tweakage swap 0 pairs.
[03/24 00:02:13    208s] Tweakage move 454 insts.
[03/24 00:02:13    208s] Tweakage move 165 insts.
[03/24 00:02:13    208s] Tweakage move 48 insts.
[03/24 00:02:13    208s] Tweakage move 16 insts.
[03/24 00:02:13    208s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:2.020, REAL:1.988, MEM:3341.9M, EPOCH TIME: 1679630533.118432
[03/24 00:02:13    208s] OPERPROF:         Finished CoreOperation at level 5, CPU:2.021, REAL:1.990, MEM:3341.9M, EPOCH TIME: 1679630533.118663
[03/24 00:02:13    208s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.430, REAL:2.243, MEM:3245.9M, EPOCH TIME: 1679630533.119894
[03/24 00:02:13    208s] Move report: Congestion aware Tweak moves 787 insts, mean move: 4.35 um, max move: 42.00 um 
[03/24 00:02:13    208s] 	Max move on inst (buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0): (179.00, 280.60) --> (147.80, 291.40)
[03/24 00:02:13    208s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.4, real=0:00:03.0, mem=3245.9mb) @(0:03:26 - 0:03:28).
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:02:13    208s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:02:13    208s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:13    208s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:13    208s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3245.9MB) @(0:03:28 - 0:03:28).
[03/24 00:02:13    208s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:02:13    208s] Move report: Detail placement moves 787 insts, mean move: 4.35 um, max move: 42.00 um 
[03/24 00:02:13    208s] 	Max move on inst (buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0): (179.00, 280.60) --> (147.80, 291.40)
[03/24 00:02:13    208s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 3245.9MB
[03/24 00:02:13    208s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:13    208s]   maximum (X+Y) =        42.00 um
[03/24 00:02:13    208s]   inst (buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0) with max move: (179, 280.6) -> (147.8, 291.4)
[03/24 00:02:13    208s]   mean    (X+Y) =         4.35 um
[03/24 00:02:13    208s] Summary Report:
[03/24 00:02:13    208s] Instances move: 787 (out of 2599 movable)
[03/24 00:02:13    208s] Instances flipped: 0
[03/24 00:02:13    208s] Mean displacement: 4.35 um
[03/24 00:02:13    208s] Max displacement: 42.00 um (Instance: buff_mult_arr0/PLACEDFE_OFC69_pe_in_pk_rdb_addr__0) (179, 280.6) -> (147.8, 291.4)
[03/24 00:02:13    208s] 	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: INVX6TR
[03/24 00:02:13    208s] Total instances moved : 787
[03/24 00:02:13    208s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.536, REAL:2.301, MEM:3245.9M, EPOCH TIME: 1679630533.175926
[03/24 00:02:13    208s] Total net bbox length = 5.935e+04 (2.800e+04 3.135e+04) (ext = 3.467e+03)
[03/24 00:02:13    208s] Runtime: CPU: 0:00:02.5 REAL: 0:00:03.0 MEM: 3245.9MB
[03/24 00:02:13    208s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:03.0, mem=3245.9MB) @(0:03:26 - 0:03:28).
[03/24 00:02:13    208s] *** Finished refinePlace (0:03:28 mem=3245.9M) ***
[03/24 00:02:13    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.10
[03/24 00:02:13    208s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.546, REAL:2.311, MEM:3245.9M, EPOCH TIME: 1679630533.176896
[03/24 00:02:13    208s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3245.9M, EPOCH TIME: 1679630533.176960
[03/24 00:02:13    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:13    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:3245.9M, EPOCH TIME: 1679630533.182187
[03/24 00:02:13    208s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.588, REAL:2.350, MEM:3245.9M, EPOCH TIME: 1679630533.182292
[03/24 00:02:13    208s] eGR doReRoute: optGuide
[03/24 00:02:13    208s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3245.9M, EPOCH TIME: 1679630533.199688
[03/24 00:02:13    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] All LLGs are deleted
[03/24 00:02:13    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:13    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3245.9M, EPOCH TIME: 1679630533.199908
[03/24 00:02:13    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3245.9M, EPOCH TIME: 1679630533.200001
[03/24 00:02:13    208s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3245.9M, EPOCH TIME: 1679630533.200193
[03/24 00:02:13    208s] {MMLU 0 18 2683}
[03/24 00:02:13    208s] ### Creating LA Mngr. totSessionCpu=0:03:28 mem=3245.9M
[03/24 00:02:13    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:28 mem=3245.9M
[03/24 00:02:13    208s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:13    208s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:13    208s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      ================== Layers ==================
[03/24 00:02:13    208s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:13    208s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:13    208s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:13    208s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:13    208s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:13    208s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:13    208s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:13    208s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:13    208s] (I)      Started Import and model ( Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:13    208s] (I)      == Non-default Options ==
[03/24 00:02:13    208s] (I)      Maximum routing layer                              : 4
[03/24 00:02:13    208s] (I)      Number of threads                                  : 6
[03/24 00:02:13    208s] (I)      Method to set GCell size                           : row
[03/24 00:02:13    208s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:13    208s] (I)      Use row-based GCell size
[03/24 00:02:13    208s] (I)      Use row-based GCell align
[03/24 00:02:13    208s] (I)      layer 0 area = 89000
[03/24 00:02:13    208s] (I)      layer 1 area = 120000
[03/24 00:02:13    208s] (I)      layer 2 area = 120000
[03/24 00:02:13    208s] (I)      layer 3 area = 120000
[03/24 00:02:13    208s] (I)      GCell unit size   : 3600
[03/24 00:02:13    208s] (I)      GCell multiplier  : 1
[03/24 00:02:13    208s] (I)      GCell row height  : 3600
[03/24 00:02:13    208s] (I)      Actual row height : 3600
[03/24 00:02:13    208s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:13    208s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:13    208s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:13    208s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:13    208s] (I)      ============== Default via ===============
[03/24 00:02:13    208s] (I)      +---+------------------+-----------------+
[03/24 00:02:13    208s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:13    208s] (I)      +---+------------------+-----------------+
[03/24 00:02:13    208s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:13    208s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/24 00:02:13    208s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:13    208s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:13    208s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/24 00:02:13    208s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:13    208s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:13    208s] (I)      +---+------------------+-----------------+
[03/24 00:02:13    208s] [NR-eGR] Read 5504 PG shapes
[03/24 00:02:13    208s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:13    208s] [NR-eGR] Read 0 other shapes
[03/24 00:02:13    208s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:13    208s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:13    208s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:02:13    208s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:13    208s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:13    208s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:13    208s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:13    208s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:13    208s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1844
[03/24 00:02:13    208s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:02:13    208s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:13    208s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1844  Num CS=0
[03/24 00:02:13    208s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 897
[03/24 00:02:13    208s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 842
[03/24 00:02:13    208s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 105
[03/24 00:02:13    208s] (I)      Number of ignored nets                =     18
[03/24 00:02:13    208s] (I)      Number of connected nets              =      0
[03/24 00:02:13    208s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:13    208s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:13    208s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:13    208s] (I)      Ndr track 0 does not exist
[03/24 00:02:13    208s] (I)      Ndr track 0 does not exist
[03/24 00:02:13    208s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:13    208s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:13    208s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:13    208s] (I)      Site width          :   400  (dbu)
[03/24 00:02:13    208s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:13    208s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:13    208s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:13    208s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:13    208s] (I)      Grid                :    97    97     4
[03/24 00:02:13    208s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:13    208s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:13    208s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:13    208s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:13    208s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:13    208s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:13    208s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:13    208s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:13    208s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:13    208s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:13    208s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:13    208s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:13    208s] (I)      --------------------------------------------------------
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:13    208s] [NR-eGR] Rule id: 0  Nets: 2665
[03/24 00:02:13    208s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:13    208s] (I)                    Layer    2    3    4 
[03/24 00:02:13    208s] (I)                    Pitch  400  400  400 
[03/24 00:02:13    208s] (I)             #Used tracks    1    1    1 
[03/24 00:02:13    208s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:13    208s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:13    208s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:13    208s] (I)                    Layer    2    3    4 
[03/24 00:02:13    208s] (I)                    Pitch  800  800  800 
[03/24 00:02:13    208s] (I)             #Used tracks    2    2    2 
[03/24 00:02:13    208s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:13    208s] [NR-eGR] ========================================
[03/24 00:02:13    208s] [NR-eGR] 
[03/24 00:02:13    208s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:13    208s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:13    208s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:13    208s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:13    208s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:13    208s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:13    208s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:13    208s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:13    208s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:13    208s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      Reset routing kernel
[03/24 00:02:13    208s] (I)      Started Global Routing ( Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      totalPins=8755  totalGlobalPin=8454 (96.56%)
[03/24 00:02:13    208s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:02:13    208s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] (I)      ============  Phase 1a Route ============
[03/24 00:02:13    208s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:02:13    208s] (I)      Usage: 17405 = (8304 H, 9101 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.276e+04um V)
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] (I)      ============  Phase 1b Route ============
[03/24 00:02:13    208s] (I)      Usage: 17408 = (8304 H, 9104 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.277e+04um V)
[03/24 00:02:13    208s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.266880e+04um
[03/24 00:02:13    208s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[03/24 00:02:13    208s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] (I)      ============  Phase 1c Route ============
[03/24 00:02:13    208s] (I)      Level2 Grid: 20 x 20
[03/24 00:02:13    208s] (I)      Usage: 17408 = (8304 H, 9104 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.277e+04um V)
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] (I)      ============  Phase 1d Route ============
[03/24 00:02:13    208s] (I)      Usage: 17409 = (8304 H, 9105 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.278e+04um V)
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] (I)      ============  Phase 1e Route ============
[03/24 00:02:13    208s] (I)      Usage: 17409 = (8304 H, 9105 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.278e+04um V)
[03/24 00:02:13    208s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.267240e+04um
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] (I)      ============  Phase 1l Route ============
[03/24 00:02:13    208s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:02:13    208s] (I)      Layer  2:      77197     11793         0           0       83808    ( 0.00%) 
[03/24 00:02:13    208s] (I)      Layer  3:      78897     11189         0           0       83808    ( 0.00%) 
[03/24 00:02:13    208s] (I)      Layer  4:      68787      2975         0           0       83808    ( 0.00%) 
[03/24 00:02:13    208s] (I)      Total:        224881     25957         0           0      251424    ( 0.00%) 
[03/24 00:02:13    208s] (I)      
[03/24 00:02:13    208s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:13    208s] [NR-eGR]                        OverCon            
[03/24 00:02:13    208s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:13    208s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:13    208s] [NR-eGR] ----------------------------------------------
[03/24 00:02:13    208s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:13    208s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:13    208s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:13    208s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:13    208s] [NR-eGR] ----------------------------------------------
[03/24 00:02:13    208s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:13    208s] [NR-eGR] 
[03/24 00:02:13    208s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:02:13    208s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:13    208s] (I)      ============= Track Assignment ============
[03/24 00:02:13    208s] (I)      Started Track Assignment (6T) ( Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:02:13    208s] (I)      Run Multi-thread track assignment
[03/24 00:02:13    208s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] (I)      Started Export ( Curr Mem: 3245.87 MB )
[03/24 00:02:13    208s] [NR-eGR]             Length (um)   Vias 
[03/24 00:02:13    208s] [NR-eGR] -------------------------------
[03/24 00:02:13    208s] [NR-eGR]  M1  (1H)             0   9439 
[03/24 00:02:13    208s] [NR-eGR]  M2  (2V)         30491  13273 
[03/24 00:02:13    208s] [NR-eGR]  M3  (3H)         34584    845 
[03/24 00:02:13    208s] [NR-eGR]  M4  (4V)          6903      0 
[03/24 00:02:13    208s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:02:13    208s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:02:13    208s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:02:13    208s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:02:13    208s] [NR-eGR] -------------------------------
[03/24 00:02:13    208s] [NR-eGR]      Total        71978  23557 
[03/24 00:02:13    208s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:13    208s] [NR-eGR] Total half perimeter of net bounding box: 59348um
[03/24 00:02:13    208s] [NR-eGR] Total length: 71978um, number of vias: 23557
[03/24 00:02:13    208s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:13    208s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/24 00:02:13    208s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:13    208s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3220.14 MB )
[03/24 00:02:13    208s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.23 sec, Curr Mem: 3155.14 MB )
[03/24 00:02:13    208s] (I)      ======================================= Runtime Summary =======================================
[03/24 00:02:13    208s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/24 00:02:13    208s] (I)      -----------------------------------------------------------------------------------------------
[03/24 00:02:13    208s] (I)       Early Global Route kernel                   100.00%  44.15 sec  44.38 sec  0.23 sec  0.29 sec 
[03/24 00:02:13    208s] (I)       +-Import and model                           16.08%  44.17 sec  44.20 sec  0.04 sec  0.04 sec 
[03/24 00:02:13    208s] (I)       | +-Create place DB                           4.76%  44.17 sec  44.18 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | +-Import place data                       4.69%  44.17 sec  44.18 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read instances and placement          1.44%  44.17 sec  44.17 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read nets                             3.08%  44.17 sec  44.18 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | +-Create route DB                           8.35%  44.18 sec  44.20 sec  0.02 sec  0.02 sec 
[03/24 00:02:13    208s] (I)       | | +-Import route data (6T)                  8.10%  44.18 sec  44.20 sec  0.02 sec  0.02 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.55%  44.18 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read routing blockages              0.00%  44.18 sec  44.18 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read instance blockages             0.28%  44.18 sec  44.18 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read PG blockages                   0.47%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read clock blockages                0.04%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read other blockages                0.04%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read halo blockages                 0.01%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Read boundary cut boxes             0.00%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read blackboxes                       0.02%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read prerouted                        0.70%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read unlegalized nets                 0.10%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Read nets                             0.56%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Set up via pillars                    0.01%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Initialize 3D grid graph              0.01%  44.19 sec  44.19 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Model blockage capacity               1.70%  44.19 sec  44.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Initialize 3D capacity              1.50%  44.19 sec  44.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Read aux data                             0.00%  44.20 sec  44.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Others data preparation                   0.09%  44.20 sec  44.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Create route kernel                       2.43%  44.20 sec  44.20 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       +-Global Routing                             17.11%  44.20 sec  44.24 sec  0.04 sec  0.07 sec 
[03/24 00:02:13    208s] (I)       | +-Initialization                            0.23%  44.20 sec  44.20 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Net group 1                              15.59%  44.20 sec  44.24 sec  0.04 sec  0.07 sec 
[03/24 00:02:13    208s] (I)       | | +-Generate topology (6T)                  0.82%  44.20 sec  44.21 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | +-Phase 1a                                3.37%  44.21 sec  44.22 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | | +-Pattern routing (6T)                  2.40%  44.21 sec  44.21 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.36%  44.21 sec  44.21 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Add via demand to 2D                  0.29%  44.21 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | +-Phase 1b                                1.23%  44.22 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Monotonic routing (6T)                0.99%  44.22 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | +-Phase 1c                                0.48%  44.22 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Two level Routing                     0.39%  44.22 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Two Level Routing (Regular)         0.14%  44.22 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | | +-Two Level Routing (Strong)          0.06%  44.22 sec  44.22 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | +-Phase 1d                                2.47%  44.22 sec  44.23 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | | +-Detoured routing (6T)                 2.33%  44.22 sec  44.23 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | +-Phase 1e                                0.13%  44.23 sec  44.23 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | | +-Route legalization                    0.00%  44.23 sec  44.23 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | | +-Phase 1l                                6.02%  44.23 sec  44.24 sec  0.01 sec  0.04 sec 
[03/24 00:02:13    208s] (I)       | | | +-Layer assignment (6T)                 5.43%  44.23 sec  44.24 sec  0.01 sec  0.03 sec 
[03/24 00:02:13    208s] (I)       | +-Clean cong LA                             0.00%  44.24 sec  44.24 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       +-Export 3D cong map                          0.68%  44.24 sec  44.24 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Export 2D cong map                        0.16%  44.24 sec  44.24 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       +-Extract Global 3D Wires                     0.27%  44.25 sec  44.25 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       +-Track Assignment (6T)                       5.53%  44.25 sec  44.26 sec  0.01 sec  0.04 sec 
[03/24 00:02:13    208s] (I)       | +-Initialization                            0.08%  44.25 sec  44.25 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Track Assignment Kernel                   5.18%  44.25 sec  44.26 sec  0.01 sec  0.04 sec 
[03/24 00:02:13    208s] (I)       | +-Free Memory                               0.00%  44.26 sec  44.26 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       +-Export                                     44.46%  44.26 sec  44.36 sec  0.10 sec  0.11 sec 
[03/24 00:02:13    208s] (I)       | +-Export DB wires                           3.52%  44.26 sec  44.27 sec  0.01 sec  0.02 sec 
[03/24 00:02:13    208s] (I)       | | +-Export all nets (6T)                    2.17%  44.26 sec  44.27 sec  0.00 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | | +-Set wire vias (6T)                      0.91%  44.27 sec  44.27 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Report wirelength                         4.32%  44.27 sec  44.28 sec  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)       | +-Update net boxes                          0.82%  44.28 sec  44.28 sec  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)       | +-Update timing                            35.44%  44.28 sec  44.36 sec  0.08 sec  0.08 sec 
[03/24 00:02:13    208s] (I)       +-Postprocess design                          6.73%  44.36 sec  44.38 sec  0.02 sec  0.02 sec 
[03/24 00:02:13    208s] (I)      ======================= Summary by functions ========================
[03/24 00:02:13    208s] (I)       Lv  Step                                      %      Real       CPU 
[03/24 00:02:13    208s] (I)      ---------------------------------------------------------------------
[03/24 00:02:13    208s] (I)        0  Early Global Route kernel           100.00%  0.23 sec  0.29 sec 
[03/24 00:02:13    208s] (I)        1  Export                               44.46%  0.10 sec  0.11 sec 
[03/24 00:02:13    208s] (I)        1  Global Routing                       17.11%  0.04 sec  0.07 sec 
[03/24 00:02:13    208s] (I)        1  Import and model                     16.08%  0.04 sec  0.04 sec 
[03/24 00:02:13    208s] (I)        1  Postprocess design                    6.73%  0.02 sec  0.02 sec 
[03/24 00:02:13    208s] (I)        1  Track Assignment (6T)                 5.53%  0.01 sec  0.04 sec 
[03/24 00:02:13    208s] (I)        1  Export 3D cong map                    0.68%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        1  Extract Global 3D Wires               0.27%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Update timing                        35.44%  0.08 sec  0.08 sec 
[03/24 00:02:13    208s] (I)        2  Net group 1                          15.59%  0.04 sec  0.07 sec 
[03/24 00:02:13    208s] (I)        2  Create route DB                       8.35%  0.02 sec  0.02 sec 
[03/24 00:02:13    208s] (I)        2  Track Assignment Kernel               5.18%  0.01 sec  0.04 sec 
[03/24 00:02:13    208s] (I)        2  Create place DB                       4.76%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        2  Report wirelength                     4.32%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        2  Export DB wires                       3.52%  0.01 sec  0.02 sec 
[03/24 00:02:13    208s] (I)        2  Create route kernel                   2.43%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        2  Update net boxes                      0.82%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Initialization                        0.31%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Export 2D cong map                    0.16%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        3  Import route data (6T)                8.10%  0.02 sec  0.02 sec 
[03/24 00:02:13    208s] (I)        3  Phase 1l                              6.02%  0.01 sec  0.04 sec 
[03/24 00:02:13    208s] (I)        3  Import place data                     4.69%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        3  Phase 1a                              3.37%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        3  Phase 1d                              2.47%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        3  Export all nets (6T)                  2.17%  0.00 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        3  Phase 1b                              1.23%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        3  Set wire vias (6T)                    0.91%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        3  Generate topology (6T)                0.82%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        3  Phase 1c                              0.48%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        3  Phase 1e                              0.13%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Layer assignment (6T)                 5.43%  0.01 sec  0.03 sec 
[03/24 00:02:13    208s] (I)        4  Read nets                             3.63%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        4  Pattern routing (6T)                  2.40%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        4  Detoured routing (6T)                 2.33%  0.01 sec  0.01 sec 
[03/24 00:02:13    208s] (I)        4  Model blockage capacity               1.70%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Read blockages ( Layer 2-4 )          1.55%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Read instances and placement          1.44%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Monotonic routing (6T)                0.99%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Read prerouted                        0.70%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Two level Routing                     0.39%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Pattern Routing Avoiding Blockages    0.36%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Add via demand to 2D                  0.29%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Initialize 3D capacity                1.50%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read PG blockages                     0.47%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read instance blockages               0.28%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Two Level Routing (Regular)           0.14%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/24 00:02:13    208s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:13    208s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:13    208s] Extraction called for design 'PE_top' of instances=2616 and nets=2685 using extraction engine 'preRoute' .
[03/24 00:02:13    208s] PreRoute RC Extraction called for design PE_top.
[03/24 00:02:13    208s] RC Extraction called in multi-corner(1) mode.
[03/24 00:02:13    208s] RCMode: PreRoute
[03/24 00:02:13    208s]       RC Corner Indexes            0   
[03/24 00:02:13    208s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:02:13    208s] Resistance Scaling Factor    : 1.00000 
[03/24 00:02:13    208s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:02:13    208s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:02:13    208s] Shrink Factor                : 1.00000
[03/24 00:02:13    208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:02:13    208s] Using Quantus QRC technology file ...
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] Trim Metal Layers:
[03/24 00:02:13    208s] LayerId::1 widthSet size::1
[03/24 00:02:13    208s] LayerId::2 widthSet size::1
[03/24 00:02:13    208s] LayerId::3 widthSet size::1
[03/24 00:02:13    208s] LayerId::4 widthSet size::1
[03/24 00:02:13    208s] LayerId::5 widthSet size::1
[03/24 00:02:13    208s] LayerId::6 widthSet size::1
[03/24 00:02:13    208s] LayerId::7 widthSet size::1
[03/24 00:02:13    208s] LayerId::8 widthSet size::1
[03/24 00:02:13    208s] Updating RC grid for preRoute extraction ...
[03/24 00:02:13    208s] eee: pegSigSF::1.070000
[03/24 00:02:13    208s] Initializing multi-corner resistance tables ...
[03/24 00:02:13    208s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:13    208s] eee: l::2 avDens::0.113224 usedTrk::896.730280 availTrk::7920.000000 sigTrk::896.730280
[03/24 00:02:13    208s] eee: l::3 avDens::0.134755 usedTrk::1006.617057 availTrk::7470.000000 sigTrk::1006.617057
[03/24 00:02:13    208s] eee: l::4 avDens::0.053125 usedTrk::478.125696 availTrk::9000.000000 sigTrk::478.125696
[03/24 00:02:13    208s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:13    208s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:13    208s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:13    208s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:13    208s] {RT rc-typ 0 4 4 0}
[03/24 00:02:13    208s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.072014 aWlH=0.000000 lMod=0 pMax=0.809700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:02:13    208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3155.145M)
[03/24 00:02:13    208s] Compute RC Scale Done ...
[03/24 00:02:13    208s] OPERPROF: Starting HotSpotCal at level 1, MEM:3174.2M, EPOCH TIME: 1679630533.559974
[03/24 00:02:13    208s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:13    208s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:13    208s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:13    208s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:13    208s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:13    208s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:13    208s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:13    208s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.004, MEM:3174.2M, EPOCH TIME: 1679630533.564271
[03/24 00:02:13    208s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/24 00:02:13    208s] Begin: GigaOpt Route Type Constraints Refinement
[03/24 00:02:13    208s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:28.8/0:18:12.5 (0.2), mem = 3174.2M
[03/24 00:02:13    208s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.14
[03/24 00:02:13    208s] ### Creating RouteCongInterface, started
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] #optDebug: {0, 1.000}
[03/24 00:02:13    208s] ### Creating RouteCongInterface, finished
[03/24 00:02:13    208s] Updated routing constraints on 0 nets.
[03/24 00:02:13    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.14
[03/24 00:02:13    208s] Bottom Preferred Layer:
[03/24 00:02:13    208s] +-----------+------------+----------+
[03/24 00:02:13    208s] |   Layer   |    CLK     |   Rule   |
[03/24 00:02:13    208s] +-----------+------------+----------+
[03/24 00:02:13    208s] | M3 (z=3)  |         18 | default  |
[03/24 00:02:13    208s] +-----------+------------+----------+
[03/24 00:02:13    208s] Via Pillar Rule:
[03/24 00:02:13    208s]     None
[03/24 00:02:13    208s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:03:28.8/0:18:12.5 (0.2), mem = 3174.2M
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] =============================================================================================
[03/24 00:02:13    208s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.14-s109_1
[03/24 00:02:13    208s] =============================================================================================
[03/24 00:02:13    208s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:13    208s] ---------------------------------------------------------------------------------------------
[03/24 00:02:13    208s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  55.9 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:02:13    208s] [ MISC                   ]          0:00:00.0  (  44.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:13    208s] ---------------------------------------------------------------------------------------------
[03/24 00:02:13    208s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.4
[03/24 00:02:13    208s] ---------------------------------------------------------------------------------------------
[03/24 00:02:13    208s] 
[03/24 00:02:13    208s] End: GigaOpt Route Type Constraints Refinement
[03/24 00:02:13    208s] skip EGR on cluster skew clock nets.
[03/24 00:02:13    208s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:13    208s] #################################################################################
[03/24 00:02:13    208s] # Design Stage: PreRoute
[03/24 00:02:13    208s] # Design Name: PE_top
[03/24 00:02:13    208s] # Design Mode: 130nm
[03/24 00:02:13    208s] # Analysis Mode: MMMC OCV 
[03/24 00:02:13    208s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:13    208s] # Signoff Settings: SI Off 
[03/24 00:02:13    208s] #################################################################################
[03/24 00:02:13    209s] Topological Sorting (REAL = 0:00:00.0, MEM = 3204.1M, InitMEM = 3204.1M)
[03/24 00:02:13    209s] Calculate early delays in OCV mode...
[03/24 00:02:13    209s] Calculate late delays in OCV mode...
[03/24 00:02:13    209s] Start delay calculation (fullDC) (6 T). (MEM=3204.11)
[03/24 00:02:13    209s] End AAE Lib Interpolated Model. (MEM=3223.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:13    209s] Total number of fetched objects 2683
[03/24 00:02:13    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:13    209s] End delay calculation. (MEM=3463.45 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:13    209s] End delay calculation (fullDC). (MEM=3463.45 CPU=0:00:00.6 REAL=0:00:00.0)
[03/24 00:02:13    209s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3463.4M) ***
[03/24 00:02:14    209s] Begin: GigaOpt postEco DRV Optimization
[03/24 00:02:14    209s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/24 00:02:14    209s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:29.9/0:18:13.0 (0.2), mem = 3471.4M
[03/24 00:02:14    209s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:14    209s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:14    209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.15
[03/24 00:02:14    209s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:14    209s] ### Creating PhyDesignMc. totSessionCpu=0:03:30 mem=3471.4M
[03/24 00:02:14    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:3471.4M, EPOCH TIME: 1679630534.092679
[03/24 00:02:14    209s] Processing tracks to init pin-track alignment.
[03/24 00:02:14    209s] z: 2, totalTracks: 1
[03/24 00:02:14    209s] z: 4, totalTracks: 1
[03/24 00:02:14    209s] z: 6, totalTracks: 1
[03/24 00:02:14    209s] z: 8, totalTracks: 1
[03/24 00:02:14    209s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:14    209s] All LLGs are deleted
[03/24 00:02:14    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    209s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3471.4M, EPOCH TIME: 1679630534.096633
[03/24 00:02:14    209s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3471.4M, EPOCH TIME: 1679630534.096852
[03/24 00:02:14    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3471.4M, EPOCH TIME: 1679630534.097549
[03/24 00:02:14    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    209s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3567.4M, EPOCH TIME: 1679630534.100935
[03/24 00:02:14    209s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:14    209s] Core basic site is IBM13SITE
[03/24 00:02:14    209s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3567.4M, EPOCH TIME: 1679630534.115450
[03/24 00:02:14    209s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:14    209s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:14    209s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:3599.4M, EPOCH TIME: 1679630534.120965
[03/24 00:02:14    209s] Fast DP-INIT is on for default
[03/24 00:02:14    209s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:02:14    209s] Atter site array init, number of instance map data is 0.
[03/24 00:02:14    209s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.024, REAL:0.023, MEM:3599.4M, EPOCH TIME: 1679630534.123705
[03/24 00:02:14    209s] 
[03/24 00:02:14    209s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:14    209s] 
[03/24 00:02:14    209s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:14    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:3503.4M, EPOCH TIME: 1679630534.126586
[03/24 00:02:14    209s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3503.4M, EPOCH TIME: 1679630534.126743
[03/24 00:02:14    209s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3503.4M, EPOCH TIME: 1679630534.129789
[03/24 00:02:14    209s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3503.4MB).
[03/24 00:02:14    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.038, MEM:3503.4M, EPOCH TIME: 1679630534.130658
[03/24 00:02:14    209s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:14    209s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:30 mem=3503.4M
[03/24 00:02:14    209s] ### Creating RouteCongInterface, started
[03/24 00:02:14    209s] 
[03/24 00:02:14    209s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:02:14    209s] 
[03/24 00:02:14    209s] #optDebug: {0, 1.000}
[03/24 00:02:14    209s] ### Creating RouteCongInterface, finished
[03/24 00:02:14    209s] ### Creating LA Mngr. totSessionCpu=0:03:30 mem=3503.4M
[03/24 00:02:14    209s] ### Creating LA Mngr, finished. totSessionCpu=0:03:30 mem=3503.4M
[03/24 00:02:14    210s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:02:14    210s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:02:14    210s] [GPS-DRV] maxLocalDensity: 0.98
[03/24 00:02:14    210s] [GPS-DRV] All active and enabled setup views
[03/24 00:02:14    210s] [GPS-DRV]     setupAnalysis
[03/24 00:02:14    210s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:02:14    210s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:02:14    210s] [GPS-DRV] maxFanoutLoad on
[03/24 00:02:14    210s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/24 00:02:14    210s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:02:14    210s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/24 00:02:14    210s] [GPS-DRV] timing-driven DRV settings
[03/24 00:02:14    210s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:02:14    210s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3661.8M, EPOCH TIME: 1679630534.420998
[03/24 00:02:14    210s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3661.8M, EPOCH TIME: 1679630534.421112
[03/24 00:02:14    210s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:14    210s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:14    210s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:14    210s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/24 00:02:14    210s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:14    210s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:02:14    210s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:14    210s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:02:14    210s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:02:14    210s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:02:14    210s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 30.52%|          |         |
[03/24 00:02:14    210s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:02:14    210s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:02:14    210s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:02:14    210s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 30.52%| 0:00:00.0|  3661.8M|
[03/24 00:02:14    210s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3661.8M) ***
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71978, Stn-len 0
[03/24 00:02:14    210s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3502.0M, EPOCH TIME: 1679630534.474151
[03/24 00:02:14    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:14    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.007, MEM:3247.7M, EPOCH TIME: 1679630534.480855
[03/24 00:02:14    210s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:14    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.15
[03/24 00:02:14    210s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:03:30.4/0:18:13.4 (0.2), mem = 3247.7M
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] =============================================================================================
[03/24 00:02:14    210s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.14-s109_1
[03/24 00:02:14    210s] =============================================================================================
[03/24 00:02:14    210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:14    210s] ---------------------------------------------------------------------------------------------
[03/24 00:02:14    210s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.1    2.3
[03/24 00:02:14    210s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:14    210s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.4
[03/24 00:02:14    210s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:14    210s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/24 00:02:14    210s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:14    210s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    3.1
[03/24 00:02:14    210s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:14    210s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:14    210s] [ MISC                   ]          0:00:00.3  (  70.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/24 00:02:14    210s] ---------------------------------------------------------------------------------------------
[03/24 00:02:14    210s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/24 00:02:14    210s] ---------------------------------------------------------------------------------------------
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] End: GigaOpt postEco DRV Optimization
[03/24 00:02:14    210s] **INFO: Flow update: Design timing is met.
[03/24 00:02:14    210s] Running refinePlace -preserveRouting true -hardFence false
[03/24 00:02:14    210s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3247.7M, EPOCH TIME: 1679630534.484725
[03/24 00:02:14    210s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3247.7M, EPOCH TIME: 1679630534.484832
[03/24 00:02:14    210s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3247.7M, EPOCH TIME: 1679630534.484982
[03/24 00:02:14    210s] Processing tracks to init pin-track alignment.
[03/24 00:02:14    210s] z: 2, totalTracks: 1
[03/24 00:02:14    210s] z: 4, totalTracks: 1
[03/24 00:02:14    210s] z: 6, totalTracks: 1
[03/24 00:02:14    210s] z: 8, totalTracks: 1
[03/24 00:02:14    210s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:14    210s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3247.7M, EPOCH TIME: 1679630534.489472
[03/24 00:02:14    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:14    210s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.024, REAL:0.024, MEM:3248.4M, EPOCH TIME: 1679630534.513507
[03/24 00:02:14    210s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3248.4M, EPOCH TIME: 1679630534.513649
[03/24 00:02:14    210s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.002, REAL:0.002, MEM:3248.4M, EPOCH TIME: 1679630534.515858
[03/24 00:02:14    210s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3248.4MB).
[03/24 00:02:14    210s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.032, MEM:3248.4M, EPOCH TIME: 1679630534.516654
[03/24 00:02:14    210s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.032, REAL:0.032, MEM:3248.4M, EPOCH TIME: 1679630534.516747
[03/24 00:02:14    210s] TDRefine: refinePlace mode is spiral
[03/24 00:02:14    210s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.11
[03/24 00:02:14    210s] OPERPROF:   Starting RefinePlace at level 2, MEM:3248.4M, EPOCH TIME: 1679630534.516895
[03/24 00:02:14    210s] *** Starting refinePlace (0:03:30 mem=3248.4M) ***
[03/24 00:02:14    210s] Total net bbox length = 5.935e+04 (2.800e+04 3.135e+04) (ext = 3.467e+03)
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:14    210s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:14    210s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] Starting Small incrNP...
[03/24 00:02:14    210s] User Input Parameters:
[03/24 00:02:14    210s] - Congestion Driven    : Off
[03/24 00:02:14    210s] - Timing Driven        : Off
[03/24 00:02:14    210s] - Area-Violation Based : Off
[03/24 00:02:14    210s] - Start Rollback Level : -5
[03/24 00:02:14    210s] - Legalized            : On
[03/24 00:02:14    210s] - Window Based         : Off
[03/24 00:02:14    210s] - eDen incr mode       : Off
[03/24 00:02:14    210s] - Small incr mode      : On
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:3248.4M, EPOCH TIME: 1679630534.524507
[03/24 00:02:14    210s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:3248.4M, EPOCH TIME: 1679630534.525190
[03/24 00:02:14    210s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.003, REAL:0.003, MEM:3248.4M, EPOCH TIME: 1679630534.528335
[03/24 00:02:14    210s] default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
[03/24 00:02:14    210s] Density distribution unevenness ratio = 38.365%
[03/24 00:02:14    210s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.004, REAL:0.004, MEM:3248.4M, EPOCH TIME: 1679630534.528580
[03/24 00:02:14    210s] cost 0.732798, thresh 1.000000
[03/24 00:02:14    210s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3248.4M)
[03/24 00:02:14    210s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:14    210s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3248.4M, EPOCH TIME: 1679630534.528988
[03/24 00:02:14    210s] Starting refinePlace ...
[03/24 00:02:14    210s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:14    210s] One DDP V2 for no tweak run.
[03/24 00:02:14    210s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:14    210s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3312.4M, EPOCH TIME: 1679630534.537785
[03/24 00:02:14    210s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:02:14    210s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3312.4M, EPOCH TIME: 1679630534.537936
[03/24 00:02:14    210s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3312.4M, EPOCH TIME: 1679630534.538051
[03/24 00:02:14    210s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3312.4M, EPOCH TIME: 1679630534.538159
[03/24 00:02:14    210s] DDP markSite nrRow 93 nrJob 93
[03/24 00:02:14    210s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:3312.4M, EPOCH TIME: 1679630534.538348
[03/24 00:02:14    210s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3312.4M, EPOCH TIME: 1679630534.538419
[03/24 00:02:14    210s]   Spread Effort: high, pre-route mode, useDDP on.
[03/24 00:02:14    210s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3248.4MB) @(0:03:30 - 0:03:30).
[03/24 00:02:14    210s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:14    210s] wireLenOptFixPriorityInst 716 inst fixed
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:02:14    210s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:02:14    210s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:14    210s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:14    210s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3248.4MB) @(0:03:30 - 0:03:31).
[03/24 00:02:14    210s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:02:14    210s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:14    210s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3248.4MB
[03/24 00:02:14    210s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:14    210s]   maximum (X+Y) =         0.00 um
[03/24 00:02:14    210s]   mean    (X+Y) =         0.00 um
[03/24 00:02:14    210s] Summary Report:
[03/24 00:02:14    210s] Instances move: 0 (out of 2599 movable)
[03/24 00:02:14    210s] Instances flipped: 0
[03/24 00:02:14    210s] Mean displacement: 0.00 um
[03/24 00:02:14    210s] Max displacement: 0.00 um 
[03/24 00:02:14    210s] Total instances moved : 0
[03/24 00:02:14    210s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.147, REAL:0.119, MEM:3248.4M, EPOCH TIME: 1679630534.647514
[03/24 00:02:14    210s] Total net bbox length = 5.935e+04 (2.800e+04 3.135e+04) (ext = 3.467e+03)
[03/24 00:02:14    210s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3248.4MB
[03/24 00:02:14    210s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3248.4MB) @(0:03:30 - 0:03:31).
[03/24 00:02:14    210s] *** Finished refinePlace (0:03:31 mem=3248.4M) ***
[03/24 00:02:14    210s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.11
[03/24 00:02:14    210s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.160, REAL:0.132, MEM:3248.4M, EPOCH TIME: 1679630534.649037
[03/24 00:02:14    210s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3248.4M, EPOCH TIME: 1679630534.649131
[03/24 00:02:14    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:14    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:14    210s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.007, REAL:0.005, MEM:3248.4M, EPOCH TIME: 1679630534.653781
[03/24 00:02:14    210s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.200, REAL:0.169, MEM:3248.4M, EPOCH TIME: 1679630534.653881
[03/24 00:02:14    210s] **INFO: Flow update: Design timing is met.
[03/24 00:02:14    210s] **INFO: Flow update: Design timing is met.
[03/24 00:02:14    210s] **INFO: Flow update: Design timing is met.
[03/24 00:02:14    210s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/24 00:02:14    210s] ### Creating LA Mngr. totSessionCpu=0:03:31 mem=3248.4M
[03/24 00:02:14    210s] ### Creating LA Mngr, finished. totSessionCpu=0:03:31 mem=3248.4M
[03/24 00:02:14    210s] Re-routed 0 nets
[03/24 00:02:14    210s] **INFO: Flow update: Design timing is met.
[03/24 00:02:14    210s] #optDebug: fT-D <X 1 0 0 0>
[03/24 00:02:14    210s] Register exp ratio and priority group on 0 nets on 2683 nets : 
[03/24 00:02:14    210s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:14    210s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] Active setup views:
[03/24 00:02:14    210s]  setupAnalysis
[03/24 00:02:14    210s]   Dominating endpoints: 0
[03/24 00:02:14    210s]   Dominating TNS: -0.000
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] Extraction called for design 'PE_top' of instances=2616 and nets=2685 using extraction engine 'preRoute' .
[03/24 00:02:14    210s] PreRoute RC Extraction called for design PE_top.
[03/24 00:02:14    210s] RC Extraction called in multi-corner(1) mode.
[03/24 00:02:14    210s] RCMode: PreRoute
[03/24 00:02:14    210s]       RC Corner Indexes            0   
[03/24 00:02:14    210s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:02:14    210s] Resistance Scaling Factor    : 1.00000 
[03/24 00:02:14    210s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:02:14    210s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:02:14    210s] Shrink Factor                : 1.00000
[03/24 00:02:14    210s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:02:14    210s] Using Quantus QRC technology file ...
[03/24 00:02:14    210s] RC Grid backup saved.
[03/24 00:02:14    210s] 
[03/24 00:02:14    210s] Trim Metal Layers:
[03/24 00:02:14    210s] LayerId::1 widthSet size::1
[03/24 00:02:14    210s] LayerId::2 widthSet size::1
[03/24 00:02:14    210s] LayerId::3 widthSet size::1
[03/24 00:02:14    210s] LayerId::4 widthSet size::1
[03/24 00:02:14    210s] LayerId::5 widthSet size::1
[03/24 00:02:14    210s] LayerId::6 widthSet size::1
[03/24 00:02:14    210s] LayerId::7 widthSet size::1
[03/24 00:02:14    210s] LayerId::8 widthSet size::1
[03/24 00:02:14    210s] Skipped RC grid update for preRoute extraction.
[03/24 00:02:14    210s] eee: pegSigSF::1.070000
[03/24 00:02:14    210s] Initializing multi-corner resistance tables ...
[03/24 00:02:14    210s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:14    210s] eee: l::2 avDens::0.113224 usedTrk::896.730280 availTrk::7920.000000 sigTrk::896.730280
[03/24 00:02:14    210s] eee: l::3 avDens::0.134755 usedTrk::1006.617057 availTrk::7470.000000 sigTrk::1006.617057
[03/24 00:02:14    210s] eee: l::4 avDens::0.053125 usedTrk::478.125696 availTrk::9000.000000 sigTrk::478.125696
[03/24 00:02:14    210s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:14    210s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:14    210s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:14    210s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:14    210s] {RT rc-typ 0 4 4 0}
[03/24 00:02:14    210s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:02:14    210s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3166.270M)
[03/24 00:02:14    210s] Starting delay calculation for Setup views
[03/24 00:02:14    210s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:14    210s] #################################################################################
[03/24 00:02:14    210s] # Design Stage: PreRoute
[03/24 00:02:14    210s] # Design Name: PE_top
[03/24 00:02:14    210s] # Design Mode: 130nm
[03/24 00:02:14    210s] # Analysis Mode: MMMC OCV 
[03/24 00:02:14    210s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:14    210s] # Signoff Settings: SI Off 
[03/24 00:02:14    210s] #################################################################################
[03/24 00:02:14    211s] Topological Sorting (REAL = 0:00:00.0, MEM = 3220.5M, InitMEM = 3220.5M)
[03/24 00:02:15    211s] Calculate early delays in OCV mode...
[03/24 00:02:15    211s] Calculate late delays in OCV mode...
[03/24 00:02:15    211s] Start delay calculation (fullDC) (6 T). (MEM=3220.49)
[03/24 00:02:15    211s] End AAE Lib Interpolated Model. (MEM=3240.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:15    211s] Total number of fetched objects 2683
[03/24 00:02:15    211s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:15    211s] End delay calculation. (MEM=3481.37 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:15    211s] End delay calculation (fullDC). (MEM=3481.37 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:02:15    211s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3481.4M) ***
[03/24 00:02:15    211s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:32 mem=3489.4M)
[03/24 00:02:15    211s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:15    211s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:15    211s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3481.37 MB )
[03/24 00:02:15    211s] (I)      ================== Layers ==================
[03/24 00:02:15    211s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:15    211s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:15    211s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:15    211s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:15    211s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:15    211s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:15    211s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:15    211s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:15    211s] (I)      Started Import and model ( Curr Mem: 3481.37 MB )
[03/24 00:02:15    211s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:15    211s] (I)      == Non-default Options ==
[03/24 00:02:15    211s] (I)      Build term to term wires                           : false
[03/24 00:02:15    211s] (I)      Maximum routing layer                              : 4
[03/24 00:02:15    211s] (I)      Number of threads                                  : 6
[03/24 00:02:15    211s] (I)      Method to set GCell size                           : row
[03/24 00:02:15    211s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:15    211s] (I)      Use row-based GCell size
[03/24 00:02:15    211s] (I)      Use row-based GCell align
[03/24 00:02:15    211s] (I)      layer 0 area = 89000
[03/24 00:02:15    211s] (I)      layer 1 area = 120000
[03/24 00:02:15    211s] (I)      layer 2 area = 120000
[03/24 00:02:15    211s] (I)      layer 3 area = 120000
[03/24 00:02:15    211s] (I)      GCell unit size   : 3600
[03/24 00:02:15    211s] (I)      GCell multiplier  : 1
[03/24 00:02:15    211s] (I)      GCell row height  : 3600
[03/24 00:02:15    211s] (I)      Actual row height : 3600
[03/24 00:02:15    211s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:15    211s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:15    211s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:15    211s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:15    211s] (I)      ============== Default via ===============
[03/24 00:02:15    211s] (I)      +---+------------------+-----------------+
[03/24 00:02:15    211s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:15    211s] (I)      +---+------------------+-----------------+
[03/24 00:02:15    211s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:15    211s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/24 00:02:15    211s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:15    211s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:15    211s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/24 00:02:15    211s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:15    211s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:15    211s] (I)      +---+------------------+-----------------+
[03/24 00:02:15    211s] [NR-eGR] Read 5504 PG shapes
[03/24 00:02:15    211s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:15    211s] [NR-eGR] Read 0 other shapes
[03/24 00:02:15    211s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:15    211s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:15    211s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:02:15    211s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:15    211s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:15    211s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:15    211s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:15    211s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:15    211s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1844
[03/24 00:02:15    211s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:02:15    211s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:15    211s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1844  Num CS=0
[03/24 00:02:15    211s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 897
[03/24 00:02:15    211s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 842
[03/24 00:02:15    211s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 105
[03/24 00:02:15    211s] (I)      Number of ignored nets                =     18
[03/24 00:02:15    211s] (I)      Number of connected nets              =      0
[03/24 00:02:15    211s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:15    211s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:15    211s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:15    211s] (I)      Ndr track 0 does not exist
[03/24 00:02:15    211s] (I)      Ndr track 0 does not exist
[03/24 00:02:15    211s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:15    211s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:15    211s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:15    211s] (I)      Site width          :   400  (dbu)
[03/24 00:02:15    211s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:15    211s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:15    211s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:15    211s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:15    211s] (I)      Grid                :    97    97     4
[03/24 00:02:15    211s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:15    211s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:15    211s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:15    211s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:15    211s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:15    211s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:15    211s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:15    211s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:15    211s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:15    211s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:15    211s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:15    211s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:15    211s] (I)      --------------------------------------------------------
[03/24 00:02:15    211s] 
[03/24 00:02:15    211s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:15    211s] [NR-eGR] Rule id: 0  Nets: 2665
[03/24 00:02:15    211s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:15    211s] (I)                    Layer    2    3    4 
[03/24 00:02:15    211s] (I)                    Pitch  400  400  400 
[03/24 00:02:15    211s] (I)             #Used tracks    1    1    1 
[03/24 00:02:15    211s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:15    211s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:15    211s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:15    211s] (I)                    Layer    2    3    4 
[03/24 00:02:15    211s] (I)                    Pitch  800  800  800 
[03/24 00:02:15    211s] (I)             #Used tracks    2    2    2 
[03/24 00:02:15    211s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:15    211s] [NR-eGR] ========================================
[03/24 00:02:15    211s] [NR-eGR] 
[03/24 00:02:15    211s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:15    211s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:15    211s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:15    211s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:15    211s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:15    211s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:15    211s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:15    211s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:15    211s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:15    211s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3481.37 MB )
[03/24 00:02:15    211s] (I)      Reset routing kernel
[03/24 00:02:15    211s] (I)      Started Global Routing ( Curr Mem: 3481.37 MB )
[03/24 00:02:15    211s] (I)      totalPins=8755  totalGlobalPin=8454 (96.56%)
[03/24 00:02:15    211s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:02:15    211s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] (I)      ============  Phase 1a Route ============
[03/24 00:02:15    211s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:02:15    211s] (I)      Usage: 17405 = (8304 H, 9101 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.276e+04um V)
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] (I)      ============  Phase 1b Route ============
[03/24 00:02:15    211s] (I)      Usage: 17408 = (8304 H, 9104 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.277e+04um V)
[03/24 00:02:15    211s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.266880e+04um
[03/24 00:02:15    211s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[03/24 00:02:15    211s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] (I)      ============  Phase 1c Route ============
[03/24 00:02:15    211s] (I)      Level2 Grid: 20 x 20
[03/24 00:02:15    211s] (I)      Usage: 17408 = (8304 H, 9104 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.277e+04um V)
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] (I)      ============  Phase 1d Route ============
[03/24 00:02:15    211s] (I)      Usage: 17409 = (8304 H, 9105 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.278e+04um V)
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] (I)      ============  Phase 1e Route ============
[03/24 00:02:15    211s] (I)      Usage: 17409 = (8304 H, 9105 V) = (10.53% H, 6.22% V) = (2.989e+04um H, 3.278e+04um V)
[03/24 00:02:15    211s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.267240e+04um
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] (I)      ============  Phase 1l Route ============
[03/24 00:02:15    211s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:02:15    211s] (I)      Layer  2:      77197     11793         0           0       83808    ( 0.00%) 
[03/24 00:02:15    211s] (I)      Layer  3:      78897     11189         0           0       83808    ( 0.00%) 
[03/24 00:02:15    211s] (I)      Layer  4:      68787      2975         0           0       83808    ( 0.00%) 
[03/24 00:02:15    211s] (I)      Total:        224881     25957         0           0      251424    ( 0.00%) 
[03/24 00:02:15    211s] (I)      
[03/24 00:02:15    211s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:15    211s] [NR-eGR]                        OverCon            
[03/24 00:02:15    211s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:15    211s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:15    211s] [NR-eGR] ----------------------------------------------
[03/24 00:02:15    211s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:15    211s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:15    211s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:15    211s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:15    211s] [NR-eGR] ----------------------------------------------
[03/24 00:02:15    211s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:15    211s] [NR-eGR] 
[03/24 00:02:15    211s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.04 sec, Curr Mem: 3513.37 MB )
[03/24 00:02:15    211s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:02:15    211s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:15    211s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.08 sec, Curr Mem: 3513.37 MB )
[03/24 00:02:15    211s] (I)      ======================================= Runtime Summary =======================================
[03/24 00:02:15    211s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/24 00:02:15    211s] (I)      -----------------------------------------------------------------------------------------------
[03/24 00:02:15    211s] (I)       Early Global Route kernel                   100.00%  46.29 sec  46.37 sec  0.08 sec  0.10 sec 
[03/24 00:02:15    211s] (I)       +-Import and model                           33.03%  46.30 sec  46.33 sec  0.03 sec  0.03 sec 
[03/24 00:02:15    211s] (I)       | +-Create place DB                           9.99%  46.30 sec  46.31 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    211s] (I)       | | +-Import place data                       9.79%  46.30 sec  46.31 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    211s] (I)       | | | +-Read instances and placement          3.65%  46.30 sec  46.30 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Read nets                             5.73%  46.30 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | +-Create route DB                          15.03%  46.31 sec  46.32 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | +-Import route data (6T)                 14.48%  46.31 sec  46.32 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.66%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read routing blockages              0.03%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read instance blockages             0.47%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read PG blockages                   0.59%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read clock blockages                0.07%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read other blockages                0.13%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read halo blockages                 0.03%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Read boundary cut boxes             0.00%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Read blackboxes                       0.04%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Read prerouted                        1.58%  46.31 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Read unlegalized nets                 0.31%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Read nets                             1.04%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Set up via pillars                    0.04%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Initialize 3D grid graph              0.03%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Model blockage capacity               2.88%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Initialize 3D capacity              2.55%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | +-Read aux data                             0.00%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | +-Others data preparation                   0.27%  46.32 sec  46.32 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | +-Create route kernel                       6.32%  46.32 sec  46.33 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       +-Global Routing                             51.86%  46.33 sec  46.37 sec  0.04 sec  0.06 sec 
[03/24 00:02:15    212s] (I)       | +-Initialization                            0.60%  46.33 sec  46.33 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | +-Net group 1                              46.69%  46.33 sec  46.37 sec  0.04 sec  0.06 sec 
[03/24 00:02:15    212s] (I)       | | +-Generate topology (6T)                  3.49%  46.33 sec  46.33 sec  0.00 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | +-Phase 1a                                7.53%  46.33 sec  46.34 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | | +-Pattern routing (6T)                  4.88%  46.33 sec  46.34 sec  0.00 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.01%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Add via demand to 2D                  0.93%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | +-Phase 1b                                4.65%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Monotonic routing (6T)                4.18%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | +-Phase 1c                                1.38%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Two level Routing                     1.11%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Two Level Routing (Regular)         0.22%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | | +-Two Level Routing (Strong)          0.36%  46.34 sec  46.34 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | +-Phase 1d                                7.25%  46.34 sec  46.35 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | | +-Detoured routing (6T)                 6.90%  46.34 sec  46.35 sec  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)       | | +-Phase 1e                                0.47%  46.35 sec  46.35 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | | +-Route legalization                    0.01%  46.35 sec  46.35 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | | +-Phase 1l                               19.14%  46.35 sec  46.37 sec  0.02 sec  0.03 sec 
[03/24 00:02:15    212s] (I)       | | | +-Layer assignment (6T)                18.08%  46.35 sec  46.37 sec  0.01 sec  0.03 sec 
[03/24 00:02:15    212s] (I)       | +-Clean cong LA                             0.00%  46.37 sec  46.37 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       +-Export 3D cong map                          2.37%  46.37 sec  46.37 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)       | +-Export 2D cong map                        0.53%  46.37 sec  46.37 sec  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)      ======================= Summary by functions ========================
[03/24 00:02:15    212s] (I)       Lv  Step                                      %      Real       CPU 
[03/24 00:02:15    212s] (I)      ---------------------------------------------------------------------
[03/24 00:02:15    212s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.10 sec 
[03/24 00:02:15    212s] (I)        1  Global Routing                       51.86%  0.04 sec  0.06 sec 
[03/24 00:02:15    212s] (I)        1  Import and model                     33.03%  0.03 sec  0.03 sec 
[03/24 00:02:15    212s] (I)        1  Export 3D cong map                    2.37%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        2  Net group 1                          46.69%  0.04 sec  0.06 sec 
[03/24 00:02:15    212s] (I)        2  Create route DB                      15.03%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        2  Create place DB                       9.99%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        2  Create route kernel                   6.32%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        2  Initialization                        0.60%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        2  Export 2D cong map                    0.53%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        2  Others data preparation               0.27%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        3  Phase 1l                             19.14%  0.02 sec  0.03 sec 
[03/24 00:02:15    212s] (I)        3  Import route data (6T)               14.48%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        3  Import place data                     9.79%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        3  Phase 1a                              7.53%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        3  Phase 1d                              7.25%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        3  Phase 1b                              4.65%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        3  Generate topology (6T)                3.49%  0.00 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        3  Phase 1c                              1.38%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        3  Phase 1e                              0.47%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Layer assignment (6T)                18.08%  0.01 sec  0.03 sec 
[03/24 00:02:15    212s] (I)        4  Detoured routing (6T)                 6.90%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        4  Read nets                             6.77%  0.01 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        4  Pattern routing (6T)                  4.88%  0.00 sec  0.01 sec 
[03/24 00:02:15    212s] (I)        4  Monotonic routing (6T)                4.18%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Read instances and placement          3.65%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Model blockage capacity               2.88%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Read blockages ( Layer 2-4 )          2.66%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Read prerouted                        1.58%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Two level Routing                     1.11%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Pattern Routing Avoiding Blockages    1.01%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Add via demand to 2D                  0.93%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Read unlegalized nets                 0.31%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Read blackboxes                       0.04%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Initialize 3D capacity                2.55%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read PG blockages                     0.59%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Two Level Routing (Strong)            0.36%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Two Level Routing (Regular)           0.22%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read other blockages                  0.13%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read clock blockages                  0.07%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read routing blockages                0.03%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/24 00:02:15    212s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:15    212s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:15    212s] OPERPROF: Starting HotSpotCal at level 1, MEM:3513.4M, EPOCH TIME: 1679630535.453534
[03/24 00:02:15    212s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:15    212s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:15    212s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:15    212s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:15    212s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:15    212s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:15    212s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:15    212s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3513.4M, EPOCH TIME: 1679630535.458244
[03/24 00:02:15    212s] [hotspot] Hotspot report including placement blocked areas
[03/24 00:02:15    212s] OPERPROF: Starting HotSpotCal at level 1, MEM:3513.4M, EPOCH TIME: 1679630535.458540
[03/24 00:02:15    212s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:15    212s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:15    212s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:15    212s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:15    212s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:15    212s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:15    212s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:15    212s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.003, MEM:3513.4M, EPOCH TIME: 1679630535.461357
[03/24 00:02:15    212s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
[03/24 00:02:15    212s] **optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2560.9M, totSessionCpu=0:03:32 **
[03/24 00:02:15    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3258.4M, EPOCH TIME: 1679630535.469560
[03/24 00:02:15    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:15    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:15    212s] 
[03/24 00:02:15    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:15    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.014, MEM:3258.4M, EPOCH TIME: 1679630535.483486
[03/24 00:02:15    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:15    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.059  |  0.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3266.9M, EPOCH TIME: 1679630537.841049
[03/24 00:02:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:17    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.020, MEM:3268.4M, EPOCH TIME: 1679630537.861320
[03/24 00:02:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] Density: 30.518%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3268.4M, EPOCH TIME: 1679630537.869623
[03/24 00:02:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:17    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.025, MEM:3268.4M, EPOCH TIME: 1679630537.894229
[03/24 00:02:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] **optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 2565.4M, totSessionCpu=0:03:33 **
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:17    212s] Deleting Lib Analyzer.
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:17    212s] *** Finished optDesign ***
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:16.9 real=0:00:15.0)
[03/24 00:02:17    212s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.6 real=0:00:01.3)
[03/24 00:02:17    212s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.8 real=0:00:01.5)
[03/24 00:02:17    212s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.8 real=0:00:01.1)
[03/24 00:02:17    212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:17    212s] Info: Destroy the CCOpt slew target map.
[03/24 00:02:17    212s] clean pInstBBox. size 0
[03/24 00:02:17    212s] Set place::cacheFPlanSiteMark to 0
[03/24 00:02:17    212s] All LLGs are deleted
[03/24 00:02:17    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:17    212s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3260.4M, EPOCH TIME: 1679630537.965002
[03/24 00:02:17    212s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3260.4M, EPOCH TIME: 1679630537.965163
[03/24 00:02:17    212s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s] *** Summary of all messages that are not suppressed in this session:
[03/24 00:02:17    212s] Severity  ID               Count  Summary                                  
[03/24 00:02:17    212s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[03/24 00:02:17    212s] WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
[03/24 00:02:17    212s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/24 00:02:17    212s] WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
[03/24 00:02:17    212s] *** Message Summary: 37 warning(s), 0 error(s)
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s] *** ccopt_design #1 [finish] : cpu/real = 0:00:30.5/0:00:24.0 (1.3), totSession cpu/real = 0:03:32.7/0:18:16.9 (0.2), mem = 3260.4M
[03/24 00:02:17    212s] 
[03/24 00:02:17    212s] =============================================================================================
[03/24 00:02:17    212s]  Final TAT Report : ccopt_design #1                                             21.14-s109_1
[03/24 00:02:17    212s] =============================================================================================
[03/24 00:02:17    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:17    212s] ---------------------------------------------------------------------------------------------
[03/24 00:02:17    212s] [ InitOpt                ]      1   0:00:01.8  (   7.4 % )     0:00:02.3 /  0:00:03.0    1.3
[03/24 00:02:17    212s] [ GlobalOpt              ]      1   0:00:01.3  (   5.5 % )     0:00:01.3 /  0:00:01.6    1.2
[03/24 00:02:17    212s] [ DrvOpt                 ]      2   0:00:00.7  (   3.0 % )     0:00:00.7 /  0:00:00.9    1.2
[03/24 00:02:17    212s] [ AreaOpt                ]      1   0:00:01.2  (   5.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/24 00:02:17    212s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:02:17    212s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.7 % )     0:00:03.0 /  0:00:01.7    0.6
[03/24 00:02:17    212s] [ DrvReport              ]      2   0:00:02.1  (   8.8 % )     0:00:02.1 /  0:00:00.2    0.1
[03/24 00:02:17    212s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/24 00:02:17    212s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.7
[03/24 00:02:17    212s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:17    212s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[03/24 00:02:17    212s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:17    212s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:02:17    212s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.3
[03/24 00:02:17    212s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:02:17    212s] [ IncrReplace            ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.5
[03/24 00:02:17    212s] [ RefinePlace            ]      2   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.5    1.2
[03/24 00:02:17    212s] [ EarlyGlobalRoute       ]      7   0:00:01.1  (   4.6 % )     0:00:01.1 /  0:00:01.4    1.2
[03/24 00:02:17    212s] [ DetailRoute            ]      1   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:02.7    5.3
[03/24 00:02:17    212s] [ ExtractRC              ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.1
[03/24 00:02:17    212s] [ TimingUpdate           ]     21   0:00:00.7  (   2.8 % )     0:00:01.1 /  0:00:02.5    2.3
[03/24 00:02:17    212s] [ FullDelayCalc          ]      4   0:00:01.1  (   4.7 % )     0:00:01.1 /  0:00:02.8    2.5
[03/24 00:02:17    212s] [ TimingReport           ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    2.3
[03/24 00:02:17    212s] [ GenerateReports        ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/24 00:02:17    212s] [ MISC                   ]          0:00:12.1  (  50.3 % )     0:00:12.1 /  0:00:14.8    1.2
[03/24 00:02:17    212s] ---------------------------------------------------------------------------------------------
[03/24 00:02:17    212s]  ccopt_design #1 TOTAL              0:00:24.0  ( 100.0 % )     0:00:24.0 /  0:00:30.5    1.3
[03/24 00:02:17    212s] ---------------------------------------------------------------------------------------------
[03/24 00:02:17    212s] 
[03/24 00:02:18    212s] #% End ccopt_design (date=03/24 00:02:17, total cpu=0:00:30.6, real=0:00:24.0, peak res=2595.6M, current mem=2516.4M)
[03/24 00:02:18    212s] <CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/24 00:02:18    212s] End AAE Lib Interpolated Model. (MEM=3221.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/24 00:02:18    212s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:18    212s] Clock DAG hash : 18067489572986562304 15348301977417552439
[03/24 00:02:18    212s] CTS services accumulated run-time stats :
[03/24 00:02:18    212s]   delay calculator: calls=14373, total_wall_time=0.742s, mean_wall_time=0.052ms
[03/24 00:02:18    212s]   legalizer: calls=1891, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:02:18    212s]   steiner router: calls=10479, total_wall_time=0.568s, mean_wall_time=0.054ms
[03/24 00:02:18    212s] <CMD> saveDesign db/PE_top_ccopt.enc
[03/24 00:02:18    213s] #% Begin save design ... (date=03/24 00:02:18, mem=2515.7M)
[03/24 00:02:18    213s] % Begin Save ccopt configuration ... (date=03/24 00:02:18, mem=2515.7M)
[03/24 00:02:18    213s] % End Save ccopt configuration ... (date=03/24 00:02:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2516.0M, current mem=2516.0M)
[03/24 00:02:18    213s] % Begin Save netlist data ... (date=03/24 00:02:18, mem=2516.0M)
[03/24 00:02:18    213s] Writing Binary DB to db/PE_top_ccopt.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:02:18    213s] % End Save netlist data ... (date=03/24 00:02:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2517.9M, current mem=2517.9M)
[03/24 00:02:18    213s] Saving symbol-table file in separate thread ...
[03/24 00:02:18    213s] Saving congestion map file in separate thread ...
[03/24 00:02:18    213s] Saving congestion map file db/PE_top_ccopt.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:02:18    213s] % Begin Save AAE data ... (date=03/24 00:02:18, mem=2517.9M)
[03/24 00:02:18    213s] Saving AAE Data ...
[03/24 00:02:18    213s] % End Save AAE data ... (date=03/24 00:02:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2517.9M, current mem=2517.9M)
[03/24 00:02:18    213s] Saving preference file db/PE_top_ccopt.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:02:18    213s] Saving mode setting ...
[03/24 00:02:18    213s] Saving global file ...
[03/24 00:02:18    213s] Saving Drc markers ...
[03/24 00:02:19    213s] ... 188 markers are saved ...
[03/24 00:02:19    213s] ... 0 geometry drc markers are saved ...
[03/24 00:02:19    213s] ... 0 antenna drc markers are saved ...
[03/24 00:02:19    213s] % Begin Save routing data ... (date=03/24 00:02:19, mem=2518.1M)
[03/24 00:02:19    213s] Saving route file ...
[03/24 00:02:19    213s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3229.6M) ***
[03/24 00:02:19    213s] % End Save routing data ... (date=03/24 00:02:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=2518.2M, current mem=2518.2M)
[03/24 00:02:19    213s] Saving special route data file in separate thread ...
[03/24 00:02:19    213s] Saving PG file in separate thread ...
[03/24 00:02:19    213s] Saving placement file in separate thread ...
[03/24 00:02:19    213s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:02:19    213s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:19    213s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:02:19    213s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3259.6M) ***
[03/24 00:02:19    213s] Saving PG file db/PE_top_ccopt.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:02:19 2023)
[03/24 00:02:19    213s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3259.6M) ***
[03/24 00:02:19    213s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:19    213s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:20    213s] Saving property file db/PE_top_ccopt.enc.dat.tmp/PE_top.prop
[03/24 00:02:20    213s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3251.6M) ***
[03/24 00:02:20    213s] #Saving pin access data to file db/PE_top_ccopt.enc.dat.tmp/PE_top.apa ...
[03/24 00:02:20    213s] #
[03/24 00:02:20    213s] Saving rc congestion map db/PE_top_ccopt.enc.dat.tmp/PE_top.congmap.gz ...
[03/24 00:02:20    213s] Saving preRoute extracted patterns in file 'db/PE_top_ccopt.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:02:20    213s] Saving preRoute extraction data in directory 'db/PE_top_ccopt.enc.dat.tmp/extraction/' ...
[03/24 00:02:20    213s] Checksum of RCGrid density data::96
[03/24 00:02:20    213s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:20    213s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:20    213s] % Begin Save power constraints data ... (date=03/24 00:02:20, mem=2518.5M)
[03/24 00:02:20    213s] % End Save power constraints data ... (date=03/24 00:02:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2518.5M, current mem=2518.5M)
[03/24 00:02:21    213s] Generated self-contained design PE_top_ccopt.enc.dat.tmp
[03/24 00:02:21    213s] #% End save design ... (date=03/24 00:02:21, total cpu=0:00:00.8, real=0:00:03.0, peak res=2518.5M, current mem=2518.5M)
[03/24 00:02:21    213s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] <CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
[03/24 00:02:21    213s] <CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/24 00:02:21    213s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2518.5M, totSessionCpu=0:03:34 **
[03/24 00:02:21    213s] *** optDesign #1 [begin] : totSession cpu/real = 0:03:33.8/0:18:20.3 (0.2), mem = 3233.6M
[03/24 00:02:21    213s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:02:21    213s] GigaOpt running with 6 threads.
[03/24 00:02:21    213s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:33.8/0:18:20.3 (0.2), mem = 3233.6M
[03/24 00:02:21    213s] **INFO: User settings:
[03/24 00:02:21    213s] setDesignMode -process                      130
[03/24 00:02:21    213s] setExtractRCMode -coupling_c_th             0.4
[03/24 00:02:21    213s] setExtractRCMode -effortLevel               medium
[03/24 00:02:21    213s] setExtractRCMode -engine                    preRoute
[03/24 00:02:21    213s] setExtractRCMode -relative_c_th             1
[03/24 00:02:21    213s] setExtractRCMode -total_c_th                0
[03/24 00:02:21    213s] setDelayCalMode -enable_high_fanout         true
[03/24 00:02:21    213s] setDelayCalMode -engine                     aae
[03/24 00:02:21    213s] setDelayCalMode -ignoreNetLoad              false
[03/24 00:02:21    213s] setDelayCalMode -socv_accuracy_mode         low
[03/24 00:02:21    213s] setOptMode -activeSetupViews                { setupAnalysis }
[03/24 00:02:21    213s] setOptMode -addInst                         true
[03/24 00:02:21    213s] setOptMode -addInstancePrefix               POSTCTS
[03/24 00:02:21    213s] setOptMode -allEndPoints                    true
[03/24 00:02:21    213s] setOptMode -autoSetupViews                  { setupAnalysis}
[03/24 00:02:21    213s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[03/24 00:02:21    213s] setOptMode -drcMargin                       0.1
[03/24 00:02:21    213s] setOptMode -effort                          high
[03/24 00:02:21    213s] setOptMode -fixDrc                          true
[03/24 00:02:21    213s] setOptMode -fixFanoutLoad                   true
[03/24 00:02:21    213s] setOptMode -holdTargetSlack                 0.05
[03/24 00:02:21    213s] setOptMode -maxLength                       1000
[03/24 00:02:21    213s] setOptMode -optimizeFF                      true
[03/24 00:02:21    213s] setOptMode -preserveAllSequential           false
[03/24 00:02:21    213s] setOptMode -restruct                        false
[03/24 00:02:21    213s] setOptMode -setupTargetSlack                0.05
[03/24 00:02:21    213s] setOptMode -usefulSkew                      false
[03/24 00:02:21    213s] setOptMode -usefulSkewCTS                   true
[03/24 00:02:21    213s] setPlaceMode -place_global_max_density      0.8
[03/24 00:02:21    213s] setPlaceMode -place_global_uniform_density  true
[03/24 00:02:21    213s] setPlaceMode -timingDriven                  true
[03/24 00:02:21    213s] setAnalysisMode -analysisType               onChipVariation
[03/24 00:02:21    213s] setAnalysisMode -checkType                  setup
[03/24 00:02:21    213s] setAnalysisMode -clkSrcPath                 true
[03/24 00:02:21    213s] setAnalysisMode -clockPropagation           sdcControl
[03/24 00:02:21    213s] setAnalysisMode -cppr                       both
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:21    213s] Summary for sequential cells identification: 
[03/24 00:02:21    213s]   Identified SBFF number: 112
[03/24 00:02:21    213s]   Identified MBFF number: 0
[03/24 00:02:21    213s]   Identified SB Latch number: 0
[03/24 00:02:21    213s]   Identified MB Latch number: 0
[03/24 00:02:21    213s]   Not identified SBFF number: 8
[03/24 00:02:21    213s]   Not identified MBFF number: 0
[03/24 00:02:21    213s]   Not identified SB Latch number: 0
[03/24 00:02:21    213s]   Not identified MB Latch number: 0
[03/24 00:02:21    213s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:21    213s]  Visiting view : setupAnalysis
[03/24 00:02:21    213s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:21    213s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:21    213s]  Visiting view : holdAnalysis
[03/24 00:02:21    213s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:21    213s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:21    213s] TLC MultiMap info (StdDelay):
[03/24 00:02:21    213s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:21    213s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:21    213s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:21    213s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:21    213s]  Setting StdDelay to: 22.7ps
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:21    213s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:02:21    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:3237.6M, EPOCH TIME: 1679630541.448165
[03/24 00:02:21    213s] Processing tracks to init pin-track alignment.
[03/24 00:02:21    213s] z: 2, totalTracks: 1
[03/24 00:02:21    213s] z: 4, totalTracks: 1
[03/24 00:02:21    213s] z: 6, totalTracks: 1
[03/24 00:02:21    213s] z: 8, totalTracks: 1
[03/24 00:02:21    213s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:21    213s] All LLGs are deleted
[03/24 00:02:21    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3237.6M, EPOCH TIME: 1679630541.452520
[03/24 00:02:21    213s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3237.6M, EPOCH TIME: 1679630541.452825
[03/24 00:02:21    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3237.6M, EPOCH TIME: 1679630541.453602
[03/24 00:02:21    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3333.6M, EPOCH TIME: 1679630541.457892
[03/24 00:02:21    213s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:21    213s] Core basic site is IBM13SITE
[03/24 00:02:21    213s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3333.6M, EPOCH TIME: 1679630541.471950
[03/24 00:02:21    213s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:21    213s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:21    213s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3333.6M, EPOCH TIME: 1679630541.474948
[03/24 00:02:21    213s] Fast DP-INIT is on for default
[03/24 00:02:21    213s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:02:21    213s] Atter site array init, number of instance map data is 0.
[03/24 00:02:21    213s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.021, REAL:0.019, MEM:3333.6M, EPOCH TIME: 1679630541.476776
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:21    213s] OPERPROF:     Starting CMU at level 3, MEM:3333.6M, EPOCH TIME: 1679630541.477362
[03/24 00:02:21    213s] OPERPROF:     Finished CMU at level 3, CPU:0.004, REAL:0.003, MEM:3333.6M, EPOCH TIME: 1679630541.480245
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:21    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.032, REAL:0.028, MEM:3237.6M, EPOCH TIME: 1679630541.481509
[03/24 00:02:21    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3237.6M, EPOCH TIME: 1679630541.481595
[03/24 00:02:21    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3237.6M, EPOCH TIME: 1679630541.484422
[03/24 00:02:21    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3237.6MB).
[03/24 00:02:21    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.043, REAL:0.038, MEM:3237.6M, EPOCH TIME: 1679630541.485709
[03/24 00:02:21    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3237.6M, EPOCH TIME: 1679630541.485811
[03/24 00:02:21    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:21    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:21    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.004, MEM:3233.6M, EPOCH TIME: 1679630541.489542
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] Creating Lib Analyzer ...
[03/24 00:02:21    213s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:21    213s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:21    213s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:21    213s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:02:21    213s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:21    213s] 
[03/24 00:02:21    213s] {RT rc-typ 0 4 4 0}
[03/24 00:02:22    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=3239.6M
[03/24 00:02:22    214s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=3239.6M
[03/24 00:02:22    214s] Creating Lib Analyzer, finished. 
[03/24 00:02:22    214s] Effort level <high> specified for reg2reg path_group
[03/24 00:02:22    214s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2529.2M, totSessionCpu=0:03:35 **
[03/24 00:02:22    214s] *** optDesign -postCTS ***
[03/24 00:02:22    214s] DRC Margin: user margin 0.1; extra margin 0.2
[03/24 00:02:22    214s] Hold Target Slack: user slack 0.05
[03/24 00:02:22    214s] Setup Target Slack: user slack 0.05; extra slack 0.0
[03/24 00:02:22    214s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3217.6M, EPOCH TIME: 1679630542.153130
[03/24 00:02:22    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:22    214s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.015, MEM:3249.6M, EPOCH TIME: 1679630542.168296
[03/24 00:02:22    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:22    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] Multi-VT timing optimization disabled based on library information.
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:22    214s] Deleting Lib Analyzer.
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:22    214s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:22    214s] Summary for sequential cells identification: 
[03/24 00:02:22    214s]   Identified SBFF number: 112
[03/24 00:02:22    214s]   Identified MBFF number: 0
[03/24 00:02:22    214s]   Identified SB Latch number: 0
[03/24 00:02:22    214s]   Identified MB Latch number: 0
[03/24 00:02:22    214s]   Not identified SBFF number: 8
[03/24 00:02:22    214s]   Not identified MBFF number: 0
[03/24 00:02:22    214s]   Not identified SB Latch number: 0
[03/24 00:02:22    214s]   Not identified MB Latch number: 0
[03/24 00:02:22    214s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:22    214s]  Visiting view : setupAnalysis
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:22    214s]  Visiting view : holdAnalysis
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:22    214s] TLC MultiMap info (StdDelay):
[03/24 00:02:22    214s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:22    214s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:22    214s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:22    214s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:22    214s]  Setting StdDelay to: 22.7ps
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:22    214s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3249.6M, EPOCH TIME: 1679630542.235288
[03/24 00:02:22    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] All LLGs are deleted
[03/24 00:02:22    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3249.6M, EPOCH TIME: 1679630542.235536
[03/24 00:02:22    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3249.6M, EPOCH TIME: 1679630542.235638
[03/24 00:02:22    214s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:3243.6M, EPOCH TIME: 1679630542.237952
[03/24 00:02:22    214s] Start to check current routing status for nets...
[03/24 00:02:22    214s] All nets are already routed correctly.
[03/24 00:02:22    214s] End to check current routing status for nets (mem=3243.6M)
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] Creating Lib Analyzer ...
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:22    214s] Summary for sequential cells identification: 
[03/24 00:02:22    214s]   Identified SBFF number: 112
[03/24 00:02:22    214s]   Identified MBFF number: 0
[03/24 00:02:22    214s]   Identified SB Latch number: 0
[03/24 00:02:22    214s]   Identified MB Latch number: 0
[03/24 00:02:22    214s]   Not identified SBFF number: 8
[03/24 00:02:22    214s]   Not identified MBFF number: 0
[03/24 00:02:22    214s]   Not identified SB Latch number: 0
[03/24 00:02:22    214s]   Not identified MB Latch number: 0
[03/24 00:02:22    214s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:22    214s]  Visiting view : setupAnalysis
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:22    214s]  Visiting view : holdAnalysis
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:22    214s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:22    214s] TLC MultiMap info (StdDelay):
[03/24 00:02:22    214s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:22    214s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:22    214s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:22    214s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:22    214s]  Setting StdDelay to: 22.7ps
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:22    214s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:22    214s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:22    214s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:22    214s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:02:22    214s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:22    214s] 
[03/24 00:02:22    214s] {RT rc-typ 0 4 4 0}
[03/24 00:02:22    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:35 mem=3251.6M
[03/24 00:02:22    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:35 mem=3251.6M
[03/24 00:02:22    215s] Creating Lib Analyzer, finished. 
[03/24 00:02:22    215s] #optDebug: Start CG creation (mem=3280.3M)
[03/24 00:02:22    215s]  ...initializing CG  maxDriveDist 1605.198000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 160.519000 
[03/24 00:02:22    215s] (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgPrt (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgEgp (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgPbk (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgNrb(cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgObs (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgCon (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s]  ...processing cgPdm (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=3355.3M)
[03/24 00:02:22    215s] Compute RC Scale Done ...
[03/24 00:02:22    215s] All LLGs are deleted
[03/24 00:02:22    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    215s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3345.7M, EPOCH TIME: 1679630542.935014
[03/24 00:02:22    215s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3345.7M, EPOCH TIME: 1679630542.935214
[03/24 00:02:22    215s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3345.7M, EPOCH TIME: 1679630542.935912
[03/24 00:02:22    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:22    215s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3409.7M, EPOCH TIME: 1679630542.938132
[03/24 00:02:22    215s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:22    215s] Core basic site is IBM13SITE
[03/24 00:02:22    215s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3409.7M, EPOCH TIME: 1679630542.947405
[03/24 00:02:22    215s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:22    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:22    215s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.004, MEM:3441.7M, EPOCH TIME: 1679630542.951781
[03/24 00:02:22    215s] Fast DP-INIT is on for default
[03/24 00:02:22    215s] Atter site array init, number of instance map data is 0.
[03/24 00:02:22    215s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.019, REAL:0.016, MEM:3441.7M, EPOCH TIME: 1679630542.953870
[03/24 00:02:22    215s] 
[03/24 00:02:22    215s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:22    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:3345.7M, EPOCH TIME: 1679630542.959372
[03/24 00:02:22    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:22    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.059  |  0.057  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3451.1M, EPOCH TIME: 1679630543.043182
[03/24 00:02:23    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] 
[03/24 00:02:23    215s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:23    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:3452.6M, EPOCH TIME: 1679630543.062167
[03/24 00:02:23    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:23    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] Density: 30.518%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2563.5M, totSessionCpu=0:03:36 **
[03/24 00:02:23    215s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:01.7 (1.2), totSession cpu/real = 0:03:35.7/0:18:22.0 (0.2), mem = 3286.6M
[03/24 00:02:23    215s] 
[03/24 00:02:23    215s] =============================================================================================
[03/24 00:02:23    215s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.14-s109_1
[03/24 00:02:23    215s] =============================================================================================
[03/24 00:02:23    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:23    215s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    215s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    215s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.2    1.4
[03/24 00:02:23    215s] [ DrvReport              ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.7
[03/24 00:02:23    215s] [ CellServerInit         ]      3   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    1.3
[03/24 00:02:23    215s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  67.6 % )     0:00:01.1 /  0:00:01.2    1.0
[03/24 00:02:23    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    215s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.0    1.0
[03/24 00:02:23    215s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    215s] [ TimingUpdate           ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.1    4.3
[03/24 00:02:23    215s] [ TimingReport           ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    2.1
[03/24 00:02:23    215s] [ MISC                   ]          0:00:00.3  (  17.0 % )     0:00:00.3 /  0:00:00.4    1.3
[03/24 00:02:23    215s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    215s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:02.0    1.2
[03/24 00:02:23    215s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    215s] 
[03/24 00:02:23    215s] ** INFO : this run is activating low effort ccoptDesign flow
[03/24 00:02:23    215s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:23    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=3286.6M
[03/24 00:02:23    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:3286.6M, EPOCH TIME: 1679630543.073029
[03/24 00:02:23    215s] Processing tracks to init pin-track alignment.
[03/24 00:02:23    215s] z: 2, totalTracks: 1
[03/24 00:02:23    215s] z: 4, totalTracks: 1
[03/24 00:02:23    215s] z: 6, totalTracks: 1
[03/24 00:02:23    215s] z: 8, totalTracks: 1
[03/24 00:02:23    215s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:23    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3286.6M, EPOCH TIME: 1679630543.078024
[03/24 00:02:23    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] 
[03/24 00:02:23    215s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:23    215s] 
[03/24 00:02:23    215s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:23    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:3286.6M, EPOCH TIME: 1679630543.097058
[03/24 00:02:23    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3286.6M, EPOCH TIME: 1679630543.097173
[03/24 00:02:23    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3286.6M, EPOCH TIME: 1679630543.099629
[03/24 00:02:23    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3286.6MB).
[03/24 00:02:23    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.027, MEM:3286.6M, EPOCH TIME: 1679630543.100156
[03/24 00:02:23    215s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:23    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=3286.6M
[03/24 00:02:23    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3286.6M, EPOCH TIME: 1679630543.104201
[03/24 00:02:23    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:23    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3286.6M, EPOCH TIME: 1679630543.109426
[03/24 00:02:23    215s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:23    215s] OPTC: m1 20.0 20.0
[03/24 00:02:23    215s] #optDebug: fT-E <X 2 0 0 1>
[03/24 00:02:23    216s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 6 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 45.4
[03/24 00:02:23    216s] Begin: GigaOpt Route Type Constraints Refinement
[03/24 00:02:23    216s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:36.1/0:18:22.2 (0.2), mem = 3254.6M
[03/24 00:02:23    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.16
[03/24 00:02:23    216s] ### Creating RouteCongInterface, started
[03/24 00:02:23    216s] {MMLU 0 18 2683}
[03/24 00:02:23    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=3254.6M
[03/24 00:02:23    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=3254.6M
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] #optDebug: {0, 1.000}
[03/24 00:02:23    216s] ### Creating RouteCongInterface, finished
[03/24 00:02:23    216s] Updated routing constraints on 0 nets.
[03/24 00:02:23    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.16
[03/24 00:02:23    216s] Bottom Preferred Layer:
[03/24 00:02:23    216s] +-----------+------------+----------+
[03/24 00:02:23    216s] |   Layer   |    CLK     |   Rule   |
[03/24 00:02:23    216s] +-----------+------------+----------+
[03/24 00:02:23    216s] | M3 (z=3)  |         18 | default  |
[03/24 00:02:23    216s] +-----------+------------+----------+
[03/24 00:02:23    216s] Via Pillar Rule:
[03/24 00:02:23    216s]     None
[03/24 00:02:23    216s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:03:36.1/0:18:22.2 (0.2), mem = 3286.6M
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] =============================================================================================
[03/24 00:02:23    216s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.14-s109_1
[03/24 00:02:23    216s] =============================================================================================
[03/24 00:02:23    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:23    216s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    216s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  53.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    216s] [ MISC                   ]          0:00:00.0  (  46.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    216s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    216s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:02:23    216s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] End: GigaOpt Route Type Constraints Refinement
[03/24 00:02:23    216s] *** Starting optimizing excluded clock nets MEM= 3286.6M) ***
[03/24 00:02:23    216s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3286.6M) ***
[03/24 00:02:23    216s] *** Starting optimizing excluded clock nets MEM= 3286.6M) ***
[03/24 00:02:23    216s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3286.6M) ***
[03/24 00:02:23    216s] Info: Done creating the CCOpt slew target map.
[03/24 00:02:23    216s] Begin: GigaOpt high fanout net optimization
[03/24 00:02:23    216s] GigaOpt HFN: use maxLocalDensity 1.2
[03/24 00:02:23    216s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/24 00:02:23    216s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:36.1/0:18:22.2 (0.2), mem = 3286.6M
[03/24 00:02:23    216s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:23    216s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:23    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.17
[03/24 00:02:23    216s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:23    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:36 mem=3286.6M
[03/24 00:02:23    216s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:02:23    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:3286.6M, EPOCH TIME: 1679630543.286933
[03/24 00:02:23    216s] Processing tracks to init pin-track alignment.
[03/24 00:02:23    216s] z: 2, totalTracks: 1
[03/24 00:02:23    216s] z: 4, totalTracks: 1
[03/24 00:02:23    216s] z: 6, totalTracks: 1
[03/24 00:02:23    216s] z: 8, totalTracks: 1
[03/24 00:02:23    216s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:23    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3286.6M, EPOCH TIME: 1679630543.291485
[03/24 00:02:23    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:23    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.021, MEM:3286.6M, EPOCH TIME: 1679630543.312107
[03/24 00:02:23    216s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3286.6M, EPOCH TIME: 1679630543.312207
[03/24 00:02:23    216s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3286.6M, EPOCH TIME: 1679630543.315215
[03/24 00:02:23    216s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3286.6MB).
[03/24 00:02:23    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.029, MEM:3286.6M, EPOCH TIME: 1679630543.315815
[03/24 00:02:23    216s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:23    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:36 mem=3286.6M
[03/24 00:02:23    216s] ### Creating RouteCongInterface, started
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] #optDebug: {0, 1.000}
[03/24 00:02:23    216s] ### Creating RouteCongInterface, finished
[03/24 00:02:23    216s] ### Creating LA Mngr. totSessionCpu=0:03:36 mem=3286.6M
[03/24 00:02:23    216s] ### Creating LA Mngr, finished. totSessionCpu=0:03:36 mem=3286.6M
[03/24 00:02:23    216s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:02:23    216s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:02:23    216s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:02:23    216s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71978, Stn-len 0
[03/24 00:02:23    216s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3418.6M, EPOCH TIME: 1679630543.632476
[03/24 00:02:23    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:23    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.005, MEM:3285.4M, EPOCH TIME: 1679630543.637248
[03/24 00:02:23    216s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:23    216s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.17
[03/24 00:02:23    216s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:03:36.5/0:18:22.6 (0.2), mem = 3285.4M
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] =============================================================================================
[03/24 00:02:23    216s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.14-s109_1
[03/24 00:02:23    216s] =============================================================================================
[03/24 00:02:23    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:23    216s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    216s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  10.8 % )     0:00:00.0 /  0:00:00.1    1.5
[03/24 00:02:23    216s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:02:23    216s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    216s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:23    216s] [ MISC                   ]          0:00:00.3  (  84.8 % )     0:00:00.3 /  0:00:00.3    1.1
[03/24 00:02:23    216s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    216s]  DrvOpt #1 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.1
[03/24 00:02:23    216s] ---------------------------------------------------------------------------------------------
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/24 00:02:23    216s] End: GigaOpt high fanout net optimization
[03/24 00:02:23    216s] Activate optFanout-based MLT
[03/24 00:02:23    216s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:23    216s] Deleting Lib Analyzer.
[03/24 00:02:23    216s] Begin: GigaOpt Global Optimization
[03/24 00:02:23    216s] *info: use new DP (enabled)
[03/24 00:02:23    216s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 6 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[03/24 00:02:23    216s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:23    216s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:23    216s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:36.6/0:18:22.6 (0.2), mem = 3286.1M
[03/24 00:02:23    216s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.18
[03/24 00:02:23    216s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:23    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=3286.1M
[03/24 00:02:23    216s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:02:23    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:3286.1M, EPOCH TIME: 1679630543.722946
[03/24 00:02:23    216s] Processing tracks to init pin-track alignment.
[03/24 00:02:23    216s] z: 2, totalTracks: 1
[03/24 00:02:23    216s] z: 4, totalTracks: 1
[03/24 00:02:23    216s] z: 6, totalTracks: 1
[03/24 00:02:23    216s] z: 8, totalTracks: 1
[03/24 00:02:23    216s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:23    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3286.1M, EPOCH TIME: 1679630543.726495
[03/24 00:02:23    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:23    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.023, REAL:0.023, MEM:3286.1M, EPOCH TIME: 1679630543.749392
[03/24 00:02:23    216s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3286.1M, EPOCH TIME: 1679630543.749519
[03/24 00:02:23    216s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3286.1M, EPOCH TIME: 1679630543.752203
[03/24 00:02:23    216s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3286.1MB).
[03/24 00:02:23    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.030, MEM:3286.1M, EPOCH TIME: 1679630543.752951
[03/24 00:02:23    216s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:23    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=3286.1M
[03/24 00:02:23    216s] ### Creating RouteCongInterface, started
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] Creating Lib Analyzer ...
[03/24 00:02:23    216s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:23    216s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:23    216s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:23    216s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:02:23    216s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:23    216s] 
[03/24 00:02:23    216s] {RT rc-typ 0 4 4 0}
[03/24 00:02:24    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=3286.1M
[03/24 00:02:24    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=3286.1M
[03/24 00:02:24    217s] Creating Lib Analyzer, finished. 
[03/24 00:02:24    217s] 
[03/24 00:02:24    217s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:24    217s] 
[03/24 00:02:24    217s] #optDebug: {0, 1.000}
[03/24 00:02:24    217s] ### Creating RouteCongInterface, finished
[03/24 00:02:24    217s] ### Creating LA Mngr. totSessionCpu=0:03:37 mem=3286.1M
[03/24 00:02:24    217s] ### Creating LA Mngr, finished. totSessionCpu=0:03:37 mem=3286.1M
[03/24 00:02:24    217s] *info: 18 clock nets excluded
[03/24 00:02:24    217s] *info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:24    217s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3604.0M, EPOCH TIME: 1679630544.835999
[03/24 00:02:24    217s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3604.0M, EPOCH TIME: 1679630544.836252
[03/24 00:02:24    217s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/24 00:02:24    217s] Info: End MT loop @oiCellDelayCachingJob.
[03/24 00:02:24    217s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:24    217s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:24    217s] ** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
[03/24 00:02:24    217s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:02:24    218s] |  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:02:24    218s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:02:24    218s] |   0.050|   0.000|   30.52%|   0:00:00.0| 3605.0M|setupAnalysis|       NA| NA                                                 |
[03/24 00:02:24    218s] +--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:02:24    218s] 
[03/24 00:02:24    218s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3605.0M) ***
[03/24 00:02:24    218s] 
[03/24 00:02:24    218s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3605.0M) ***
[03/24 00:02:24    218s] ** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
[03/24 00:02:24    218s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71978, Stn-len 0
[03/24 00:02:24    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3426.2M, EPOCH TIME: 1679630544.959649
[03/24 00:02:24    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:24    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:24    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:24    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:24    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:3308.9M, EPOCH TIME: 1679630544.967356
[03/24 00:02:24    218s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:24    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.18
[03/24 00:02:24    218s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.2 (1.1), totSession cpu/real = 0:03:38.0/0:18:23.9 (0.2), mem = 3308.9M
[03/24 00:02:24    218s] 
[03/24 00:02:24    218s] =============================================================================================
[03/24 00:02:24    218s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.14-s109_1
[03/24 00:02:24    218s] =============================================================================================
[03/24 00:02:24    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:24    218s] ---------------------------------------------------------------------------------------------
[03/24 00:02:24    218s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:24    218s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  49.4 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:02:24    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:24    218s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:02:24    218s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:24    218s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:02:24    218s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:24    218s] [ TransformInit          ]      1   0:00:00.4  (  32.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/24 00:02:24    218s] [ MISC                   ]          0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.3    2.1
[03/24 00:02:24    218s] ---------------------------------------------------------------------------------------------
[03/24 00:02:24    218s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.4    1.1
[03/24 00:02:24    218s] ---------------------------------------------------------------------------------------------
[03/24 00:02:24    218s] 
[03/24 00:02:24    218s] End: GigaOpt Global Optimization
[03/24 00:02:24    218s] Deactivate optFanout-based MLT
[03/24 00:02:24    218s] *** Timing Is met
[03/24 00:02:24    218s] *** Check timing (0:00:00.0)
[03/24 00:02:24    218s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:24    218s] Deleting Lib Analyzer.
[03/24 00:02:24    218s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/24 00:02:24    218s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:24    218s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:24    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=3308.9M
[03/24 00:02:24    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=3308.9M
[03/24 00:02:24    218s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/24 00:02:24    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3308.9M, EPOCH TIME: 1679630544.988055
[03/24 00:02:24    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:24    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:25    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3309.7M, EPOCH TIME: 1679630545.009724
[03/24 00:02:25    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:25    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:25    218s] Activate postCTS OCP-based MLT
[03/24 00:02:25    218s] **INFO: Flow update: Design timing is met.
[03/24 00:02:25    218s] Deactivate postCTS OCP-based MLT
[03/24 00:02:25    218s] **INFO: Flow update: Design timing is met.
[03/24 00:02:25    218s] GigaOpt Checkpoint: Internal reclaim -numThreads 6 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/24 00:02:25    218s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:25    218s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:25    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=3307.7M
[03/24 00:02:25    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=3307.7M
[03/24 00:02:25    218s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:25    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=3569.0M
[03/24 00:02:25    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:3569.0M, EPOCH TIME: 1679630545.148920
[03/24 00:02:25    218s] Processing tracks to init pin-track alignment.
[03/24 00:02:25    218s] z: 2, totalTracks: 1
[03/24 00:02:25    218s] z: 4, totalTracks: 1
[03/24 00:02:25    218s] z: 6, totalTracks: 1
[03/24 00:02:25    218s] z: 8, totalTracks: 1
[03/24 00:02:25    218s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:25    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3569.0M, EPOCH TIME: 1679630545.153635
[03/24 00:02:25    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:25    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:25    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.028, MEM:3601.0M, EPOCH TIME: 1679630545.182082
[03/24 00:02:25    218s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3601.0M, EPOCH TIME: 1679630545.182237
[03/24 00:02:25    218s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3601.0M, EPOCH TIME: 1679630545.184724
[03/24 00:02:25    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3601.0MB).
[03/24 00:02:25    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.036, MEM:3601.0M, EPOCH TIME: 1679630545.185248
[03/24 00:02:25    218s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:25    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=3601.0M
[03/24 00:02:25    218s] Begin: Area Reclaim Optimization
[03/24 00:02:25    218s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:38.3/0:18:24.1 (0.2), mem = 3601.0M
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s] Creating Lib Analyzer ...
[03/24 00:02:25    218s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:25    218s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:25    218s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:25    218s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:02:25    218s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s] {RT rc-typ 0 4 4 0}
[03/24 00:02:25    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:39 mem=3605.0M
[03/24 00:02:25    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:39 mem=3605.0M
[03/24 00:02:25    218s] Creating Lib Analyzer, finished. 
[03/24 00:02:25    218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.19
[03/24 00:02:25    218s] ### Creating RouteCongInterface, started
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:25    218s] 
[03/24 00:02:25    218s] #optDebug: {0, 1.000}
[03/24 00:02:25    218s] ### Creating RouteCongInterface, finished
[03/24 00:02:25    218s] ### Creating LA Mngr. totSessionCpu=0:03:39 mem=3605.0M
[03/24 00:02:25    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:39 mem=3605.0M
[03/24 00:02:26    219s] Usable buffer cells for single buffer setup transform:
[03/24 00:02:26    219s] CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
[03/24 00:02:26    219s] Number of usable buffer cells above: 16
[03/24 00:02:26    219s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3605.0M, EPOCH TIME: 1679630546.196371
[03/24 00:02:26    219s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3605.0M, EPOCH TIME: 1679630546.196526
[03/24 00:02:26    219s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:26    219s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:26    219s] Reclaim Optimization WNS Slack 0.057  TNS Slack 0.000 Density 30.52
[03/24 00:02:26    219s] +---------+---------+--------+--------+------------+--------+
[03/24 00:02:26    219s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/24 00:02:26    219s] +---------+---------+--------+--------+------------+--------+
[03/24 00:02:26    219s] |   30.52%|        -|   0.057|   0.000|   0:00:00.0| 3605.0M|
[03/24 00:02:26    219s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:02:26    219s] |   30.52%|        0|   0.057|   0.000|   0:00:00.0| 3605.0M|
[03/24 00:02:26    219s] |   30.52%|        0|   0.057|   0.000|   0:00:00.0| 3611.9M|
[03/24 00:02:26    219s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:26    219s] |   30.51%|        3|   0.057|   0.000|   0:00:00.0| 3758.5M|
[03/24 00:02:26    219s] |   30.51%|        0|   0.057|   0.000|   0:00:00.0| 3758.5M|
[03/24 00:02:26    219s] #optDebug: <stH: 3.6000 MiSeL: 62.4590>
[03/24 00:02:26    219s] #optDebug: RTR_SNLTF <10.0000 3.6000> <36.0000> 
[03/24 00:02:26    219s] |   30.51%|        0|   0.057|   0.000|   0:00:00.0| 3758.5M|
[03/24 00:02:26    219s] +---------+---------+--------+--------+------------+--------+
[03/24 00:02:26    219s] Reclaim Optimization End WNS Slack 0.057  TNS Slack 0.000 Density 30.51
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 3 **
[03/24 00:02:26    219s] --------------------------------------------------------------
[03/24 00:02:26    219s] |                                   | Total     | Sequential |
[03/24 00:02:26    219s] --------------------------------------------------------------
[03/24 00:02:26    219s] | Num insts resized                 |       3  |       0    |
[03/24 00:02:26    219s] | Num insts undone                  |       0  |       0    |
[03/24 00:02:26    219s] | Num insts Downsized               |       3  |       0    |
[03/24 00:02:26    219s] | Num insts Samesized               |       0  |       0    |
[03/24 00:02:26    219s] | Num insts Upsized                 |       0  |       0    |
[03/24 00:02:26    219s] | Num multiple commits+uncommits    |       0  |       -    |
[03/24 00:02:26    219s] --------------------------------------------------------------
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s] Number of times islegalLocAvaiable called = 14 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
[03/24 00:02:26    219s] End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[03/24 00:02:26    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3758.5M, EPOCH TIME: 1679630546.385427
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3758.5M, EPOCH TIME: 1679630546.390785
[03/24 00:02:26    219s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3758.5M, EPOCH TIME: 1679630546.392347
[03/24 00:02:26    219s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3758.5M, EPOCH TIME: 1679630546.392564
[03/24 00:02:26    219s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3758.5M, EPOCH TIME: 1679630546.395701
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:26    219s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.018, REAL:0.016, MEM:3758.5M, EPOCH TIME: 1679630546.411508
[03/24 00:02:26    219s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3758.5M, EPOCH TIME: 1679630546.411605
[03/24 00:02:26    219s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.003, REAL:0.002, MEM:3758.5M, EPOCH TIME: 1679630546.413574
[03/24 00:02:26    219s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3758.5M, EPOCH TIME: 1679630546.413997
[03/24 00:02:26    219s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3758.5M, EPOCH TIME: 1679630546.414097
[03/24 00:02:26    219s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.025, REAL:0.022, MEM:3758.5M, EPOCH TIME: 1679630546.414201
[03/24 00:02:26    219s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.025, REAL:0.022, MEM:3758.5M, EPOCH TIME: 1679630546.414273
[03/24 00:02:26    219s] TDRefine: refinePlace mode is spiral
[03/24 00:02:26    219s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.12
[03/24 00:02:26    219s] OPERPROF: Starting RefinePlace at level 1, MEM:3758.5M, EPOCH TIME: 1679630546.414369
[03/24 00:02:26    219s] *** Starting refinePlace (0:03:40 mem=3758.5M) ***
[03/24 00:02:26    219s] Total net bbox length = 5.935e+04 (2.800e+04 3.135e+04) (ext = 3.466e+03)
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:26    219s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:26    219s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:26    219s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:26    219s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3758.5M, EPOCH TIME: 1679630546.422019
[03/24 00:02:26    219s] Starting refinePlace ...
[03/24 00:02:26    219s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:26    219s] One DDP V2 for no tweak run.
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:02:26    219s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:02:26    219s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:26    219s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:26    219s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3758.5MB) @(0:03:40 - 0:03:40).
[03/24 00:02:26    219s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:02:26    219s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:02:26    219s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3758.5MB
[03/24 00:02:26    219s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:26    219s]   maximum (X+Y) =         0.00 um
[03/24 00:02:26    219s]   mean    (X+Y) =         0.00 um
[03/24 00:02:26    219s] Summary Report:
[03/24 00:02:26    219s] Instances move: 0 (out of 2599 movable)
[03/24 00:02:26    219s] Instances flipped: 0
[03/24 00:02:26    219s] Mean displacement: 0.00 um
[03/24 00:02:26    219s] Max displacement: 0.00 um 
[03/24 00:02:26    219s] Total instances moved : 0
[03/24 00:02:26    219s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.137, REAL:0.094, MEM:3758.5M, EPOCH TIME: 1679630546.515586
[03/24 00:02:26    219s] Total net bbox length = 5.935e+04 (2.800e+04 3.135e+04) (ext = 3.466e+03)
[03/24 00:02:26    219s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3758.5MB
[03/24 00:02:26    219s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3758.5MB) @(0:03:40 - 0:03:40).
[03/24 00:02:26    219s] *** Finished refinePlace (0:03:40 mem=3758.5M) ***
[03/24 00:02:26    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.12
[03/24 00:02:26    219s] OPERPROF: Finished RefinePlace at level 1, CPU:0.146, REAL:0.102, MEM:3758.5M, EPOCH TIME: 1679630546.516468
[03/24 00:02:26    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3758.5M, EPOCH TIME: 1679630546.526044
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.006, REAL:0.003, MEM:3758.5M, EPOCH TIME: 1679630546.529514
[03/24 00:02:26    219s] *** maximum move = 0.00 um ***
[03/24 00:02:26    219s] *** Finished re-routing un-routed nets (3758.5M) ***
[03/24 00:02:26    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:3758.5M, EPOCH TIME: 1679630546.537164
[03/24 00:02:26    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3758.5M, EPOCH TIME: 1679630546.540055
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:26    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.017, REAL:0.022, MEM:3758.5M, EPOCH TIME: 1679630546.562404
[03/24 00:02:26    219s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3758.5M, EPOCH TIME: 1679630546.562566
[03/24 00:02:26    219s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3758.5M, EPOCH TIME: 1679630546.564979
[03/24 00:02:26    219s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3758.5M, EPOCH TIME: 1679630546.565715
[03/24 00:02:26    219s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3758.5M, EPOCH TIME: 1679630546.565870
[03/24 00:02:26    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.023, REAL:0.029, MEM:3758.5M, EPOCH TIME: 1679630546.566059
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3758.5M) ***
[03/24 00:02:26    219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.19
[03/24 00:02:26    219s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:03:39.9/0:18:25.5 (0.2), mem = 3758.5M
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s] =============================================================================================
[03/24 00:02:26    219s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.14-s109_1
[03/24 00:02:26    219s] =============================================================================================
[03/24 00:02:26    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:26    219s] ---------------------------------------------------------------------------------------------
[03/24 00:02:26    219s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:26    219s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  49.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:02:26    219s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ OptimizationStep       ]      1   0:00:00.0  (   3.1 % )     0:00:00.2 /  0:00:00.4    2.2
[03/24 00:02:26    219s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.3    2.7
[03/24 00:02:26    219s] [ OptGetWeight           ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ OptEval                ]     45   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.3    3.3
[03/24 00:02:26    219s] [ OptCommit              ]     45   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ PostCommitDelayUpdate  ]     45   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:26    219s] [ IncrDelayCalc          ]      8   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ RefinePlace            ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.3    1.3
[03/24 00:02:26    219s] [ TimingUpdate           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:26    219s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    3.6
[03/24 00:02:26    219s] [ MISC                   ]          0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:02:26    219s] ---------------------------------------------------------------------------------------------
[03/24 00:02:26    219s]  AreaOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.7    1.2
[03/24 00:02:26    219s] ---------------------------------------------------------------------------------------------
[03/24 00:02:26    219s] 
[03/24 00:02:26    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3597.2M, EPOCH TIME: 1679630546.586821
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.007, MEM:3325.0M, EPOCH TIME: 1679630546.593948
[03/24 00:02:26    219s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:26    219s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3324.98M, totSessionCpu=0:03:40).
[03/24 00:02:26    219s] postCtsLateCongRepair #1 0
[03/24 00:02:26    219s] postCtsLateCongRepair #1 0
[03/24 00:02:26    219s] postCtsLateCongRepair #1 0
[03/24 00:02:26    219s] postCtsLateCongRepair #1 0
[03/24 00:02:26    219s] Starting local wire reclaim
[03/24 00:02:26    219s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3325.0M, EPOCH TIME: 1679630546.623992
[03/24 00:02:26    219s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3325.0M, EPOCH TIME: 1679630546.624104
[03/24 00:02:26    219s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3325.0M, EPOCH TIME: 1679630546.624218
[03/24 00:02:26    219s] Processing tracks to init pin-track alignment.
[03/24 00:02:26    219s] z: 2, totalTracks: 1
[03/24 00:02:26    219s] z: 4, totalTracks: 1
[03/24 00:02:26    219s] z: 6, totalTracks: 1
[03/24 00:02:26    219s] z: 8, totalTracks: 1
[03/24 00:02:26    219s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:26    219s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3325.0M, EPOCH TIME: 1679630546.627110
[03/24 00:02:26    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:26    220s] 
[03/24 00:02:26    220s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:26    220s] 
[03/24 00:02:26    220s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:26    220s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.028, MEM:3325.7M, EPOCH TIME: 1679630546.655065
[03/24 00:02:26    220s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3325.7M, EPOCH TIME: 1679630546.655189
[03/24 00:02:26    220s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:3325.7M, EPOCH TIME: 1679630546.658479
[03/24 00:02:26    220s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3325.7MB).
[03/24 00:02:26    220s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.032, REAL:0.035, MEM:3325.7M, EPOCH TIME: 1679630546.659281
[03/24 00:02:26    220s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.033, REAL:0.035, MEM:3325.7M, EPOCH TIME: 1679630546.659370
[03/24 00:02:26    220s] TDRefine: refinePlace mode is spiral
[03/24 00:02:26    220s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.13
[03/24 00:02:26    220s] OPERPROF:   Starting RefinePlace at level 2, MEM:3325.7M, EPOCH TIME: 1679630546.659542
[03/24 00:02:26    220s] *** Starting refinePlace (0:03:40 mem=3325.7M) ***
[03/24 00:02:26    220s] Total net bbox length = 5.935e+04 (2.800e+04 3.135e+04) (ext = 3.466e+03)
[03/24 00:02:26    220s] 
[03/24 00:02:26    220s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:26    220s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:26    220s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:26    220s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3325.7M, EPOCH TIME: 1679630546.668113
[03/24 00:02:26    220s] Starting refinePlace ...
[03/24 00:02:26    220s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:26    220s] One DDP V2 for no tweak run.
[03/24 00:02:26    220s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3325.7M, EPOCH TIME: 1679630546.671133
[03/24 00:02:26    220s] OPERPROF:         Starting spMPad at level 5, MEM:3325.7M, EPOCH TIME: 1679630546.675292
[03/24 00:02:26    220s] OPERPROF:           Starting spContextMPad at level 6, MEM:3325.7M, EPOCH TIME: 1679630546.675521
[03/24 00:02:26    220s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:3325.7M, EPOCH TIME: 1679630546.675582
[03/24 00:02:26    220s] MP Top (2599): mp=1.125. U=0.303.
[03/24 00:02:26    220s] OPERPROF:         Finished spMPad at level 5, CPU:0.002, REAL:0.002, MEM:3325.7M, EPOCH TIME: 1679630546.676861
[03/24 00:02:26    220s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:3325.7M, EPOCH TIME: 1679630546.677333
[03/24 00:02:26    220s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:3325.7M, EPOCH TIME: 1679630546.677423
[03/24 00:02:26    220s] OPERPROF:             Starting InitSKP at level 7, MEM:3325.7M, EPOCH TIME: 1679630546.677707
[03/24 00:02:26    220s] no activity file in design. spp won't run.
[03/24 00:02:26    220s] no activity file in design. spp won't run.
[03/24 00:02:26    220s] Edge Data Id : 32240 / 4294967295
[03/24 00:02:26    220s] Data Id : 24556 / 4294967295
[03/24 00:02:26    220s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[03/24 00:02:26    220s] OPERPROF:             Finished InitSKP at level 7, CPU:0.393, REAL:0.231, MEM:3374.7M, EPOCH TIME: 1679630546.908334
[03/24 00:02:26    220s] Wait...
[03/24 00:02:26    220s] Timing cost in AAE based: 8740.4540474606001226
[03/24 00:02:26    220s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.420, REAL:0.244, MEM:3406.7M, EPOCH TIME: 1679630546.921358
[03/24 00:02:26    220s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.421, REAL:0.245, MEM:3406.7M, EPOCH TIME: 1679630546.921892
[03/24 00:02:26    220s] SKP cleared!
[03/24 00:02:26    220s] AAE Timing clean up.
[03/24 00:02:26    220s] Tweakage: fix icg 1, fix clk 0.
[03/24 00:02:26    220s] Tweakage: density cost 1, scale 0.4.
[03/24 00:02:26    220s] Tweakage: activity cost 0, scale 1.0.
[03/24 00:02:26    220s] Tweakage: timing cost on, scale 1.0.
[03/24 00:02:26    220s] OPERPROF:         Starting CoreOperation at level 5, MEM:3422.7M, EPOCH TIME: 1679630546.927165
[03/24 00:02:26    220s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:3422.7M, EPOCH TIME: 1679630546.928848
[03/24 00:02:27    220s] Tweakage swap 91 pairs.
[03/24 00:02:27    220s] Tweakage swap 16 pairs.
[03/24 00:02:27    220s] Tweakage swap 1 pairs.
[03/24 00:02:27    220s] Tweakage swap 0 pairs.
[03/24 00:02:27    220s] Tweakage swap 0 pairs.
[03/24 00:02:27    221s] Tweakage swap 0 pairs.
[03/24 00:02:27    221s] Tweakage swap 0 pairs.
[03/24 00:02:27    221s] Tweakage swap 0 pairs.
[03/24 00:02:27    221s] Tweakage swap 26 pairs.
[03/24 00:02:27    221s] Tweakage swap 1 pairs.
[03/24 00:02:27    221s] Tweakage swap 0 pairs.
[03/24 00:02:27    221s] Tweakage swap 0 pairs.
[03/24 00:02:27    221s] Tweakage swap 2 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage swap 0 pairs.
[03/24 00:02:28    221s] Tweakage move 125 insts.
[03/24 00:02:28    221s] Tweakage move 47 insts.
[03/24 00:02:28    221s] Tweakage move 5 insts.
[03/24 00:02:28    221s] Tweakage move 1 insts.
[03/24 00:02:28    221s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:1.477, REAL:1.436, MEM:3422.7M, EPOCH TIME: 1679630548.365317
[03/24 00:02:28    221s] OPERPROF:         Finished CoreOperation at level 5, CPU:1.479, REAL:1.438, MEM:3422.7M, EPOCH TIME: 1679630548.365522
[03/24 00:02:28    221s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.915, REAL:1.696, MEM:3326.7M, EPOCH TIME: 1679630548.366716
[03/24 00:02:28    221s] Move report: Congestion aware Tweak moves 276 insts, mean move: 4.13 um, max move: 20.80 um 
[03/24 00:02:28    221s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC92_n58): (235.80, 133.00) --> (225.80, 143.80)
[03/24 00:02:28    221s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.9, real=0:00:02.0, mem=3326.7mb) @(0:03:40 - 0:03:42).
[03/24 00:02:28    221s] 
[03/24 00:02:28    221s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:02:28    222s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:02:28    222s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[03/24 00:02:28    222s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:02:28    222s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3326.7MB) @(0:03:42 - 0:03:42).
[03/24 00:02:28    222s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:02:28    222s] Move report: Detail placement moves 276 insts, mean move: 4.13 um, max move: 20.80 um 
[03/24 00:02:28    222s] 	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC92_n58): (235.80, 133.00) --> (225.80, 143.80)
[03/24 00:02:28    222s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 3326.7MB
[03/24 00:02:28    222s] Statistics of distance of Instance movement in refine placement:
[03/24 00:02:28    222s]   maximum (X+Y) =        20.80 um
[03/24 00:02:28    222s]   inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC92_n58) with max move: (235.8, 133) -> (225.8, 143.8)
[03/24 00:02:28    222s]   mean    (X+Y) =         4.13 um
[03/24 00:02:28    222s] Summary Report:
[03/24 00:02:28    222s] Instances move: 276 (out of 2599 movable)
[03/24 00:02:28    222s] Instances flipped: 0
[03/24 00:02:28    222s] Mean displacement: 4.13 um
[03/24 00:02:28    222s] Max displacement: 20.80 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC92_n58) (235.8, 133) -> (225.8, 143.8)
[03/24 00:02:28    222s] 	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
[03/24 00:02:28    222s] Total instances moved : 276
[03/24 00:02:28    222s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.041, REAL:1.759, MEM:3326.7M, EPOCH TIME: 1679630548.427022
[03/24 00:02:28    222s] Total net bbox length = 5.914e+04 (2.791e+04 3.122e+04) (ext = 3.478e+03)
[03/24 00:02:28    222s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 3326.7MB
[03/24 00:02:28    222s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=3326.7MB) @(0:03:40 - 0:03:42).
[03/24 00:02:28    222s] *** Finished refinePlace (0:03:42 mem=3326.7M) ***
[03/24 00:02:28    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.13
[03/24 00:02:28    222s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.050, REAL:1.768, MEM:3326.7M, EPOCH TIME: 1679630548.428001
[03/24 00:02:28    222s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3326.7M, EPOCH TIME: 1679630548.428076
[03/24 00:02:28    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:28    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.008, REAL:0.005, MEM:3326.7M, EPOCH TIME: 1679630548.432923
[03/24 00:02:28    222s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.091, REAL:1.809, MEM:3326.7M, EPOCH TIME: 1679630548.433047
[03/24 00:02:28    222s] eGR doReRoute: optGuide
[03/24 00:02:28    222s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3326.7M, EPOCH TIME: 1679630548.447445
[03/24 00:02:28    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] All LLGs are deleted
[03/24 00:02:28    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:28    222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3326.7M, EPOCH TIME: 1679630548.447600
[03/24 00:02:28    222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3326.7M, EPOCH TIME: 1679630548.447711
[03/24 00:02:28    222s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3326.7M, EPOCH TIME: 1679630548.447836
[03/24 00:02:28    222s] {MMLU 0 18 2683}
[03/24 00:02:28    222s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=3326.7M
[03/24 00:02:28    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=3326.7M
[03/24 00:02:28    222s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:28    222s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:28    222s] [PSP]    Started Early Global Route kernel ( Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      ================== Layers ==================
[03/24 00:02:28    222s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:28    222s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:28    222s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:28    222s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:28    222s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:28    222s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:28    222s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:28    222s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:28    222s] (I)      Started Import and model ( Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:28    222s] (I)      == Non-default Options ==
[03/24 00:02:28    222s] (I)      Maximum routing layer                              : 4
[03/24 00:02:28    222s] (I)      Number of threads                                  : 6
[03/24 00:02:28    222s] (I)      Method to set GCell size                           : row
[03/24 00:02:28    222s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:28    222s] (I)      Use row-based GCell size
[03/24 00:02:28    222s] (I)      Use row-based GCell align
[03/24 00:02:28    222s] (I)      layer 0 area = 89000
[03/24 00:02:28    222s] (I)      layer 1 area = 120000
[03/24 00:02:28    222s] (I)      layer 2 area = 120000
[03/24 00:02:28    222s] (I)      layer 3 area = 120000
[03/24 00:02:28    222s] (I)      GCell unit size   : 3600
[03/24 00:02:28    222s] (I)      GCell multiplier  : 1
[03/24 00:02:28    222s] (I)      GCell row height  : 3600
[03/24 00:02:28    222s] (I)      Actual row height : 3600
[03/24 00:02:28    222s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:28    222s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:28    222s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:28    222s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:28    222s] (I)      ============== Default via ===============
[03/24 00:02:28    222s] (I)      +---+------------------+-----------------+
[03/24 00:02:28    222s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:28    222s] (I)      +---+------------------+-----------------+
[03/24 00:02:28    222s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:28    222s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/24 00:02:28    222s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:28    222s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:28    222s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/24 00:02:28    222s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:28    222s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:28    222s] (I)      +---+------------------+-----------------+
[03/24 00:02:28    222s] [NR-eGR] Read 5504 PG shapes
[03/24 00:02:28    222s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:28    222s] [NR-eGR] Read 0 other shapes
[03/24 00:02:28    222s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:28    222s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:28    222s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:02:28    222s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:28    222s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:28    222s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:28    222s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:28    222s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:28    222s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1844
[03/24 00:02:28    222s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:02:28    222s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:28    222s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1844  Num CS=0
[03/24 00:02:28    222s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 897
[03/24 00:02:28    222s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 842
[03/24 00:02:28    222s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 105
[03/24 00:02:28    222s] (I)      Number of ignored nets                =     18
[03/24 00:02:28    222s] (I)      Number of connected nets              =      0
[03/24 00:02:28    222s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:28    222s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:28    222s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:28    222s] (I)      Ndr track 0 does not exist
[03/24 00:02:28    222s] (I)      Ndr track 0 does not exist
[03/24 00:02:28    222s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:28    222s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:28    222s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:28    222s] (I)      Site width          :   400  (dbu)
[03/24 00:02:28    222s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:28    222s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:28    222s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:28    222s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:28    222s] (I)      Grid                :    97    97     4
[03/24 00:02:28    222s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:28    222s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:28    222s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:28    222s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:28    222s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:28    222s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:28    222s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:28    222s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:28    222s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:28    222s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:28    222s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:28    222s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:28    222s] (I)      --------------------------------------------------------
[03/24 00:02:28    222s] 
[03/24 00:02:28    222s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:28    222s] [NR-eGR] Rule id: 0  Nets: 2665
[03/24 00:02:28    222s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:28    222s] (I)                    Layer    2    3    4 
[03/24 00:02:28    222s] (I)                    Pitch  400  400  400 
[03/24 00:02:28    222s] (I)             #Used tracks    1    1    1 
[03/24 00:02:28    222s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:28    222s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:28    222s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:28    222s] (I)                    Layer    2    3    4 
[03/24 00:02:28    222s] (I)                    Pitch  800  800  800 
[03/24 00:02:28    222s] (I)             #Used tracks    2    2    2 
[03/24 00:02:28    222s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:28    222s] [NR-eGR] ========================================
[03/24 00:02:28    222s] [NR-eGR] 
[03/24 00:02:28    222s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:28    222s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:28    222s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:28    222s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:28    222s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:28    222s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:28    222s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:28    222s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:28    222s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:28    222s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      Reset routing kernel
[03/24 00:02:28    222s] (I)      Started Global Routing ( Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      totalPins=8755  totalGlobalPin=8456 (96.58%)
[03/24 00:02:28    222s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:02:28    222s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] (I)      ============  Phase 1a Route ============
[03/24 00:02:28    222s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:02:28    222s] (I)      Usage: 17331 = (8244 H, 9087 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.271e+04um V)
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] (I)      ============  Phase 1b Route ============
[03/24 00:02:28    222s] (I)      Usage: 17334 = (8244 H, 9090 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.272e+04um V)
[03/24 00:02:28    222s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.240240e+04um
[03/24 00:02:28    222s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[03/24 00:02:28    222s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] (I)      ============  Phase 1c Route ============
[03/24 00:02:28    222s] (I)      Level2 Grid: 20 x 20
[03/24 00:02:28    222s] (I)      Usage: 17334 = (8244 H, 9090 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.272e+04um V)
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] (I)      ============  Phase 1d Route ============
[03/24 00:02:28    222s] (I)      Usage: 17337 = (8246 H, 9091 V) = (10.45% H, 6.21% V) = (2.969e+04um H, 3.273e+04um V)
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] (I)      ============  Phase 1e Route ============
[03/24 00:02:28    222s] (I)      Usage: 17337 = (8246 H, 9091 V) = (10.45% H, 6.21% V) = (2.969e+04um H, 3.273e+04um V)
[03/24 00:02:28    222s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.241320e+04um
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] (I)      ============  Phase 1l Route ============
[03/24 00:02:28    222s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:02:28    222s] (I)      Layer  2:      77197     11773         0           0       83808    ( 0.00%) 
[03/24 00:02:28    222s] (I)      Layer  3:      78897     11135         0           0       83808    ( 0.00%) 
[03/24 00:02:28    222s] (I)      Layer  4:      68787      2966         0           0       83808    ( 0.00%) 
[03/24 00:02:28    222s] (I)      Total:        224881     25874         0           0      251424    ( 0.00%) 
[03/24 00:02:28    222s] (I)      
[03/24 00:02:28    222s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:28    222s] [NR-eGR]                        OverCon            
[03/24 00:02:28    222s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:28    222s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:28    222s] [NR-eGR] ----------------------------------------------
[03/24 00:02:28    222s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:28    222s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:28    222s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:28    222s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:28    222s] [NR-eGR] ----------------------------------------------
[03/24 00:02:28    222s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:28    222s] [NR-eGR] 
[03/24 00:02:28    222s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:02:28    222s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:28    222s] (I)      ============= Track Assignment ============
[03/24 00:02:28    222s] (I)      Started Track Assignment (6T) ( Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      Initialize Track Assignment ( max pin layer : 8 )
[03/24 00:02:28    222s] (I)      Run Multi-thread track assignment
[03/24 00:02:28    222s] (I)      Finished Track Assignment (6T) ( CPU: 0.04 sec, Real: 0.01 sec, Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] (I)      Started Export ( Curr Mem: 3326.75 MB )
[03/24 00:02:28    222s] [NR-eGR]             Length (um)   Vias 
[03/24 00:02:28    222s] [NR-eGR] -------------------------------
[03/24 00:02:28    222s] [NR-eGR]  M1  (1H)             0   9439 
[03/24 00:02:28    222s] [NR-eGR]  M2  (2V)         30465  13262 
[03/24 00:02:28    222s] [NR-eGR]  M3  (3H)         34496    844 
[03/24 00:02:28    222s] [NR-eGR]  M4  (4V)          6907      0 
[03/24 00:02:28    222s] [NR-eGR]  M5  (5H)             0      0 
[03/24 00:02:28    222s] [NR-eGR]  M6  (6V)             0      0 
[03/24 00:02:28    222s] [NR-eGR]  MQ  (7H)             0      0 
[03/24 00:02:28    222s] [NR-eGR]  LM  (8V)             0      0 
[03/24 00:02:28    222s] [NR-eGR] -------------------------------
[03/24 00:02:28    222s] [NR-eGR]      Total        71867  23545 
[03/24 00:02:28    222s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:28    222s] [NR-eGR] Total half perimeter of net bounding box: 59136um
[03/24 00:02:28    222s] [NR-eGR] Total length: 71867um, number of vias: 23545
[03/24 00:02:28    222s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:28    222s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[03/24 00:02:28    222s] [NR-eGR] --------------------------------------------------------------------------
[03/24 00:02:28    222s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.10 sec, Curr Mem: 3301.02 MB )
[03/24 00:02:28    222s] Saved RC grid cleaned up.
[03/24 00:02:28    222s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.22 sec, Curr Mem: 3247.02 MB )
[03/24 00:02:28    222s] (I)      ======================================= Runtime Summary =======================================
[03/24 00:02:28    222s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/24 00:02:28    222s] (I)      -----------------------------------------------------------------------------------------------
[03/24 00:02:28    222s] (I)       Early Global Route kernel                   100.00%  59.40 sec  59.62 sec  0.22 sec  0.28 sec 
[03/24 00:02:28    222s] (I)       +-Import and model                           16.21%  59.41 sec  59.44 sec  0.04 sec  0.04 sec 
[03/24 00:02:28    222s] (I)       | +-Create place DB                           4.81%  59.41 sec  59.42 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | +-Import place data                       4.74%  59.41 sec  59.42 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read instances and placement          1.45%  59.41 sec  59.41 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read nets                             3.13%  59.41 sec  59.42 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | +-Create route DB                           8.31%  59.42 sec  59.43 sec  0.02 sec  0.02 sec 
[03/24 00:02:28    222s] (I)       | | +-Import route data (6T)                  8.06%  59.42 sec  59.43 sec  0.02 sec  0.02 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.61%  59.42 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read routing blockages              0.00%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read instance blockages             0.29%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read PG blockages                   0.47%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read clock blockages                0.04%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read other blockages                0.04%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read halo blockages                 0.01%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Read boundary cut boxes             0.00%  59.42 sec  59.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read blackboxes                       0.03%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read prerouted                        0.74%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read unlegalized nets                 0.10%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Read nets                             0.55%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Set up via pillars                    0.01%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Initialize 3D grid graph              0.01%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Model blockage capacity               1.75%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Initialize 3D capacity              1.55%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Read aux data                             0.00%  59.43 sec  59.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Others data preparation                   0.08%  59.43 sec  59.44 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Create route kernel                       2.40%  59.44 sec  59.44 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       +-Global Routing                             19.55%  59.44 sec  59.49 sec  0.04 sec  0.07 sec 
[03/24 00:02:28    222s] (I)       | +-Initialization                            0.25%  59.44 sec  59.44 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Net group 1                              17.87%  59.44 sec  59.48 sec  0.04 sec  0.06 sec 
[03/24 00:02:28    222s] (I)       | | +-Generate topology (6T)                  1.14%  59.44 sec  59.45 sec  0.00 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | +-Phase 1a                                3.42%  59.45 sec  59.45 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | | +-Pattern routing (6T)                  2.37%  59.45 sec  59.45 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.31%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Add via demand to 2D                  0.46%  59.45 sec  59.45 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | +-Phase 1b                                1.17%  59.45 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Monotonic routing (6T)                0.96%  59.45 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | +-Phase 1c                                0.66%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Two level Routing                     0.57%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Two Level Routing (Regular)         0.21%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | | +-Two Level Routing (Strong)          0.15%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | +-Phase 1d                                1.88%  59.46 sec  59.46 sec  0.00 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | | +-Detoured routing (6T)                 1.79%  59.46 sec  59.46 sec  0.00 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | | +-Phase 1e                                0.16%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | | +-Route legalization                    0.00%  59.46 sec  59.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | | +-Phase 1l                                8.39%  59.46 sec  59.48 sec  0.02 sec  0.03 sec 
[03/24 00:02:28    222s] (I)       | | | +-Layer assignment (6T)                 8.16%  59.46 sec  59.48 sec  0.02 sec  0.03 sec 
[03/24 00:02:28    222s] (I)       | +-Clean cong LA                             0.00%  59.48 sec  59.48 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       +-Export 3D cong map                          0.81%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Export 2D cong map                        0.20%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       +-Extract Global 3D Wires                     0.22%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       +-Track Assignment (6T)                       5.42%  59.49 sec  59.50 sec  0.01 sec  0.04 sec 
[03/24 00:02:28    222s] (I)       | +-Initialization                            0.08%  59.49 sec  59.49 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Track Assignment Kernel                   5.09%  59.49 sec  59.50 sec  0.01 sec  0.04 sec 
[03/24 00:02:28    222s] (I)       | +-Free Memory                               0.00%  59.50 sec  59.50 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       +-Export                                     46.70%  59.50 sec  59.61 sec  0.10 sec  0.11 sec 
[03/24 00:02:28    222s] (I)       | +-Export DB wires                           3.94%  59.50 sec  59.51 sec  0.01 sec  0.02 sec 
[03/24 00:02:28    222s] (I)       | | +-Export all nets (6T)                    2.70%  59.50 sec  59.51 sec  0.01 sec  0.02 sec 
[03/24 00:02:28    222s] (I)       | | +-Set wire vias (6T)                      0.87%  59.51 sec  59.51 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Report wirelength                         3.59%  59.51 sec  59.52 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)       | +-Update net boxes                          0.82%  59.52 sec  59.52 sec  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)       | +-Update timing                            38.01%  59.52 sec  59.61 sec  0.08 sec  0.08 sec 
[03/24 00:02:28    222s] (I)       +-Postprocess design                          5.32%  59.61 sec  59.62 sec  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)      ======================= Summary by functions ========================
[03/24 00:02:28    222s] (I)       Lv  Step                                      %      Real       CPU 
[03/24 00:02:28    222s] (I)      ---------------------------------------------------------------------
[03/24 00:02:28    222s] (I)        0  Early Global Route kernel           100.00%  0.22 sec  0.28 sec 
[03/24 00:02:28    222s] (I)        1  Export                               46.70%  0.10 sec  0.11 sec 
[03/24 00:02:28    222s] (I)        1  Global Routing                       19.55%  0.04 sec  0.07 sec 
[03/24 00:02:28    222s] (I)        1  Import and model                     16.21%  0.04 sec  0.04 sec 
[03/24 00:02:28    222s] (I)        1  Track Assignment (6T)                 5.42%  0.01 sec  0.04 sec 
[03/24 00:02:28    222s] (I)        1  Postprocess design                    5.32%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        1  Export 3D cong map                    0.81%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        1  Extract Global 3D Wires               0.22%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Update timing                        38.01%  0.08 sec  0.08 sec 
[03/24 00:02:28    222s] (I)        2  Net group 1                          17.87%  0.04 sec  0.06 sec 
[03/24 00:02:28    222s] (I)        2  Create route DB                       8.31%  0.02 sec  0.02 sec 
[03/24 00:02:28    222s] (I)        2  Track Assignment Kernel               5.09%  0.01 sec  0.04 sec 
[03/24 00:02:28    222s] (I)        2  Create place DB                       4.81%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        2  Export DB wires                       3.94%  0.01 sec  0.02 sec 
[03/24 00:02:28    222s] (I)        2  Report wirelength                     3.59%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        2  Create route kernel                   2.40%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        2  Update net boxes                      0.82%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Initialization                        0.33%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Export 2D cong map                    0.20%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        3  Phase 1l                              8.39%  0.02 sec  0.03 sec 
[03/24 00:02:28    222s] (I)        3  Import route data (6T)                8.06%  0.02 sec  0.02 sec 
[03/24 00:02:28    222s] (I)        3  Import place data                     4.74%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        3  Phase 1a                              3.42%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        3  Export all nets (6T)                  2.70%  0.01 sec  0.02 sec 
[03/24 00:02:28    222s] (I)        3  Phase 1d                              1.88%  0.00 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        3  Phase 1b                              1.17%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        3  Generate topology (6T)                1.14%  0.00 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        3  Set wire vias (6T)                    0.87%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        3  Phase 1c                              0.66%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        3  Phase 1e                              0.16%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Layer assignment (6T)                 8.16%  0.02 sec  0.03 sec 
[03/24 00:02:28    222s] (I)        4  Read nets                             3.68%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        4  Pattern routing (6T)                  2.37%  0.01 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        4  Detoured routing (6T)                 1.79%  0.00 sec  0.01 sec 
[03/24 00:02:28    222s] (I)        4  Model blockage capacity               1.75%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Read blockages ( Layer 2-4 )          1.61%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Read instances and placement          1.45%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Monotonic routing (6T)                0.96%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Read prerouted                        0.74%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Two level Routing                     0.57%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Add via demand to 2D                  0.46%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Pattern Routing Avoiding Blockages    0.31%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Read unlegalized nets                 0.10%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Initialize 3D grid graph              0.01%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Initialize 3D capacity                1.55%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read PG blockages                     0.47%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read instance blockages               0.29%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Two Level Routing (Regular)           0.21%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Two Level Routing (Strong)            0.15%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/24 00:02:28    222s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:28    222s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:28    222s] Extraction called for design 'PE_top' of instances=2616 and nets=2685 using extraction engine 'preRoute' .
[03/24 00:02:28    222s] PreRoute RC Extraction called for design PE_top.
[03/24 00:02:28    222s] RC Extraction called in multi-corner(1) mode.
[03/24 00:02:28    222s] RCMode: PreRoute
[03/24 00:02:28    222s]       RC Corner Indexes            0   
[03/24 00:02:28    222s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:02:28    222s] Resistance Scaling Factor    : 1.00000 
[03/24 00:02:28    222s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:02:28    222s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:02:28    222s] Shrink Factor                : 1.00000
[03/24 00:02:28    222s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:02:28    222s] Using Quantus QRC technology file ...
[03/24 00:02:28    222s] 
[03/24 00:02:28    222s] Trim Metal Layers:
[03/24 00:02:28    222s] LayerId::1 widthSet size::1
[03/24 00:02:28    222s] LayerId::2 widthSet size::1
[03/24 00:02:28    222s] LayerId::3 widthSet size::1
[03/24 00:02:28    222s] LayerId::4 widthSet size::1
[03/24 00:02:28    222s] LayerId::5 widthSet size::1
[03/24 00:02:28    222s] LayerId::6 widthSet size::1
[03/24 00:02:28    222s] LayerId::7 widthSet size::1
[03/24 00:02:28    222s] LayerId::8 widthSet size::1
[03/24 00:02:28    222s] Updating RC grid for preRoute extraction ...
[03/24 00:02:28    222s] eee: pegSigSF::1.070000
[03/24 00:02:28    222s] Initializing multi-corner resistance tables ...
[03/24 00:02:28    222s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:28    222s] eee: l::2 avDens::0.113167 usedTrk::896.285806 availTrk::7920.000000 sigTrk::896.285806
[03/24 00:02:28    222s] eee: l::3 avDens::0.134418 usedTrk::1004.104253 availTrk::7470.000000 sigTrk::1004.104253
[03/24 00:02:28    222s] eee: l::4 avDens::0.053102 usedTrk::477.919698 availTrk::9000.000000 sigTrk::477.919698
[03/24 00:02:28    222s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:28    222s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:28    222s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:28    222s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:28    222s] {RT rc-typ 0 4 4 0}
[03/24 00:02:28    222s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.072184 aWlH=0.000000 lMod=0 pMax=0.809700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:02:28    222s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3247.020M)
[03/24 00:02:28    222s] Compute RC Scale Done ...
[03/24 00:02:28    222s] OPERPROF: Starting HotSpotCal at level 1, MEM:3266.1M, EPOCH TIME: 1679630548.786290
[03/24 00:02:28    222s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:28    222s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:28    222s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:28    222s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:28    222s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:28    222s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:28    222s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:28    222s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.005, MEM:3266.1M, EPOCH TIME: 1679630548.791294
[03/24 00:02:28    222s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 6 -resetVeryShortNets -rescheduleForAdherence  
[03/24 00:02:28    222s] Begin: GigaOpt Route Type Constraints Refinement
[03/24 00:02:28    222s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:42.5/0:18:27.7 (0.2), mem = 3266.1M
[03/24 00:02:28    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.20
[03/24 00:02:28    222s] ### Creating RouteCongInterface, started
[03/24 00:02:28    222s] 
[03/24 00:02:28    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[03/24 00:02:28    222s] 
[03/24 00:02:28    222s] #optDebug: {0, 1.000}
[03/24 00:02:28    222s] ### Creating RouteCongInterface, finished
[03/24 00:02:28    222s] Updated routing constraints on 0 nets.
[03/24 00:02:28    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.20
[03/24 00:02:28    222s] Bottom Preferred Layer:
[03/24 00:02:28    222s] +-----------+------------+----------+
[03/24 00:02:28    222s] |   Layer   |    CLK     |   Rule   |
[03/24 00:02:28    222s] +-----------+------------+----------+
[03/24 00:02:28    222s] | M3 (z=3)  |         18 | default  |
[03/24 00:02:28    222s] +-----------+------------+----------+
[03/24 00:02:28    222s] Via Pillar Rule:
[03/24 00:02:28    222s]     None
[03/24 00:02:28    222s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:42.5/0:18:27.7 (0.2), mem = 3266.1M
[03/24 00:02:28    222s] 
[03/24 00:02:28    222s] =============================================================================================
[03/24 00:02:28    222s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.14-s109_1
[03/24 00:02:28    222s] =============================================================================================
[03/24 00:02:28    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:28    222s] ---------------------------------------------------------------------------------------------
[03/24 00:02:28    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  54.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/24 00:02:28    222s] [ MISC                   ]          0:00:00.0  (  45.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:28    222s] ---------------------------------------------------------------------------------------------
[03/24 00:02:28    222s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:02:28    222s] ---------------------------------------------------------------------------------------------
[03/24 00:02:28    222s] 
[03/24 00:02:28    222s] End: GigaOpt Route Type Constraints Refinement
[03/24 00:02:28    222s] skip EGR on cluster skew clock nets.
[03/24 00:02:28    222s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:28    222s] #################################################################################
[03/24 00:02:28    222s] # Design Stage: PreRoute
[03/24 00:02:28    222s] # Design Name: PE_top
[03/24 00:02:28    222s] # Design Mode: 130nm
[03/24 00:02:28    222s] # Analysis Mode: MMMC OCV 
[03/24 00:02:28    222s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:28    222s] # Signoff Settings: SI Off 
[03/24 00:02:28    222s] #################################################################################
[03/24 00:02:29    222s] Topological Sorting (REAL = 0:00:00.0, MEM = 3295.5M, InitMEM = 3295.5M)
[03/24 00:02:29    222s] Calculate early delays in OCV mode...
[03/24 00:02:29    222s] Calculate late delays in OCV mode...
[03/24 00:02:29    222s] Start delay calculation (fullDC) (6 T). (MEM=3295.47)
[03/24 00:02:29    222s] End AAE Lib Interpolated Model. (MEM=3315.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:29    223s] Total number of fetched objects 2683
[03/24 00:02:29    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:29    223s] End delay calculation. (MEM=3553.83 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:29    223s] End delay calculation (fullDC). (MEM=3553.83 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:02:29    223s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 3553.8M) ***
[03/24 00:02:29    223s] Begin: GigaOpt postEco DRV Optimization
[03/24 00:02:29    223s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 6 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_len -max_fanout
[03/24 00:02:29    223s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:43.6/0:18:28.3 (0.2), mem = 3561.8M
[03/24 00:02:29    223s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:29    223s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:29    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.21
[03/24 00:02:29    223s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:29    223s] ### Creating PhyDesignMc. totSessionCpu=0:03:44 mem=3561.8M
[03/24 00:02:29    223s] OPERPROF: Starting DPlace-Init at level 1, MEM:3561.8M, EPOCH TIME: 1679630549.349968
[03/24 00:02:29    223s] Processing tracks to init pin-track alignment.
[03/24 00:02:29    223s] z: 2, totalTracks: 1
[03/24 00:02:29    223s] z: 4, totalTracks: 1
[03/24 00:02:29    223s] z: 6, totalTracks: 1
[03/24 00:02:29    223s] z: 8, totalTracks: 1
[03/24 00:02:29    223s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:29    223s] All LLGs are deleted
[03/24 00:02:29    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    223s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3561.8M, EPOCH TIME: 1679630549.352931
[03/24 00:02:29    223s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3561.8M, EPOCH TIME: 1679630549.353145
[03/24 00:02:29    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3561.8M, EPOCH TIME: 1679630549.353718
[03/24 00:02:29    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    223s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3657.8M, EPOCH TIME: 1679630549.356385
[03/24 00:02:29    223s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:29    223s] Core basic site is IBM13SITE
[03/24 00:02:29    223s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3657.8M, EPOCH TIME: 1679630549.364562
[03/24 00:02:29    223s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:29    223s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:29    223s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.005, MEM:3689.8M, EPOCH TIME: 1679630549.369738
[03/24 00:02:29    223s] Fast DP-INIT is on for default
[03/24 00:02:29    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:02:29    223s] Atter site array init, number of instance map data is 0.
[03/24 00:02:29    223s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.015, MEM:3689.8M, EPOCH TIME: 1679630549.371525
[03/24 00:02:29    223s] 
[03/24 00:02:29    223s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:29    223s] 
[03/24 00:02:29    223s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:29    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.024, REAL:0.024, MEM:3593.8M, EPOCH TIME: 1679630549.377390
[03/24 00:02:29    223s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3593.8M, EPOCH TIME: 1679630549.377576
[03/24 00:02:29    223s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3593.8M, EPOCH TIME: 1679630549.380233
[03/24 00:02:29    223s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3593.8MB).
[03/24 00:02:29    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.031, MEM:3593.8M, EPOCH TIME: 1679630549.381065
[03/24 00:02:29    223s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:29    223s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:44 mem=3593.8M
[03/24 00:02:29    223s] ### Creating RouteCongInterface, started
[03/24 00:02:29    223s] 
[03/24 00:02:29    223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[03/24 00:02:29    223s] 
[03/24 00:02:29    223s] #optDebug: {0, 1.000}
[03/24 00:02:29    223s] ### Creating RouteCongInterface, finished
[03/24 00:02:29    223s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=3593.8M
[03/24 00:02:29    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=3593.8M
[03/24 00:02:29    223s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:02:29    223s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:02:29    223s] [GPS-DRV] maxLocalDensity: 0.98
[03/24 00:02:29    223s] [GPS-DRV] All active and enabled setup views
[03/24 00:02:29    223s] [GPS-DRV]     setupAnalysis
[03/24 00:02:29    223s] [GPS-DRV] MarginForMaxTran: 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:02:29    223s] [GPS-DRV] MarginForMaxCap : 0.3 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:02:29    223s] [GPS-DRV] maxFanoutLoad on
[03/24 00:02:29    223s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[03/24 00:02:29    223s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:02:29    223s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[03/24 00:02:29    223s] [GPS-DRV] timing-driven DRV settings
[03/24 00:02:29    223s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:02:29    223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3752.2M, EPOCH TIME: 1679630549.666416
[03/24 00:02:29    223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3752.2M, EPOCH TIME: 1679630549.666539
[03/24 00:02:29    224s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:29    224s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:29    224s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:29    224s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/24 00:02:29    224s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:29    224s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:02:29    224s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:29    224s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:02:29    224s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:02:29    224s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:02:29    224s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.51%|          |         |
[03/24 00:02:29    224s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:02:29    224s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:02:29    224s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:02:29    224s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.51%| 0:00:00.0|  3752.2M|
[03/24 00:02:29    224s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3752.2M) ***
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71867.2, Stn-len 0
[03/24 00:02:29    224s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3592.4M, EPOCH TIME: 1679630549.722722
[03/24 00:02:29    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:29    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:29    224s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.021, MEM:3337.1M, EPOCH TIME: 1679630549.743313
[03/24 00:02:29    224s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:29    224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.21
[03/24 00:02:29    224s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.3), totSession cpu/real = 0:03:44.1/0:18:28.7 (0.2), mem = 3337.1M
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] =============================================================================================
[03/24 00:02:29    224s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.14-s109_1
[03/24 00:02:29    224s] =============================================================================================
[03/24 00:02:29    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:29    224s] ---------------------------------------------------------------------------------------------
[03/24 00:02:29    224s] [ SlackTraversorInit     ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.1    2.3
[03/24 00:02:29    224s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:29    224s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (  13.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:02:29    224s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:29    224s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:29    224s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:29    224s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    2.9
[03/24 00:02:29    224s] [ DrvFindVioNets         ]      2   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    3.9
[03/24 00:02:29    224s] [ DrvComputeSummary      ]      2   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:29    224s] [ MISC                   ]          0:00:00.3  (  71.2 % )     0:00:00.3 /  0:00:00.3    1.2
[03/24 00:02:29    224s] ---------------------------------------------------------------------------------------------
[03/24 00:02:29    224s]  DrvOpt #2 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.3
[03/24 00:02:29    224s] ---------------------------------------------------------------------------------------------
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] End: GigaOpt postEco DRV Optimization
[03/24 00:02:29    224s] **INFO: Flow update: Design timing is met.
[03/24 00:02:29    224s] **INFO: Skipping refine place as no non-legal commits were detected
[03/24 00:02:29    224s] **INFO: Flow update: Design timing is met.
[03/24 00:02:29    224s] **INFO: Flow update: Design timing is met.
[03/24 00:02:29    224s] **INFO: Flow update: Design timing is met.
[03/24 00:02:29    224s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[03/24 00:02:29    224s] ### Creating LA Mngr. totSessionCpu=0:03:44 mem=3337.1M
[03/24 00:02:29    224s] ### Creating LA Mngr, finished. totSessionCpu=0:03:44 mem=3337.1M
[03/24 00:02:29    224s] Re-routed 0 nets
[03/24 00:02:29    224s] **INFO: Flow update: Design timing is met.
[03/24 00:02:29    224s] #optDebug: fT-D <X 1 0 0 0>
[03/24 00:02:29    224s] Register exp ratio and priority group on 0 nets on 2683 nets : 
[03/24 00:02:29    224s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:29    224s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] Active setup views:
[03/24 00:02:29    224s]  setupAnalysis
[03/24 00:02:29    224s]   Dominating endpoints: 0
[03/24 00:02:29    224s]   Dominating TNS: -0.000
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] Extraction called for design 'PE_top' of instances=2616 and nets=2685 using extraction engine 'preRoute' .
[03/24 00:02:29    224s] PreRoute RC Extraction called for design PE_top.
[03/24 00:02:29    224s] RC Extraction called in multi-corner(1) mode.
[03/24 00:02:29    224s] RCMode: PreRoute
[03/24 00:02:29    224s]       RC Corner Indexes            0   
[03/24 00:02:29    224s] Capacitance Scaling Factor   : 1.00000 
[03/24 00:02:29    224s] Resistance Scaling Factor    : 1.00000 
[03/24 00:02:29    224s] Clock Cap. Scaling Factor    : 1.00000 
[03/24 00:02:29    224s] Clock Res. Scaling Factor    : 1.00000 
[03/24 00:02:29    224s] Shrink Factor                : 1.00000
[03/24 00:02:29    224s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/24 00:02:29    224s] Using Quantus QRC technology file ...
[03/24 00:02:29    224s] RC Grid backup saved.
[03/24 00:02:29    224s] 
[03/24 00:02:29    224s] Trim Metal Layers:
[03/24 00:02:29    224s] LayerId::1 widthSet size::1
[03/24 00:02:29    224s] LayerId::2 widthSet size::1
[03/24 00:02:29    224s] LayerId::3 widthSet size::1
[03/24 00:02:29    224s] LayerId::4 widthSet size::1
[03/24 00:02:29    224s] LayerId::5 widthSet size::1
[03/24 00:02:29    224s] LayerId::6 widthSet size::1
[03/24 00:02:29    224s] LayerId::7 widthSet size::1
[03/24 00:02:29    224s] LayerId::8 widthSet size::1
[03/24 00:02:29    224s] Skipped RC grid update for preRoute extraction.
[03/24 00:02:29    224s] eee: pegSigSF::1.070000
[03/24 00:02:29    224s] Initializing multi-corner resistance tables ...
[03/24 00:02:29    224s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:02:29    224s] eee: l::2 avDens::0.113167 usedTrk::896.285806 availTrk::7920.000000 sigTrk::896.285806
[03/24 00:02:29    224s] eee: l::3 avDens::0.134418 usedTrk::1004.104253 availTrk::7470.000000 sigTrk::1004.104253
[03/24 00:02:29    224s] eee: l::4 avDens::0.053102 usedTrk::477.919698 availTrk::9000.000000 sigTrk::477.919698
[03/24 00:02:29    224s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:29    224s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:29    224s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:29    224s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:02:29    224s] {RT rc-typ 0 4 4 0}
[03/24 00:02:29    224s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809700 pMod=83 wcR=0.666700 newSi=0.001600 wHLS=1.666750 siPrev=0 viaL=0.000000
[03/24 00:02:29    224s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3258.652M)
[03/24 00:02:29    224s] Starting delay calculation for Setup views
[03/24 00:02:30    224s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:30    224s] #################################################################################
[03/24 00:02:30    224s] # Design Stage: PreRoute
[03/24 00:02:30    224s] # Design Name: PE_top
[03/24 00:02:30    224s] # Design Mode: 130nm
[03/24 00:02:30    224s] # Analysis Mode: MMMC OCV 
[03/24 00:02:30    224s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:30    224s] # Signoff Settings: SI Off 
[03/24 00:02:30    224s] #################################################################################
[03/24 00:02:30    224s] Topological Sorting (REAL = 0:00:00.0, MEM = 3306.1M, InitMEM = 3306.1M)
[03/24 00:02:30    224s] Calculate early delays in OCV mode...
[03/24 00:02:30    224s] Calculate late delays in OCV mode...
[03/24 00:02:30    224s] Start delay calculation (fullDC) (6 T). (MEM=3306.08)
[03/24 00:02:30    224s] End AAE Lib Interpolated Model. (MEM=3325.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:30    225s] Total number of fetched objects 2683
[03/24 00:02:30    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:30    225s] End delay calculation. (MEM=3565.43 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:30    225s] End delay calculation (fullDC). (MEM=3565.43 CPU=0:00:00.6 REAL=0:00:00.0)
[03/24 00:02:30    225s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 3565.4M) ***
[03/24 00:02:30    225s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:45 mem=3573.4M)
[03/24 00:02:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:30    225s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3565.43 MB )
[03/24 00:02:30    225s] (I)      ================== Layers ==================
[03/24 00:02:30    225s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:30    225s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:30    225s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:30    225s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:30    225s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:30    225s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:30    225s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:30    225s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:30    225s] (I)      Started Import and model ( Curr Mem: 3565.43 MB )
[03/24 00:02:30    225s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:30    225s] (I)      == Non-default Options ==
[03/24 00:02:30    225s] (I)      Build term to term wires                           : false
[03/24 00:02:30    225s] (I)      Maximum routing layer                              : 4
[03/24 00:02:30    225s] (I)      Number of threads                                  : 6
[03/24 00:02:30    225s] (I)      Method to set GCell size                           : row
[03/24 00:02:30    225s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:30    225s] (I)      Use row-based GCell size
[03/24 00:02:30    225s] (I)      Use row-based GCell align
[03/24 00:02:30    225s] (I)      layer 0 area = 89000
[03/24 00:02:30    225s] (I)      layer 1 area = 120000
[03/24 00:02:30    225s] (I)      layer 2 area = 120000
[03/24 00:02:30    225s] (I)      layer 3 area = 120000
[03/24 00:02:30    225s] (I)      GCell unit size   : 3600
[03/24 00:02:30    225s] (I)      GCell multiplier  : 1
[03/24 00:02:30    225s] (I)      GCell row height  : 3600
[03/24 00:02:30    225s] (I)      Actual row height : 3600
[03/24 00:02:30    225s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:30    225s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:30    225s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:30    225s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:30    225s] (I)      ============== Default via ===============
[03/24 00:02:30    225s] (I)      +---+------------------+-----------------+
[03/24 00:02:30    225s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:30    225s] (I)      +---+------------------+-----------------+
[03/24 00:02:30    225s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:30    225s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/24 00:02:30    225s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:30    225s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:30    225s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/24 00:02:30    225s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:30    225s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:30    225s] (I)      +---+------------------+-----------------+
[03/24 00:02:30    225s] [NR-eGR] Read 5504 PG shapes
[03/24 00:02:30    225s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:30    225s] [NR-eGR] Read 0 other shapes
[03/24 00:02:30    225s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:30    225s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:30    225s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:02:30    225s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:30    225s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:30    225s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:30    225s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:30    225s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:30    225s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1844
[03/24 00:02:30    225s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:02:30    225s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:30    225s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1844  Num CS=0
[03/24 00:02:30    225s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 897
[03/24 00:02:30    225s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 842
[03/24 00:02:30    225s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 105
[03/24 00:02:30    225s] (I)      Number of ignored nets                =     18
[03/24 00:02:30    225s] (I)      Number of connected nets              =      0
[03/24 00:02:30    225s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:30    225s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:30    225s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:30    225s] (I)      Ndr track 0 does not exist
[03/24 00:02:30    225s] (I)      Ndr track 0 does not exist
[03/24 00:02:30    225s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:30    225s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:30    225s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:30    225s] (I)      Site width          :   400  (dbu)
[03/24 00:02:30    225s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:30    225s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:30    225s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:30    225s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:30    225s] (I)      Grid                :    97    97     4
[03/24 00:02:30    225s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:30    225s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:30    225s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:30    225s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:30    225s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:30    225s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:30    225s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:30    225s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:30    225s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:30    225s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:30    225s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:30    225s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:30    225s] (I)      --------------------------------------------------------
[03/24 00:02:30    225s] 
[03/24 00:02:30    225s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:30    225s] [NR-eGR] Rule id: 0  Nets: 2665
[03/24 00:02:30    225s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:30    225s] (I)                    Layer    2    3    4 
[03/24 00:02:30    225s] (I)                    Pitch  400  400  400 
[03/24 00:02:30    225s] (I)             #Used tracks    1    1    1 
[03/24 00:02:30    225s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:30    225s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:30    225s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:30    225s] (I)                    Layer    2    3    4 
[03/24 00:02:30    225s] (I)                    Pitch  800  800  800 
[03/24 00:02:30    225s] (I)             #Used tracks    2    2    2 
[03/24 00:02:30    225s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:30    225s] [NR-eGR] ========================================
[03/24 00:02:30    225s] [NR-eGR] 
[03/24 00:02:30    225s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:30    225s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:30    225s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:30    225s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:30    225s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:30    225s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:30    225s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:30    225s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:30    225s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:30    225s] (I)      Finished Import and model ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3565.43 MB )
[03/24 00:02:30    225s] (I)      Reset routing kernel
[03/24 00:02:30    225s] (I)      Started Global Routing ( Curr Mem: 3565.43 MB )
[03/24 00:02:30    225s] (I)      totalPins=8755  totalGlobalPin=8456 (96.58%)
[03/24 00:02:30    225s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:02:30    225s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] (I)      ============  Phase 1a Route ============
[03/24 00:02:30    225s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:02:30    225s] (I)      Usage: 17331 = (8244 H, 9087 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.271e+04um V)
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] (I)      ============  Phase 1b Route ============
[03/24 00:02:30    225s] (I)      Usage: 17334 = (8244 H, 9090 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.272e+04um V)
[03/24 00:02:30    225s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.240240e+04um
[03/24 00:02:30    225s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[03/24 00:02:30    225s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] (I)      ============  Phase 1c Route ============
[03/24 00:02:30    225s] (I)      Level2 Grid: 20 x 20
[03/24 00:02:30    225s] (I)      Usage: 17334 = (8244 H, 9090 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.272e+04um V)
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] (I)      ============  Phase 1d Route ============
[03/24 00:02:30    225s] (I)      Usage: 17337 = (8246 H, 9091 V) = (10.45% H, 6.21% V) = (2.969e+04um H, 3.273e+04um V)
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] (I)      ============  Phase 1e Route ============
[03/24 00:02:30    225s] (I)      Usage: 17337 = (8246 H, 9091 V) = (10.45% H, 6.21% V) = (2.969e+04um H, 3.273e+04um V)
[03/24 00:02:30    225s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.241320e+04um
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] (I)      ============  Phase 1l Route ============
[03/24 00:02:30    225s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:02:30    225s] (I)      Layer  2:      77197     11773         0           0       83808    ( 0.00%) 
[03/24 00:02:30    225s] (I)      Layer  3:      78897     11135         0           0       83808    ( 0.00%) 
[03/24 00:02:30    225s] (I)      Layer  4:      68787      2966         0           0       83808    ( 0.00%) 
[03/24 00:02:30    225s] (I)      Total:        224881     25874         0           0      251424    ( 0.00%) 
[03/24 00:02:30    225s] (I)      
[03/24 00:02:30    225s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:30    225s] [NR-eGR]                        OverCon            
[03/24 00:02:30    225s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:30    225s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:30    225s] [NR-eGR] ----------------------------------------------
[03/24 00:02:30    225s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:30    225s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:30    225s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:30    225s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:30    225s] [NR-eGR] ----------------------------------------------
[03/24 00:02:30    225s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:30    225s] [NR-eGR] 
[03/24 00:02:30    225s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.04 sec, Curr Mem: 3597.43 MB )
[03/24 00:02:30    225s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:02:30    225s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:30    225s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.10 sec, Curr Mem: 3597.43 MB )
[03/24 00:02:30    225s] (I)      ======================================= Runtime Summary =======================================
[03/24 00:02:30    225s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/24 00:02:30    225s] (I)      -----------------------------------------------------------------------------------------------
[03/24 00:02:30    225s] (I)       Early Global Route kernel                   100.00%  61.36 sec  61.46 sec  0.10 sec  0.12 sec 
[03/24 00:02:30    225s] (I)       +-Import and model                           39.35%  61.37 sec  61.41 sec  0.04 sec  0.04 sec 
[03/24 00:02:30    225s] (I)       | +-Create place DB                          12.99%  61.37 sec  61.39 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       | | +-Import place data                      12.83%  61.37 sec  61.39 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read instances and placement          3.32%  61.37 sec  61.38 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read nets                             9.09%  61.38 sec  61.39 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       | +-Create route DB                          19.45%  61.39 sec  61.40 sec  0.02 sec  0.02 sec 
[03/24 00:02:30    225s] (I)       | | +-Import route data (6T)                 18.79%  61.39 sec  61.40 sec  0.02 sec  0.02 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.58%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read routing blockages              0.00%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read instance blockages             0.57%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read PG blockages                   1.06%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read clock blockages                0.09%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read other blockages                0.09%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read halo blockages                 0.02%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Read boundary cut boxes             0.00%  61.39 sec  61.39 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read blackboxes                       0.06%  61.39 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read prerouted                        1.81%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read unlegalized nets                 0.27%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Read nets                             1.27%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Set up via pillars                    0.02%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Initialize 3D grid graph              0.03%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Model blockage capacity               3.90%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Initialize 3D capacity              3.43%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | +-Read aux data                             0.00%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | +-Others data preparation                   0.22%  61.40 sec  61.40 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | +-Create route kernel                       5.31%  61.40 sec  61.41 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       +-Global Routing                             45.85%  61.41 sec  61.46 sec  0.04 sec  0.07 sec 
[03/24 00:02:30    225s] (I)       | +-Initialization                            0.53%  61.41 sec  61.41 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | +-Net group 1                              42.37%  61.41 sec  61.45 sec  0.04 sec  0.07 sec 
[03/24 00:02:30    225s] (I)       | | +-Generate topology (6T)                  2.42%  61.41 sec  61.41 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | +-Phase 1a                                8.65%  61.42 sec  61.42 sec  0.01 sec  0.02 sec 
[03/24 00:02:30    225s] (I)       | | | +-Pattern routing (6T)                  5.72%  61.42 sec  61.42 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.33%  61.42 sec  61.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Add via demand to 2D                  0.88%  61.42 sec  61.42 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | +-Phase 1b                                3.51%  61.42 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Monotonic routing (6T)                2.99%  61.42 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | +-Phase 1c                                1.17%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Two level Routing                     0.91%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Two Level Routing (Regular)         0.33%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | | +-Two Level Routing (Strong)          0.12%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | +-Phase 1d                                5.57%  61.43 sec  61.43 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       | | | +-Detoured routing (6T)                 5.30%  61.43 sec  61.43 sec  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)       | | +-Phase 1e                                0.34%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | | +-Route legalization                    0.00%  61.43 sec  61.43 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | | +-Phase 1l                               18.38%  61.43 sec  61.45 sec  0.02 sec  0.04 sec 
[03/24 00:02:30    225s] (I)       | | | +-Layer assignment (6T)                17.10%  61.44 sec  61.45 sec  0.02 sec  0.04 sec 
[03/24 00:02:30    225s] (I)       | +-Clean cong LA                             0.00%  61.45 sec  61.45 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       +-Export 3D cong map                          1.71%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)       | +-Export 2D cong map                        0.31%  61.46 sec  61.46 sec  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)      ======================= Summary by functions ========================
[03/24 00:02:30    225s] (I)       Lv  Step                                      %      Real       CPU 
[03/24 00:02:30    225s] (I)      ---------------------------------------------------------------------
[03/24 00:02:30    225s] (I)        0  Early Global Route kernel           100.00%  0.10 sec  0.12 sec 
[03/24 00:02:30    225s] (I)        1  Global Routing                       45.85%  0.04 sec  0.07 sec 
[03/24 00:02:30    225s] (I)        1  Import and model                     39.35%  0.04 sec  0.04 sec 
[03/24 00:02:30    225s] (I)        1  Export 3D cong map                    1.71%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        2  Net group 1                          42.37%  0.04 sec  0.07 sec 
[03/24 00:02:30    225s] (I)        2  Create route DB                      19.45%  0.02 sec  0.02 sec 
[03/24 00:02:30    225s] (I)        2  Create place DB                      12.99%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        2  Create route kernel                   5.31%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        2  Initialization                        0.53%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        2  Export 2D cong map                    0.31%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        2  Others data preparation               0.22%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        3  Import route data (6T)               18.79%  0.02 sec  0.02 sec 
[03/24 00:02:30    225s] (I)        3  Phase 1l                             18.38%  0.02 sec  0.04 sec 
[03/24 00:02:30    225s] (I)        3  Import place data                    12.83%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        3  Phase 1a                              8.65%  0.01 sec  0.02 sec 
[03/24 00:02:30    225s] (I)        3  Phase 1d                              5.57%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        3  Phase 1b                              3.51%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        3  Generate topology (6T)                2.42%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        3  Phase 1c                              1.17%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        3  Phase 1e                              0.34%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Layer assignment (6T)                17.10%  0.02 sec  0.04 sec 
[03/24 00:02:30    225s] (I)        4  Read nets                            10.35%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        4  Pattern routing (6T)                  5.72%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        4  Detoured routing (6T)                 5.30%  0.01 sec  0.01 sec 
[03/24 00:02:30    225s] (I)        4  Model blockage capacity               3.90%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Read blockages ( Layer 2-4 )          3.58%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Read instances and placement          3.32%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Monotonic routing (6T)                2.99%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Read prerouted                        1.81%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Pattern Routing Avoiding Blockages    1.33%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Two level Routing                     0.91%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Add via demand to 2D                  0.88%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Read unlegalized nets                 0.27%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Initialize 3D capacity                3.43%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read PG blockages                     1.06%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read instance blockages               0.57%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Two Level Routing (Regular)           0.33%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Two Level Routing (Strong)            0.12%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read clock blockages                  0.09%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read other blockages                  0.09%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/24 00:02:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:30    225s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:30    225s] OPERPROF: Starting HotSpotCal at level 1, MEM:3597.4M, EPOCH TIME: 1679630550.540598
[03/24 00:02:30    225s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:30    225s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:30    225s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:30    225s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:30    225s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:30    225s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:30    225s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:30    225s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.007, REAL:0.005, MEM:3597.4M, EPOCH TIME: 1679630550.545248
[03/24 00:02:30    225s] [hotspot] Hotspot report including placement blocked areas
[03/24 00:02:30    225s] OPERPROF: Starting HotSpotCal at level 1, MEM:3597.4M, EPOCH TIME: 1679630550.545640
[03/24 00:02:30    225s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:30    225s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:30    225s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:30    225s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:30    225s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:30    225s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:30    225s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:30    225s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.005, REAL:0.003, MEM:3597.4M, EPOCH TIME: 1679630550.548792
[03/24 00:02:30    225s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
[03/24 00:02:30    225s] **optDesign ... cpu = 0:00:12, real = 0:00:09, mem = 2606.5M, totSessionCpu=0:03:46 **
[03/24 00:02:30    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3342.4M, EPOCH TIME: 1679630550.559301
[03/24 00:02:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:30    225s] 
[03/24 00:02:30    225s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:30    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3342.4M, EPOCH TIME: 1679630550.575397
[03/24 00:02:30    225s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:30    225s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.059  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3351.9M, EPOCH TIME: 1679630552.857323
[03/24 00:02:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:32    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:3353.4M, EPOCH TIME: 1679630552.877255
[03/24 00:02:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] Density: 30.511%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3353.4M, EPOCH TIME: 1679630552.885728
[03/24 00:02:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:32    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3353.4M, EPOCH TIME: 1679630552.908697
[03/24 00:02:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2611.5M, totSessionCpu=0:03:46 **
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:32    226s] Deleting Lib Analyzer.
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:32    226s] *** Finished optDesign ***
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.3 real=0:00:13.1)
[03/24 00:02:32    226s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.4 real=0:00:01.3)
[03/24 00:02:32    226s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.8 real=0:00:01.5)
[03/24 00:02:32    226s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.6 real=0:00:00.9)
[03/24 00:02:32    226s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:32    226s] Info: Destroy the CCOpt slew target map.
[03/24 00:02:32    226s] clean pInstBBox. size 0
[03/24 00:02:32    226s] All LLGs are deleted
[03/24 00:02:32    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:32    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3345.4M, EPOCH TIME: 1679630552.988529
[03/24 00:02:32    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3345.4M, EPOCH TIME: 1679630552.988622
[03/24 00:02:32    226s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:02:32    226s] *** optDesign #1 [finish] : cpu/real = 0:00:12.4/0:00:11.6 (1.1), totSession cpu/real = 0:03:46.2/0:18:31.9 (0.2), mem = 3345.4M
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s] =============================================================================================
[03/24 00:02:32    226s]  Final TAT Report : optDesign #1                                                21.14-s109_1
[03/24 00:02:32    226s] =============================================================================================
[03/24 00:02:32    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:32    226s] ---------------------------------------------------------------------------------------------
[03/24 00:02:32    226s] [ InitOpt                ]      1   0:00:01.5  (  13.2 % )     0:00:01.7 /  0:00:02.0    1.2
[03/24 00:02:32    226s] [ GlobalOpt              ]      1   0:00:01.2  (  10.7 % )     0:00:01.2 /  0:00:01.4    1.1
[03/24 00:02:32    226s] [ DrvOpt                 ]      2   0:00:00.8  (   6.6 % )     0:00:00.8 /  0:00:00.9    1.2
[03/24 00:02:32    226s] [ AreaOpt                ]      1   0:00:01.2  (  10.2 % )     0:00:01.4 /  0:00:01.7    1.2
[03/24 00:02:32    226s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.6
[03/24 00:02:32    226s] [ OptSummaryReport       ]      2   0:00:00.2  (   1.4 % )     0:00:02.5 /  0:00:00.8    0.3
[03/24 00:02:32    226s] [ DrvReport              ]      2   0:00:02.1  (  17.7 % )     0:00:02.1 /  0:00:00.1    0.1
[03/24 00:02:32    226s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:32    226s] [ SlackTraversorInit     ]      4   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:02:32    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:32    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.1
[03/24 00:02:32    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:32    226s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:32    226s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.5
[03/24 00:02:32    226s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:02:32    226s] [ RefinePlace            ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.3    1.3
[03/24 00:02:32    226s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   3.2 % )     0:00:00.4 /  0:00:00.4    1.2
[03/24 00:02:32    226s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:02:32    226s] [ TimingUpdate           ]     22   0:00:00.4  (   3.6 % )     0:00:00.7 /  0:00:01.8    2.7
[03/24 00:02:32    226s] [ FullDelayCalc          ]      2   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:01.5    2.7
[03/24 00:02:32    226s] [ TimingReport           ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    2.1
[03/24 00:02:32    226s] [ GenerateReports        ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.1    0.8
[03/24 00:02:32    226s] [ MISC                   ]          0:00:02.6  (  22.3 % )     0:00:02.6 /  0:00:02.9    1.1
[03/24 00:02:32    226s] ---------------------------------------------------------------------------------------------
[03/24 00:02:32    226s]  optDesign #1 TOTAL                 0:00:11.6  ( 100.0 % )     0:00:11.6 /  0:00:12.4    1.1
[03/24 00:02:32    226s] ---------------------------------------------------------------------------------------------
[03/24 00:02:32    226s] 
[03/24 00:02:32    226s] <CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/24 00:02:32    226s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2563.1M, totSessionCpu=0:03:46 **
[03/24 00:02:33    226s] *** optDesign #2 [begin] : totSession cpu/real = 0:03:46.2/0:18:31.9 (0.2), mem = 3307.4M
[03/24 00:02:33    226s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:02:33    226s] GigaOpt running with 6 threads.
[03/24 00:02:33    226s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:46.2/0:18:31.9 (0.2), mem = 3307.4M
[03/24 00:02:33    226s] **INFO: User settings:
[03/24 00:02:33    226s] setDesignMode -process                      130
[03/24 00:02:33    226s] setExtractRCMode -coupling_c_th             0.4
[03/24 00:02:33    226s] setExtractRCMode -effortLevel               medium
[03/24 00:02:33    226s] setExtractRCMode -engine                    preRoute
[03/24 00:02:33    226s] setExtractRCMode -relative_c_th             1
[03/24 00:02:33    226s] setExtractRCMode -total_c_th                0
[03/24 00:02:33    226s] setDelayCalMode -enable_high_fanout         true
[03/24 00:02:33    226s] setDelayCalMode -engine                     aae
[03/24 00:02:33    226s] setDelayCalMode -ignoreNetLoad              false
[03/24 00:02:33    226s] setDelayCalMode -socv_accuracy_mode         low
[03/24 00:02:33    226s] setOptMode -activeSetupViews                { setupAnalysis }
[03/24 00:02:33    226s] setOptMode -addInst                         true
[03/24 00:02:33    226s] setOptMode -addInstancePrefix               POSTCTS
[03/24 00:02:33    226s] setOptMode -allEndPoints                    true
[03/24 00:02:33    226s] setOptMode -autoSetupViews                  { setupAnalysis}
[03/24 00:02:33    226s] setOptMode -autoTDGRSetupViews              { setupAnalysis}
[03/24 00:02:33    226s] setOptMode -drcMargin                       0.1
[03/24 00:02:33    226s] setOptMode -effort                          high
[03/24 00:02:33    226s] setOptMode -fixDrc                          true
[03/24 00:02:33    226s] setOptMode -fixFanoutLoad                   true
[03/24 00:02:33    226s] setOptMode -holdTargetSlack                 0.05
[03/24 00:02:33    226s] setOptMode -maxLength                       1000
[03/24 00:02:33    226s] setOptMode -optimizeFF                      true
[03/24 00:02:33    226s] setOptMode -preserveAllSequential           false
[03/24 00:02:33    226s] setOptMode -restruct                        false
[03/24 00:02:33    226s] setOptMode -setupTargetSlack                0.05
[03/24 00:02:33    226s] setOptMode -usefulSkew                      false
[03/24 00:02:33    226s] setOptMode -usefulSkewCTS                   true
[03/24 00:02:33    226s] setPlaceMode -place_global_max_density      0.8
[03/24 00:02:33    226s] setPlaceMode -place_global_uniform_density  true
[03/24 00:02:33    226s] setPlaceMode -timingDriven                  true
[03/24 00:02:33    226s] setAnalysisMode -analysisType               onChipVariation
[03/24 00:02:33    226s] setAnalysisMode -checkType                  setup
[03/24 00:02:33    226s] setAnalysisMode -clkSrcPath                 true
[03/24 00:02:33    226s] setAnalysisMode -clockPropagation           sdcControl
[03/24 00:02:33    226s] setAnalysisMode -cppr                       both
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:33    226s] Summary for sequential cells identification: 
[03/24 00:02:33    226s]   Identified SBFF number: 112
[03/24 00:02:33    226s]   Identified MBFF number: 0
[03/24 00:02:33    226s]   Identified SB Latch number: 0
[03/24 00:02:33    226s]   Identified MB Latch number: 0
[03/24 00:02:33    226s]   Not identified SBFF number: 8
[03/24 00:02:33    226s]   Not identified MBFF number: 0
[03/24 00:02:33    226s]   Not identified SB Latch number: 0
[03/24 00:02:33    226s]   Not identified MB Latch number: 0
[03/24 00:02:33    226s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:33    226s]  Visiting view : setupAnalysis
[03/24 00:02:33    226s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:33    226s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:33    226s]  Visiting view : holdAnalysis
[03/24 00:02:33    226s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:33    226s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:33    226s] TLC MultiMap info (StdDelay):
[03/24 00:02:33    226s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:33    226s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:33    226s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:33    226s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:33    226s]  Setting StdDelay to: 22.7ps
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:33    226s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:02:33    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:3311.4M, EPOCH TIME: 1679630553.061450
[03/24 00:02:33    226s] Processing tracks to init pin-track alignment.
[03/24 00:02:33    226s] z: 2, totalTracks: 1
[03/24 00:02:33    226s] z: 4, totalTracks: 1
[03/24 00:02:33    226s] z: 6, totalTracks: 1
[03/24 00:02:33    226s] z: 8, totalTracks: 1
[03/24 00:02:33    226s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:33    226s] All LLGs are deleted
[03/24 00:02:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3311.4M, EPOCH TIME: 1679630553.064769
[03/24 00:02:33    226s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3311.4M, EPOCH TIME: 1679630553.064991
[03/24 00:02:33    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3311.4M, EPOCH TIME: 1679630553.065523
[03/24 00:02:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3375.4M, EPOCH TIME: 1679630553.067788
[03/24 00:02:33    226s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:33    226s] Core basic site is IBM13SITE
[03/24 00:02:33    226s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3375.4M, EPOCH TIME: 1679630553.076839
[03/24 00:02:33    226s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:33    226s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:33    226s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.006, MEM:3407.4M, EPOCH TIME: 1679630553.082608
[03/24 00:02:33    226s] Fast DP-INIT is on for default
[03/24 00:02:33    226s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:02:33    226s] Atter site array init, number of instance map data is 0.
[03/24 00:02:33    226s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.017, REAL:0.017, MEM:3407.4M, EPOCH TIME: 1679630553.084818
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:33    226s] OPERPROF:     Starting CMU at level 3, MEM:3407.4M, EPOCH TIME: 1679630553.085757
[03/24 00:02:33    226s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.005, MEM:3407.4M, EPOCH TIME: 1679630553.090311
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:02:33    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.026, MEM:3311.4M, EPOCH TIME: 1679630553.091750
[03/24 00:02:33    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3311.4M, EPOCH TIME: 1679630553.091864
[03/24 00:02:33    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3311.4M, EPOCH TIME: 1679630553.094364
[03/24 00:02:33    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3311.4MB).
[03/24 00:02:33    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.037, REAL:0.035, MEM:3311.4M, EPOCH TIME: 1679630553.096634
[03/24 00:02:33    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3311.4M, EPOCH TIME: 1679630553.096777
[03/24 00:02:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.006, MEM:3307.4M, EPOCH TIME: 1679630553.102667
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s] Creating Lib Analyzer ...
[03/24 00:02:33    226s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:33    226s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:33    226s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:33    226s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:02:33    226s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:33    226s] 
[03/24 00:02:33    226s] {RT rc-typ 0 4 4 0}
[03/24 00:02:33    227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:47 mem=3313.4M
[03/24 00:02:33    227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:47 mem=3313.4M
[03/24 00:02:33    227s] Creating Lib Analyzer, finished. 
[03/24 00:02:33    227s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2570.5M, totSessionCpu=0:03:47 **
[03/24 00:02:33    227s] *** optDesign -postCTS ***
[03/24 00:02:33    227s] DRC Margin: user margin 0.1
[03/24 00:02:33    227s] Hold Target Slack: user slack 0.05
[03/24 00:02:33    227s] Setup Target Slack: user slack 0.05;
[03/24 00:02:33    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3313.4M, EPOCH TIME: 1679630553.811470
[03/24 00:02:33    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:33    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.016, REAL:0.014, MEM:3313.4M, EPOCH TIME: 1679630553.825828
[03/24 00:02:33    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:33    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:33    227s] Deleting Lib Analyzer.
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:33    227s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:33    227s] Summary for sequential cells identification: 
[03/24 00:02:33    227s]   Identified SBFF number: 112
[03/24 00:02:33    227s]   Identified MBFF number: 0
[03/24 00:02:33    227s]   Identified SB Latch number: 0
[03/24 00:02:33    227s]   Identified MB Latch number: 0
[03/24 00:02:33    227s]   Not identified SBFF number: 8
[03/24 00:02:33    227s]   Not identified MBFF number: 0
[03/24 00:02:33    227s]   Not identified SB Latch number: 0
[03/24 00:02:33    227s]   Not identified MB Latch number: 0
[03/24 00:02:33    227s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:33    227s]  Visiting view : setupAnalysis
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:33    227s]  Visiting view : holdAnalysis
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:33    227s] TLC MultiMap info (StdDelay):
[03/24 00:02:33    227s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:33    227s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:33    227s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:33    227s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:33    227s]  Setting StdDelay to: 22.7ps
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:33    227s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3313.4M, EPOCH TIME: 1679630553.849187
[03/24 00:02:33    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] All LLGs are deleted
[03/24 00:02:33    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:33    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3313.4M, EPOCH TIME: 1679630553.849425
[03/24 00:02:33    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3313.4M, EPOCH TIME: 1679630553.849533
[03/24 00:02:33    227s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3307.4M, EPOCH TIME: 1679630553.850499
[03/24 00:02:33    227s] Start to check current routing status for nets...
[03/24 00:02:33    227s] All nets are already routed correctly.
[03/24 00:02:33    227s] End to check current routing status for nets (mem=3307.4M)
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] Creating Lib Analyzer ...
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:33    227s] Summary for sequential cells identification: 
[03/24 00:02:33    227s]   Identified SBFF number: 112
[03/24 00:02:33    227s]   Identified MBFF number: 0
[03/24 00:02:33    227s]   Identified SB Latch number: 0
[03/24 00:02:33    227s]   Identified MB Latch number: 0
[03/24 00:02:33    227s]   Not identified SBFF number: 8
[03/24 00:02:33    227s]   Not identified MBFF number: 0
[03/24 00:02:33    227s]   Not identified SB Latch number: 0
[03/24 00:02:33    227s]   Not identified MB Latch number: 0
[03/24 00:02:33    227s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:33    227s]  Visiting view : setupAnalysis
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:33    227s]  Visiting view : holdAnalysis
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:33    227s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:33    227s] TLC MultiMap info (StdDelay):
[03/24 00:02:33    227s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:33    227s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:33    227s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:33    227s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:33    227s]  Setting StdDelay to: 22.7ps
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:33    227s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:33    227s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:33    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:33    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:02:33    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:33    227s] 
[03/24 00:02:33    227s] {RT rc-typ 0 4 4 0}
[03/24 00:02:34    227s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=3315.4M
[03/24 00:02:34    227s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=3315.4M
[03/24 00:02:34    227s] Creating Lib Analyzer, finished. 
[03/24 00:02:34    227s] #optDebug: Start CG creation (mem=3344.1M)
[03/24 00:02:34    227s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/24 00:02:34    227s] (cpu=0:00:00.0, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgPrt (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgEgp (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgPbk (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgNrb(cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgObs (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgCon (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s]  ...processing cgPdm (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3414.4M)
[03/24 00:02:34    227s] Compute RC Scale Done ...
[03/24 00:02:34    227s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:03:47.9/0:18:33.5 (0.2), mem = 3404.8M
[03/24 00:02:34    227s] 
[03/24 00:02:34    227s] =============================================================================================
[03/24 00:02:34    227s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.14-s109_1
[03/24 00:02:34    227s] =============================================================================================
[03/24 00:02:34    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:34    227s] ---------------------------------------------------------------------------------------------
[03/24 00:02:34    227s] [ CellServerInit         ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:34    227s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  83.3 % )     0:00:01.3 /  0:00:01.4    1.0
[03/24 00:02:34    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:34    227s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:02:34    227s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:34    227s] [ MISC                   ]          0:00:00.2  (  11.3 % )     0:00:00.2 /  0:00:00.2    1.2
[03/24 00:02:34    227s] ---------------------------------------------------------------------------------------------
[03/24 00:02:34    227s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.7    1.0
[03/24 00:02:34    227s] ---------------------------------------------------------------------------------------------
[03/24 00:02:34    227s] 
[03/24 00:02:34    227s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:02:34    227s] ### Creating PhyDesignMc. totSessionCpu=0:03:48 mem=3404.8M
[03/24 00:02:34    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:3404.8M, EPOCH TIME: 1679630554.594637
[03/24 00:02:34    227s] Processing tracks to init pin-track alignment.
[03/24 00:02:34    227s] z: 2, totalTracks: 1
[03/24 00:02:34    227s] z: 4, totalTracks: 1
[03/24 00:02:34    227s] z: 6, totalTracks: 1
[03/24 00:02:34    227s] z: 8, totalTracks: 1
[03/24 00:02:34    227s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:34    227s] All LLGs are deleted
[03/24 00:02:34    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3404.8M, EPOCH TIME: 1679630554.597494
[03/24 00:02:34    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3404.8M, EPOCH TIME: 1679630554.597713
[03/24 00:02:34    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3404.8M, EPOCH TIME: 1679630554.598216
[03/24 00:02:34    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3468.8M, EPOCH TIME: 1679630554.600184
[03/24 00:02:34    227s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:34    227s] Core basic site is IBM13SITE
[03/24 00:02:34    227s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3468.8M, EPOCH TIME: 1679630554.608289
[03/24 00:02:34    227s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:02:34    227s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:02:34    227s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3500.8M, EPOCH TIME: 1679630554.612318
[03/24 00:02:34    227s] Fast DP-INIT is on for default
[03/24 00:02:34    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:02:34    227s] Atter site array init, number of instance map data is 0.
[03/24 00:02:34    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.014, MEM:3500.8M, EPOCH TIME: 1679630554.614175
[03/24 00:02:34    227s] 
[03/24 00:02:34    227s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:34    227s] 
[03/24 00:02:34    227s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:02:34    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.018, MEM:3404.8M, EPOCH TIME: 1679630554.616211
[03/24 00:02:34    227s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3404.8M, EPOCH TIME: 1679630554.616372
[03/24 00:02:34    227s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.005, MEM:3404.8M, EPOCH TIME: 1679630554.621004
[03/24 00:02:34    227s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3404.8MB).
[03/24 00:02:34    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.027, MEM:3404.8M, EPOCH TIME: 1679630554.621801
[03/24 00:02:34    227s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:02:34    227s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:48 mem=3404.8M
[03/24 00:02:34    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3404.8M, EPOCH TIME: 1679630554.626694
[03/24 00:02:34    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:34    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:34    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.009, REAL:0.005, MEM:3345.8M, EPOCH TIME: 1679630554.632018
[03/24 00:02:34    227s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:02:34    227s] GigaOpt Hold Optimizer is used
[03/24 00:02:34    227s] Deleting Lib Analyzer.
[03/24 00:02:34    227s] End AAE Lib Interpolated Model. (MEM=3343.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:34    227s] 
[03/24 00:02:34    227s] Creating Lib Analyzer ...
[03/24 00:02:34    227s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:34    227s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:34    227s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:34    227s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:02:34    227s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:34    227s] 
[03/24 00:02:34    227s] {RT rc-typ 0 4 4 0}
[03/24 00:02:35    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:49 mem=3345.8M
[03/24 00:02:35    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:49 mem=3345.8M
[03/24 00:02:35    228s] Creating Lib Analyzer, finished. 
[03/24 00:02:35    228s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:49 mem=3345.8M ***
[03/24 00:02:35    228s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:48.6/0:18:34.2 (0.2), mem = 3345.8M
[03/24 00:02:35    228s] Effort level <high> specified for reg2reg path_group
[03/24 00:02:35    228s] Saving timing graph ...
[03/24 00:02:35    229s] Done save timing graph
[03/24 00:02:35    229s] 
[03/24 00:02:35    229s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:35    229s] Deleting Lib Analyzer.
[03/24 00:02:35    229s] 
[03/24 00:02:35    229s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:35    229s] Starting delay calculation for Hold views
[03/24 00:02:35    229s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:35    229s] #################################################################################
[03/24 00:02:35    229s] # Design Stage: PreRoute
[03/24 00:02:35    229s] # Design Name: PE_top
[03/24 00:02:35    229s] # Design Mode: 130nm
[03/24 00:02:35    229s] # Analysis Mode: MMMC OCV 
[03/24 00:02:35    229s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:35    229s] # Signoff Settings: SI Off 
[03/24 00:02:35    229s] #################################################################################
[03/24 00:02:35    229s] Topological Sorting (REAL = 0:00:00.0, MEM = 3517.8M, InitMEM = 3517.8M)
[03/24 00:02:35    229s] Calculate late delays in OCV mode...
[03/24 00:02:35    229s] Calculate early delays in OCV mode...
[03/24 00:02:35    229s] Start delay calculation (fullDC) (6 T). (MEM=3517.79)
[03/24 00:02:35    229s] End AAE Lib Interpolated Model. (MEM=3537.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:35    229s] Total number of fetched objects 2683
[03/24 00:02:35    229s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:35    229s] End delay calculation. (MEM=3605.82 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:35    229s] End delay calculation (fullDC). (MEM=3605.82 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:02:35    229s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3605.8M) ***
[03/24 00:02:36    230s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:50 mem=3613.8M)
[03/24 00:02:36    230s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:36    230s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] Active hold views:
[03/24 00:02:36    230s]  holdAnalysis
[03/24 00:02:36    230s]   Dominating endpoints: 0
[03/24 00:02:36    230s]   Dominating TNS: -0.000
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] Done building cte hold timing graph (fixHold) cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:03:50 mem=3644.3M ***
[03/24 00:02:36    230s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:03:50 mem=3644.3M ***
[03/24 00:02:36    230s] Restoring timing graph ...
[03/24 00:02:36    230s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:02:36    230s] Done restore timing graph
[03/24 00:02:36    230s] Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:03:51 mem=3636.3M ***
[03/24 00:02:36    230s] *info: category slack lower bound [L 0.0] default
[03/24 00:02:36    230s] *info: category slack lower bound [H 0.0] reg2reg 
[03/24 00:02:36    230s] --------------------------------------------------- 
[03/24 00:02:36    230s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/24 00:02:36    230s] --------------------------------------------------- 
[03/24 00:02:36    230s]          WNS    reg2regWNS
[03/24 00:02:36    230s]     0.001 ns      0.009 ns
[03/24 00:02:36    230s] --------------------------------------------------- 
[03/24 00:02:36    230s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:36    230s] Summary for sequential cells identification: 
[03/24 00:02:36    230s]   Identified SBFF number: 112
[03/24 00:02:36    230s]   Identified MBFF number: 0
[03/24 00:02:36    230s]   Identified SB Latch number: 0
[03/24 00:02:36    230s]   Identified MB Latch number: 0
[03/24 00:02:36    230s]   Not identified SBFF number: 8
[03/24 00:02:36    230s]   Not identified MBFF number: 0
[03/24 00:02:36    230s]   Not identified SB Latch number: 0
[03/24 00:02:36    230s]   Not identified MB Latch number: 0
[03/24 00:02:36    230s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:36    230s]  Visiting view : setupAnalysis
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:36    230s]  Visiting view : holdAnalysis
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:36    230s] TLC MultiMap info (StdDelay):
[03/24 00:02:36    230s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:36    230s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:36    230s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:36    230s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:36    230s]  Setting StdDelay to: 22.7ps
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] Creating Lib Analyzer ...
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:36    230s] Summary for sequential cells identification: 
[03/24 00:02:36    230s]   Identified SBFF number: 112
[03/24 00:02:36    230s]   Identified MBFF number: 0
[03/24 00:02:36    230s]   Identified SB Latch number: 0
[03/24 00:02:36    230s]   Identified MB Latch number: 0
[03/24 00:02:36    230s]   Not identified SBFF number: 8
[03/24 00:02:36    230s]   Not identified MBFF number: 0
[03/24 00:02:36    230s]   Not identified SB Latch number: 0
[03/24 00:02:36    230s]   Not identified MB Latch number: 0
[03/24 00:02:36    230s]   Number of sequential cells which are not FFs: 34
[03/24 00:02:36    230s]  Visiting view : setupAnalysis
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:36    230s]  Visiting view : holdAnalysis
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:36    230s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:36    230s] TLC MultiMap info (StdDelay):
[03/24 00:02:36    230s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:36    230s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:36    230s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:36    230s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:36    230s]  Setting StdDelay to: 22.7ps
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:36    230s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:02:36    230s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:02:36    230s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:02:36    230s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:02:36    230s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:02:36    230s] 
[03/24 00:02:36    230s] {RT rc-typ 0 4 4 0}
[03/24 00:02:37    231s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:52 mem=3645.8M
[03/24 00:02:37    231s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:52 mem=3645.8M
[03/24 00:02:37    231s] Creating Lib Analyzer, finished. 
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/24 00:02:37    231s] *Info: worst delay setup view: setupAnalysis
[03/24 00:02:37    231s] Footprint list for hold buffering (delay unit: ps)
[03/24 00:02:37    231s] =================================================================
[03/24 00:02:37    231s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/24 00:02:37    231s] ------------------------------------------------------------------
[03/24 00:02:37    231s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/24 00:02:37    231s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/24 00:02:37    231s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/24 00:02:37    231s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/24 00:02:37    231s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/24 00:02:37    231s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/24 00:02:37    231s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/24 00:02:37    231s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/24 00:02:37    231s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/24 00:02:37    231s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/24 00:02:37    231s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/24 00:02:37    231s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/24 00:02:37    231s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/24 00:02:37    231s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/24 00:02:37    231s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/24 00:02:37    231s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/24 00:02:37    231s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/24 00:02:37    231s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/24 00:02:37    231s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/24 00:02:37    231s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/24 00:02:37    231s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/24 00:02:37    231s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/24 00:02:37    231s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/24 00:02:37    231s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/24 00:02:37    231s] =================================================================
[03/24 00:02:37    231s] Hold Timer stdDelay = 22.7ps
[03/24 00:02:37    231s]  Visiting view : holdAnalysis
[03/24 00:02:37    231s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:02:37    231s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:02:37    231s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/24 00:02:37    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3645.8M, EPOCH TIME: 1679630557.407800
[03/24 00:02:37    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:37    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.020, MEM:3645.8M, EPOCH TIME: 1679630557.427516
[03/24 00:02:37    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:37    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.059  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.196  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3644.3M, EPOCH TIME: 1679630557.486861
[03/24 00:02:37    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:37    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.014, MEM:3645.8M, EPOCH TIME: 1679630557.501303
[03/24 00:02:37    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:37    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] Density: 30.511%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 2618.1M, totSessionCpu=0:03:52 **
[03/24 00:02:37    231s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.1/0:00:02.2 (1.4), totSession cpu/real = 0:03:51.7/0:18:36.4 (0.2), mem = 3343.8M
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] =============================================================================================
[03/24 00:02:37    231s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.14-s109_1
[03/24 00:02:37    231s] =============================================================================================
[03/24 00:02:37    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:37    231s] ---------------------------------------------------------------------------------------------
[03/24 00:02:37    231s] [ ViewPruning            ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.1    1.9
[03/24 00:02:37    231s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.3
[03/24 00:02:37    231s] [ DrvReport              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.1    2.0
[03/24 00:02:37    231s] [ SlackTraversorInit     ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:02:37    231s] [ CellServerInit         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:02:37    231s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  27.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:02:37    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:37    231s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:37    231s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:37    231s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[03/24 00:02:37    231s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.4
[03/24 00:02:37    231s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:37    231s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:02:37    231s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:37    231s] [ TimingUpdate           ]     10   0:00:00.2  (   8.7 % )     0:00:00.3 /  0:00:00.9    2.7
[03/24 00:02:37    231s] [ FullDelayCalc          ]      2   0:00:00.1  (   6.1 % )     0:00:00.1 /  0:00:00.5    3.5
[03/24 00:02:37    231s] [ TimingReport           ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    2.0
[03/24 00:02:37    231s] [ SaveTimingGraph        ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.3    1.2
[03/24 00:02:37    231s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/24 00:02:37    231s] [ MISC                   ]          0:00:00.5  (  24.4 % )     0:00:00.5 /  0:00:00.6    1.2
[03/24 00:02:37    231s] ---------------------------------------------------------------------------------------------
[03/24 00:02:37    231s]  BuildHoldData #1 TOTAL             0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:03.1    1.4
[03/24 00:02:37    231s] ---------------------------------------------------------------------------------------------
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:51.7/0:18:36.4 (0.2), mem = 3343.8M
[03/24 00:02:37    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.22
[03/24 00:02:37    231s] {MMLU 0 18 2683}
[03/24 00:02:37    231s] ### Creating LA Mngr. totSessionCpu=0:03:52 mem=3343.8M
[03/24 00:02:37    231s] ### Creating LA Mngr, finished. totSessionCpu=0:03:52 mem=3343.8M
[03/24 00:02:37    231s] HoldSingleBuffer minRootGain=0.000
[03/24 00:02:37    231s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 3600 dbu)
[03/24 00:02:37    231s] HoldSingleBuffer minRootGain=0.000
[03/24 00:02:37    231s] HoldSingleBuffer minRootGain=0.000
[03/24 00:02:37    231s] HoldSingleBuffer minRootGain=0.000
[03/24 00:02:37    231s] *info: Run optDesign holdfix with 6 threads.
[03/24 00:02:37    231s] Info: 18 nets with fixed/cover wires excluded.
[03/24 00:02:37    231s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:02:37    231s] --------------------------------------------------- 
[03/24 00:02:37    231s]    Hold Timing Summary  - Initial 
[03/24 00:02:37    231s] --------------------------------------------------- 
[03/24 00:02:37    231s]  Target slack:       0.0500 ns
[03/24 00:02:37    231s]  View: holdAnalysis 
[03/24 00:02:37    231s]    WNS:       0.0921  >>>  WNS:       0.0421 with TargetSlack
[03/24 00:02:37    231s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/24 00:02:37    231s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/24 00:02:37    231s]    Worst hold path end point: buff_mult_arr0/genblk1_0__buffer_mult0/clk_r_REG653_S1/D
[03/24 00:02:37    231s] --------------------------------------------------- 
[03/24 00:02:37    231s] *** Hold timing is met. Hold fixing is not needed 
[03/24 00:02:37    231s] **INFO: total 1 insts, 1 nets marked don't touch
[03/24 00:02:37    231s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[03/24 00:02:37    231s] **INFO: total 1 insts, 1 nets unmarked don't touch

[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] Capturing REF for hold ...
[03/24 00:02:37    231s]    Hold Timing Snapshot: (REF)
[03/24 00:02:37    231s]              All PG WNS: 0.000
[03/24 00:02:37    231s]              All PG TNS: 0.000
[03/24 00:02:37    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.22
[03/24 00:02:37    231s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:03:51.7/0:18:36.5 (0.2), mem = 3476.9M
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] =============================================================================================
[03/24 00:02:37    231s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.14-s109_1
[03/24 00:02:37    231s] =============================================================================================
[03/24 00:02:37    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:37    231s] ---------------------------------------------------------------------------------------------
[03/24 00:02:37    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:37    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:02:37    231s] [ MISC                   ]          0:00:00.0  (  98.9 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:37    231s] ---------------------------------------------------------------------------------------------
[03/24 00:02:37    231s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:37    231s] ---------------------------------------------------------------------------------------------
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:02:37    231s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] Active setup views:
[03/24 00:02:37    231s]  setupAnalysis
[03/24 00:02:37    231s]   Dominating endpoints: 0
[03/24 00:02:37    231s]   Dominating TNS: -0.000
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:37    231s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:37    231s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3477.45 MB )
[03/24 00:02:37    231s] (I)      ================== Layers ==================
[03/24 00:02:37    231s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:37    231s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:02:37    231s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:37    231s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:02:37    231s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:02:37    231s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:37    231s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:02:37    231s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:02:37    231s] (I)      Started Import and model ( Curr Mem: 3477.45 MB )
[03/24 00:02:37    231s] (I)      Default pattern map key = PE_top_default.
[03/24 00:02:37    231s] (I)      == Non-default Options ==
[03/24 00:02:37    231s] (I)      Build term to term wires                           : false
[03/24 00:02:37    231s] (I)      Maximum routing layer                              : 4
[03/24 00:02:37    231s] (I)      Number of threads                                  : 6
[03/24 00:02:37    231s] (I)      Method to set GCell size                           : row
[03/24 00:02:37    231s] (I)      Counted 3560 PG shapes. We will not process PG shapes layer by layer.
[03/24 00:02:37    231s] (I)      Use row-based GCell size
[03/24 00:02:37    231s] (I)      Use row-based GCell align
[03/24 00:02:37    231s] (I)      layer 0 area = 89000
[03/24 00:02:37    231s] (I)      layer 1 area = 120000
[03/24 00:02:37    231s] (I)      layer 2 area = 120000
[03/24 00:02:37    231s] (I)      layer 3 area = 120000
[03/24 00:02:37    231s] (I)      GCell unit size   : 3600
[03/24 00:02:37    231s] (I)      GCell multiplier  : 1
[03/24 00:02:37    231s] (I)      GCell row height  : 3600
[03/24 00:02:37    231s] (I)      Actual row height : 3600
[03/24 00:02:37    231s] (I)      GCell align ref   : 7000 7000
[03/24 00:02:37    231s] [NR-eGR] Track table information for default rule: 
[03/24 00:02:37    231s] [NR-eGR] M1 has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] M2 has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] M3 has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] M4 has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] M5 has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] M6 has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] MQ has single uniform track structure
[03/24 00:02:37    231s] [NR-eGR] LM has single uniform track structure
[03/24 00:02:37    231s] (I)      ============== Default via ===============
[03/24 00:02:37    231s] (I)      +---+------------------+-----------------+
[03/24 00:02:37    231s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[03/24 00:02:37    231s] (I)      +---+------------------+-----------------+
[03/24 00:02:37    231s] (I)      | 1 |    2  V1_V       |   21  V1_2CUT_N |
[03/24 00:02:37    231s] (I)      | 2 |    3  V2_H       |   23  V2_2CUT_E |
[03/24 00:02:37    231s] (I)      | 3 |    4  V3_H       |   27  V3_2CUT_E |
[03/24 00:02:37    231s] (I)      | 4 |    5  V4_H       |   31  V4_2CUT_E |
[03/24 00:02:37    231s] (I)      | 5 |    6  V5_H       |   37  V5_2CUT_N |
[03/24 00:02:37    231s] (I)      | 6 |    7  VL_H       |   41  VL_2CUT_N |
[03/24 00:02:37    231s] (I)      | 7 |    8  VQ_H       |   45  VQ_2CUT_N |
[03/24 00:02:37    231s] (I)      +---+------------------+-----------------+
[03/24 00:02:37    231s] [NR-eGR] Read 5504 PG shapes
[03/24 00:02:37    231s] [NR-eGR] Read 0 clock shapes
[03/24 00:02:37    231s] [NR-eGR] Read 0 other shapes
[03/24 00:02:37    231s] [NR-eGR] #Routing Blockages  : 0
[03/24 00:02:37    231s] [NR-eGR] #Instance Blockages : 0
[03/24 00:02:37    231s] [NR-eGR] #PG Blockages       : 5504
[03/24 00:02:37    231s] [NR-eGR] #Halo Blockages     : 0
[03/24 00:02:37    231s] [NR-eGR] #Boundary Blockages : 0
[03/24 00:02:37    231s] [NR-eGR] #Clock Blockages    : 0
[03/24 00:02:37    231s] [NR-eGR] #Other Blockages    : 0
[03/24 00:02:37    231s] (I)      Design has 0 blackboxes considered as all layer blockages.
[03/24 00:02:37    231s] [NR-eGR] Num Prerouted Nets = 18  Num Prerouted Wires = 1844
[03/24 00:02:37    231s] [NR-eGR] Read 2683 nets ( ignored 18 )
[03/24 00:02:37    231s] (I)      early_global_route_priority property id does not exist.
[03/24 00:02:37    231s] (I)      Read Num Blocks=5504  Num Prerouted Wires=1844  Num CS=0
[03/24 00:02:37    231s] (I)      Layer 1 (V) : #blockages 2260 : #preroutes 897
[03/24 00:02:37    231s] (I)      Layer 2 (H) : #blockages 2132 : #preroutes 842
[03/24 00:02:37    231s] (I)      Layer 3 (V) : #blockages 1112 : #preroutes 105
[03/24 00:02:37    231s] (I)      Number of ignored nets                =     18
[03/24 00:02:37    231s] (I)      Number of connected nets              =      0
[03/24 00:02:37    231s] (I)      Number of fixed nets                  =     18.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Number of clock nets                  =     18.  Ignored: No
[03/24 00:02:37    231s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Number of special nets                =      0.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[03/24 00:02:37    231s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/24 00:02:37    231s] (I)      Ndr track 0 does not exist
[03/24 00:02:37    231s] (I)      Ndr track 0 does not exist
[03/24 00:02:37    231s] (I)      ---------------------Grid Graph Info--------------------
[03/24 00:02:37    231s] (I)      Routing area        : (0, 0) - (350000, 350000)
[03/24 00:02:37    231s] (I)      Core area           : (7000, 7000) - (343000, 343000)
[03/24 00:02:37    231s] (I)      Site width          :   400  (dbu)
[03/24 00:02:37    231s] (I)      Row height          :  3600  (dbu)
[03/24 00:02:37    231s] (I)      GCell row height    :  3600  (dbu)
[03/24 00:02:37    231s] (I)      GCell width         :  3600  (dbu)
[03/24 00:02:37    231s] (I)      GCell height        :  3600  (dbu)
[03/24 00:02:37    231s] (I)      Grid                :    97    97     4
[03/24 00:02:37    231s] (I)      Layer numbers       :     1     2     3     4
[03/24 00:02:37    231s] (I)      Vertical capacity   :     0  3600     0  3600
[03/24 00:02:37    231s] (I)      Horizontal capacity :     0     0  3600     0
[03/24 00:02:37    231s] (I)      Default wire width  :   160   200   200   200
[03/24 00:02:37    231s] (I)      Default wire space  :   160   200   200   200
[03/24 00:02:37    231s] (I)      Default wire pitch  :   320   400   400   400
[03/24 00:02:37    231s] (I)      Default pitch size  :   320   400   400   400
[03/24 00:02:37    231s] (I)      First track coord   :   400   400   400   400
[03/24 00:02:37    231s] (I)      Num tracks per GCell: 11.25  9.00  9.00  9.00
[03/24 00:02:37    231s] (I)      Total num of tracks :   874   874   874   874
[03/24 00:02:37    231s] (I)      Num of masks        :     1     1     1     1
[03/24 00:02:37    231s] (I)      Num of trim masks   :     0     0     0     0
[03/24 00:02:37    231s] (I)      --------------------------------------------------------
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s] [NR-eGR] ============ Routing rule table ============
[03/24 00:02:37    231s] [NR-eGR] Rule id: 0  Nets: 2665
[03/24 00:02:37    231s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[03/24 00:02:37    231s] (I)                    Layer    2    3    4 
[03/24 00:02:37    231s] (I)                    Pitch  400  400  400 
[03/24 00:02:37    231s] (I)             #Used tracks    1    1    1 
[03/24 00:02:37    231s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:37    231s] [NR-eGR] Rule id: 1  Nets: 0
[03/24 00:02:37    231s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[03/24 00:02:37    231s] (I)                    Layer    2    3    4 
[03/24 00:02:37    231s] (I)                    Pitch  800  800  800 
[03/24 00:02:37    231s] (I)             #Used tracks    2    2    2 
[03/24 00:02:37    231s] (I)       #Fully used tracks    1    1    1 
[03/24 00:02:37    231s] [NR-eGR] ========================================
[03/24 00:02:37    231s] [NR-eGR] 
[03/24 00:02:37    231s] (I)      =============== Blocked Tracks ===============
[03/24 00:02:37    231s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:37    231s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[03/24 00:02:37    231s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:37    231s] (I)      |     1 |       0 |        0 |         0.00% |
[03/24 00:02:37    231s] (I)      |     2 |   84778 |    14904 |        17.58% |
[03/24 00:02:37    231s] (I)      |     3 |   84778 |     5893 |         6.95% |
[03/24 00:02:37    231s] (I)      |     4 |   84778 |    15168 |        17.89% |
[03/24 00:02:37    231s] (I)      +-------+---------+----------+---------------+
[03/24 00:02:37    231s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3477.45 MB )
[03/24 00:02:37    231s] (I)      Reset routing kernel
[03/24 00:02:37    231s] (I)      Started Global Routing ( Curr Mem: 3477.45 MB )
[03/24 00:02:37    231s] (I)      totalPins=8755  totalGlobalPin=8456 (96.58%)
[03/24 00:02:37    231s] (I)      total 2D Cap : 225280 = (78894 H, 146386 V)
[03/24 00:02:37    231s] [NR-eGR] Layer group 1: route 2665 net(s) in layer range [2, 4]
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] (I)      ============  Phase 1a Route ============
[03/24 00:02:37    231s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/24 00:02:37    231s] (I)      Usage: 17331 = (8244 H, 9087 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.271e+04um V)
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] (I)      ============  Phase 1b Route ============
[03/24 00:02:37    231s] (I)      Usage: 17334 = (8244 H, 9090 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.272e+04um V)
[03/24 00:02:37    231s] (I)      Overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.240240e+04um
[03/24 00:02:37    231s] (I)      Congestion metric : 0.02%H 0.00%V, 0.02%HV
[03/24 00:02:37    231s] (I)      Congestion threshold : each 60.00, sum 90.00
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] (I)      ============  Phase 1c Route ============
[03/24 00:02:37    231s] (I)      Level2 Grid: 20 x 20
[03/24 00:02:37    231s] (I)      Usage: 17334 = (8244 H, 9090 V) = (10.45% H, 6.21% V) = (2.968e+04um H, 3.272e+04um V)
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] (I)      ============  Phase 1d Route ============
[03/24 00:02:37    231s] (I)      Usage: 17337 = (8246 H, 9091 V) = (10.45% H, 6.21% V) = (2.969e+04um H, 3.273e+04um V)
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] (I)      ============  Phase 1e Route ============
[03/24 00:02:37    231s] (I)      Usage: 17337 = (8246 H, 9091 V) = (10.45% H, 6.21% V) = (2.969e+04um H, 3.273e+04um V)
[03/24 00:02:37    231s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.241320e+04um
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] (I)      ============  Phase 1l Route ============
[03/24 00:02:37    231s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[03/24 00:02:37    231s] (I)      Layer  2:      77197     11773         0           0       83808    ( 0.00%) 
[03/24 00:02:37    231s] (I)      Layer  3:      78897     11135         0           0       83808    ( 0.00%) 
[03/24 00:02:37    231s] (I)      Layer  4:      68787      2966         0           0       83808    ( 0.00%) 
[03/24 00:02:37    231s] (I)      Total:        224881     25874         0           0      251424    ( 0.00%) 
[03/24 00:02:37    231s] (I)      
[03/24 00:02:37    231s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/24 00:02:37    231s] [NR-eGR]                        OverCon            
[03/24 00:02:37    231s] [NR-eGR]                         #Gcell     %Gcell
[03/24 00:02:37    231s] [NR-eGR]        Layer             (1-0)    OverCon
[03/24 00:02:37    231s] [NR-eGR] ----------------------------------------------
[03/24 00:02:37    231s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:37    231s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:37    231s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:37    231s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[03/24 00:02:37    231s] [NR-eGR] ----------------------------------------------
[03/24 00:02:37    231s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[03/24 00:02:37    231s] [NR-eGR] 
[03/24 00:02:37    231s] (I)      Finished Global Routing ( CPU: 0.08 sec, Real: 0.04 sec, Curr Mem: 3478.93 MB )
[03/24 00:02:37    231s] (I)      total 2D Cap : 227379 = (80214 H, 147165 V)
[03/24 00:02:37    231s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[03/24 00:02:37    231s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.08 sec, Curr Mem: 3478.93 MB )
[03/24 00:02:37    231s] (I)      ======================================= Runtime Summary =======================================
[03/24 00:02:37    231s] (I)       Step                                              %      Start     Finish      Real       CPU 
[03/24 00:02:37    231s] (I)      -----------------------------------------------------------------------------------------------
[03/24 00:02:37    231s] (I)       Early Global Route kernel                   100.00%  68.53 sec  68.61 sec  0.08 sec  0.12 sec 
[03/24 00:02:37    231s] (I)       +-Import and model                           37.80%  68.54 sec  68.57 sec  0.03 sec  0.03 sec 
[03/24 00:02:37    231s] (I)       | +-Create place DB                           9.69%  68.54 sec  68.55 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | +-Import place data                       9.49%  68.54 sec  68.55 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read instances and placement          2.74%  68.54 sec  68.54 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read nets                             6.26%  68.54 sec  68.55 sec  0.01 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | +-Create route DB                          17.80%  68.55 sec  68.56 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | +-Import route data (6T)                 17.19%  68.55 sec  68.56 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read blockages ( Layer 2-4 )          3.06%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read routing blockages              0.03%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read instance blockages             0.58%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read PG blockages                   0.65%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read clock blockages                0.06%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read other blockages                0.07%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read halo blockages                 0.04%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Read boundary cut boxes             0.00%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read blackboxes                       0.06%  68.55 sec  68.55 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read prerouted                        1.80%  68.55 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read unlegalized nets                 0.31%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Read nets                             0.88%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Set up via pillars                    0.02%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Initialize 3D grid graph              0.13%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Model blockage capacity               4.15%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Initialize 3D capacity              3.74%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | +-Read aux data                             0.00%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | +-Others data preparation                   0.23%  68.56 sec  68.56 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | +-Create route kernel                       8.66%  68.56 sec  68.57 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       +-Global Routing                             52.07%  68.57 sec  68.61 sec  0.04 sec  0.08 sec 
[03/24 00:02:37    231s] (I)       | +-Initialization                            1.04%  68.57 sec  68.57 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | +-Net group 1                              47.61%  68.57 sec  68.61 sec  0.04 sec  0.07 sec 
[03/24 00:02:37    231s] (I)       | | +-Generate topology (6T)                  3.33%  68.57 sec  68.57 sec  0.00 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | +-Phase 1a                                9.37%  68.58 sec  68.58 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | | +-Pattern routing (6T)                  6.41%  68.58 sec  68.58 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.02%  68.58 sec  68.58 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Add via demand to 2D                  1.08%  68.58 sec  68.58 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | +-Phase 1b                                3.84%  68.58 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Monotonic routing (6T)                3.24%  68.58 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | +-Phase 1c                                1.71%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Two level Routing                     1.44%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Two Level Routing (Regular)         0.52%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | | +-Two Level Routing (Strong)          0.36%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | +-Phase 1d                                6.89%  68.59 sec  68.59 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | | +-Detoured routing (6T)                 6.54%  68.59 sec  68.59 sec  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)       | | +-Phase 1e                                0.57%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | | +-Route legalization                    0.01%  68.59 sec  68.59 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | | +-Phase 1l                               18.27%  68.59 sec  68.61 sec  0.01 sec  0.04 sec 
[03/24 00:02:37    231s] (I)       | | | +-Layer assignment (6T)                16.73%  68.60 sec  68.61 sec  0.01 sec  0.04 sec 
[03/24 00:02:37    231s] (I)       | +-Clean cong LA                             0.00%  68.61 sec  68.61 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       +-Export 3D cong map                          1.58%  68.61 sec  68.61 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)       | +-Export 2D cong map                        0.28%  68.61 sec  68.61 sec  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)      ======================= Summary by functions ========================
[03/24 00:02:37    231s] (I)       Lv  Step                                      %      Real       CPU 
[03/24 00:02:37    231s] (I)      ---------------------------------------------------------------------
[03/24 00:02:37    231s] (I)        0  Early Global Route kernel           100.00%  0.08 sec  0.12 sec 
[03/24 00:02:37    231s] (I)        1  Global Routing                       52.07%  0.04 sec  0.08 sec 
[03/24 00:02:37    231s] (I)        1  Import and model                     37.80%  0.03 sec  0.03 sec 
[03/24 00:02:37    231s] (I)        1  Export 3D cong map                    1.58%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        2  Net group 1                          47.61%  0.04 sec  0.07 sec 
[03/24 00:02:37    231s] (I)        2  Create route DB                      17.80%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        2  Create place DB                       9.69%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        2  Create route kernel                   8.66%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        2  Initialization                        1.04%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        2  Export 2D cong map                    0.28%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        2  Others data preparation               0.23%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        3  Phase 1l                             18.27%  0.01 sec  0.04 sec 
[03/24 00:02:37    231s] (I)        3  Import route data (6T)               17.19%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        3  Import place data                     9.49%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        3  Phase 1a                              9.37%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        3  Phase 1d                              6.89%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        3  Phase 1b                              3.84%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        3  Generate topology (6T)                3.33%  0.00 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        3  Phase 1c                              1.71%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        3  Phase 1e                              0.57%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Layer assignment (6T)                16.73%  0.01 sec  0.04 sec 
[03/24 00:02:37    231s] (I)        4  Read nets                             7.14%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        4  Detoured routing (6T)                 6.54%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        4  Pattern routing (6T)                  6.41%  0.01 sec  0.01 sec 
[03/24 00:02:37    231s] (I)        4  Model blockage capacity               4.15%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Monotonic routing (6T)                3.24%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Read blockages ( Layer 2-4 )          3.06%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Read instances and placement          2.74%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Read prerouted                        1.80%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Two level Routing                     1.44%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Add via demand to 2D                  1.08%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Pattern Routing Avoiding Blockages    1.02%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Read unlegalized nets                 0.31%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Initialize 3D grid graph              0.13%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Read blackboxes                       0.06%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Initialize 3D capacity                3.74%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read PG blockages                     0.65%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read instance blockages               0.58%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Two Level Routing (Regular)           0.52%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Two Level Routing (Strong)            0.36%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read other blockages                  0.07%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read halo blockages                   0.04%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read routing blockages                0.03%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[03/24 00:02:37    231s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:37    231s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:37    231s] OPERPROF: Starting HotSpotCal at level 1, MEM:3478.9M, EPOCH TIME: 1679630557.693200
[03/24 00:02:37    231s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:37    231s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:37    231s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:37    231s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:37    231s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:37    231s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:37    231s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:37    231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.006, REAL:0.005, MEM:3478.9M, EPOCH TIME: 1679630557.698638
[03/24 00:02:37    231s] [hotspot] Hotspot report including placement blocked areas
[03/24 00:02:37    231s] OPERPROF: Starting HotSpotCal at level 1, MEM:3478.9M, EPOCH TIME: 1679630557.698976
[03/24 00:02:37    231s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:37    231s] [hotspot] |            |   max hotspot | total hotspot |
[03/24 00:02:37    231s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:37    231s] [hotspot] | normalized |          0.00 |          0.00 |
[03/24 00:02:37    231s] [hotspot] +------------+---------------+---------------+
[03/24 00:02:37    231s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:37    231s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:37    231s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:3478.9M, EPOCH TIME: 1679630557.703276
[03/24 00:02:37    231s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
[03/24 00:02:37    231s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2625.0M, totSessionCpu=0:03:52 **
[03/24 00:02:37    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3346.9M, EPOCH TIME: 1679630557.712488
[03/24 00:02:37    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] 
[03/24 00:02:37    231s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:37    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:3346.9M, EPOCH TIME: 1679630557.728214
[03/24 00:02:37    231s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:37    231s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:37    231s] Saving timing graph ...
[03/24 00:02:38    232s] Done save timing graph
[03/24 00:02:38    232s] 
[03/24 00:02:38    232s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:02:38    232s] 
[03/24 00:02:38    232s] TimeStamp Deleting Cell Server End ...
[03/24 00:02:38    232s] Starting delay calculation for Hold views
[03/24 00:02:38    232s] AAE_INFO: opIsDesignInPostRouteState() is 0
[03/24 00:02:38    232s] #################################################################################
[03/24 00:02:38    232s] # Design Stage: PreRoute
[03/24 00:02:38    232s] # Design Name: PE_top
[03/24 00:02:38    232s] # Design Mode: 130nm
[03/24 00:02:38    232s] # Analysis Mode: MMMC OCV 
[03/24 00:02:38    232s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:02:38    232s] # Signoff Settings: SI Off 
[03/24 00:02:38    232s] #################################################################################
[03/24 00:02:38    232s] Topological Sorting (REAL = 0:00:00.0, MEM = 3532.9M, InitMEM = 3532.9M)
[03/24 00:02:38    232s] Calculate late delays in OCV mode...
[03/24 00:02:38    232s] Calculate early delays in OCV mode...
[03/24 00:02:38    232s] Start delay calculation (fullDC) (6 T). (MEM=3532.86)
[03/24 00:02:38    232s] End AAE Lib Interpolated Model. (MEM=3552.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:38    233s] Total number of fetched objects 2683
[03/24 00:02:38    233s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:38    233s] End delay calculation. (MEM=3596.9 CPU=0:00:00.4 REAL=0:00:00.0)
[03/24 00:02:38    233s] End delay calculation (fullDC). (MEM=3596.9 CPU=0:00:00.5 REAL=0:00:00.0)
[03/24 00:02:38    233s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 3596.9M) ***
[03/24 00:02:38    233s] *** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:03:53 mem=3604.9M)
[03/24 00:02:38    233s] Restoring timing graph ...
[03/24 00:02:39    234s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:02:39    234s] Done restore timing graph
[03/24 00:02:41    234s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.059  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.196  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:02:41    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3363.9M, EPOCH TIME: 1679630561.478913
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:41    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3365.4M, EPOCH TIME: 1679630561.501281
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] Density: 30.511%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3365.4M, EPOCH TIME: 1679630561.509725
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:41    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:3365.4M, EPOCH TIME: 1679630561.532440
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3365.4M, EPOCH TIME: 1679630561.540350
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:41    234s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.023, MEM:3365.4M, EPOCH TIME: 1679630561.563403
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] *** Final Summary (holdfix) CPU=0:00:02.6, REAL=0:00:04.0, MEM=3365.4M
[03/24 00:02:41    234s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2638.5M, totSessionCpu=0:03:55 **
[03/24 00:02:41    234s] *** Finished optDesign ***
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:08.2 real=0:00:08.5)
[03/24 00:02:41    234s] Info: Destroy the CCOpt slew target map.
[03/24 00:02:41    234s] clean pInstBBox. size 0
[03/24 00:02:41    234s] All LLGs are deleted
[03/24 00:02:41    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:41    234s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3357.4M, EPOCH TIME: 1679630561.654030
[03/24 00:02:41    234s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3357.4M, EPOCH TIME: 1679630561.654158
[03/24 00:02:41    234s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:02:41    234s] *** optDesign #2 [finish] : cpu/real = 0:00:08.4/0:00:08.7 (1.0), totSession cpu/real = 0:03:54.6/0:18:40.6 (0.2), mem = 3357.4M
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] =============================================================================================
[03/24 00:02:41    234s]  Final TAT Report : optDesign #2                                                21.14-s109_1
[03/24 00:02:41    234s] =============================================================================================
[03/24 00:02:41    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] [ InitOpt                ]      1   0:00:01.6  (  18.4 % )     0:00:01.6 /  0:00:01.7    1.0
[03/24 00:02:41    234s] [ HoldOpt                ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:02:41    234s] [ ViewPruning            ]      8   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:02:41    234s] [ BuildHoldData          ]      1   0:00:01.7  (  19.4 % )     0:00:02.2 /  0:00:03.1    1.4
[03/24 00:02:41    234s] [ OptSummaryReport       ]      2   0:00:01.1  (  13.0 % )     0:00:04.0 /  0:00:02.8    0.7
[03/24 00:02:41    234s] [ DrvReport              ]      2   0:00:02.1  (  24.0 % )     0:00:02.1 /  0:00:00.2    0.1
[03/24 00:02:41    234s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:02:41    234s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.3
[03/24 00:02:41    234s] [ TimingUpdate           ]     16   0:00:00.3  (   3.8 % )     0:00:00.6 /  0:00:01.6    2.6
[03/24 00:02:41    234s] [ FullDelayCalc          ]      4   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:01.0    3.2
[03/24 00:02:41    234s] [ TimingReport           ]      4   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.2    2.0
[03/24 00:02:41    234s] [ GenerateReports        ]      2   0:00:00.4  (   4.6 % )     0:00:00.4 /  0:00:00.4    0.9
[03/24 00:02:41    234s] [ MISC                   ]          0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------
[03/24 00:02:41    234s]  optDesign #2 TOTAL                 0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.4    1.0
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/24 00:02:41    234s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/24 00:02:41    234s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/24 00:02:41    234s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/24 00:02:41    234s] <CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_cts_skewgroups.rpt
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for worstDelay:setup.early...
[03/24 00:02:41    234s] End AAE Lib Interpolated Model. (MEM=3357.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for bestDelay:hold.early...
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for bestDelay:hold.late...
[03/24 00:02:41    234s] Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Skew Group Structure:
[03/24 00:02:41    234s] =====================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ----------------------------------------------------------------------------
[03/24 00:02:41    234s] Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
[03/24 00:02:41    234s] ----------------------------------------------------------------------------
[03/24 00:02:41    234s] clk/typConstraintMode       1              716                    0
[03/24 00:02:41    234s] ----------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Skew Group Summary:
[03/24 00:02:41    234s] ===================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
[03/24 00:02:41    234s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] worstDelay:setup.early    clk/typConstraintMode        -        0.236     0.252     0.243        0.005       ignored                  -         0.017              -
[03/24 00:02:41    234s] worstDelay:setup.late     clk/typConstraintMode    *0.100       0.236     0.253     0.244        0.005       explicit             0.100         0.017    100% {0.236, 0.253}
[03/24 00:02:41    234s] bestDelay:hold.early      clk/typConstraintMode        -        0.236     0.252     0.243        0.005       ignored                  -         0.017              -
[03/24 00:02:41    234s] bestDelay:hold.late       clk/typConstraintMode        -        0.236     0.253     0.244        0.005       ignored                  -         0.017              -
[03/24 00:02:41    234s] ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] * - indicates that target was not met.
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Skew Group Min/Max path pins:
[03/24 00:02:41    234s] =============================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------
[03/24 00:02:41    234s] worstDelay:setup.early    clk/typConstraintMode    0.236       1       0.252       2
[03/24 00:02:41    234s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:41    234s] worstDelay:setup.late     clk/typConstraintMode    0.236       3       0.253       4
[03/24 00:02:41    234s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:41    234s] bestDelay:hold.early      clk/typConstraintMode    0.236       5       0.252       6
[03/24 00:02:41    234s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:41    234s] bestDelay:hold.late       clk/typConstraintMode    0.236       7       0.253       8
[03/24 00:02:41    234s] -    min buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -    max buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner worstDelay:setup.early, min clock_path:
[03/24 00:02:41    234s] ================================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 1
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] Delay     : 0.236
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.109   0.082  -      (226.400,138.400)  330.000   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.003   0.168   0.063  -      (234.000,145.600)   15.600   -       
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner worstDelay:setup.early, max clock_path:
[03/24 00:02:41    234s] ================================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 2
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] Delay     : 0.252
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.109   0.082  -      (133.600,170.800)  269.600   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.059   0.168   0.070  0.139  (134.000,171.200)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.074   0.246   0.098  0.174  (130.800,253.200)    0.800     66    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.006   0.252   0.098  -      (165.200,293.600)   74.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner worstDelay:setup.late, min clock_path:
[03/24 00:02:41    234s] ===============================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 3
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] Delay     : 0.236
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.110   0.082  -      (226.400,138.400)  330.000   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.003   0.169   0.063  -      (234.000,145.600)   15.600   -       
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner worstDelay:setup.late, max clock_path:
[03/24 00:02:41    234s] ===============================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 4
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] Delay     : 0.253
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.110   0.082  -      (133.600,170.800)  269.600   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.059   0.169   0.070  0.139  (134.000,171.200)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.074   0.247   0.098  0.174  (130.800,253.200)    0.800     66    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.006   0.253   0.098  -      (165.200,293.600)   74.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner bestDelay:hold.early, min clock_path:
[03/24 00:02:41    234s] ==============================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 5
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] Delay     : 0.236
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.109   0.082  -      (226.400,138.400)  330.000   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.003   0.168   0.063  -      (234.000,145.600)   15.600   -       
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner bestDelay:hold.early, max clock_path:
[03/24 00:02:41    234s] ==============================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 6
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] Delay     : 0.252
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.000   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.109   0.082  -      (133.600,170.800)  269.600   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.059   0.168   0.070  0.139  (134.000,171.200)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.074   0.246   0.098  0.174  (130.800,253.200)    0.800     66    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.006   0.252   0.098  -      (165.200,293.600)   74.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner bestDelay:hold.late, min clock_path:
[03/24 00:02:41    234s] =============================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 7
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] Delay     : 0.236
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.110   0.082  -      (226.400,138.400)  330.000   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00015/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.056   0.165   0.063  0.121  (226.000,138.000)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.003   0.169   0.063  -      (234.000,145.600)   15.600   -       
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/CTS_ccl_a_inv_00012/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.068   0.236   0.090  0.160  (233.600,145.200)    0.800     60    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk_r_REG674_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.000   0.236   0.090  -      (229.600,142.400)    6.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] Timing for timing corner bestDelay:hold.late, max clock_path:
[03/24 00:02:41    234s] =============================================================
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] PathID    : 8
[03/24 00:02:41    234s] Path type : skew group clk/typConstraintMode (path 1 of 1)
[03/24 00:02:41    234s] Start     : clk
[03/24 00:02:41    234s] End       : buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] Delay     : 0.253
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
[03/24 00:02:41    234s]                           (ns)   (ns)     (ns)   (pF)                      (um)              
[03/24 00:02:41    234s] -- Clockpath trace --------------------------------------------------------------------------------
[03/24 00:02:41    234s] clk
[03/24 00:02:41    234s] -     -            rise   -       0.000   0.077  0.013  (0.000,10.000)     -            1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/A
[03/24 00:02:41    234s] -     CLKINVX8TR   rise   0.000   0.000   0.077  -      (7.200,12.000)       9.200   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00017/Y
[03/24 00:02:41    234s] -     CLKINVX8TR   fall   0.045   0.046   0.046  0.030  (8.000,12.000)       0.800      1    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.001   0.046   0.046  -      (21.600,12.400)     14.000   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00016/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.054   0.100   0.081  0.136  (22.000,12.800)      0.800      3    
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/A
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.009   0.110   0.082  -      (133.600,170.800)  269.600   -       
[03/24 00:02:41    234s] CTS_ccl_a_inv_00013/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.059   0.169   0.070  0.139  (134.000,171.200)    0.800      4    
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/A
[03/24 00:02:41    234s] -     CLKINVX20TR  fall   0.005   0.173   0.071  -      (131.200,253.600)   85.200   -       
[03/24 00:02:41    234s] buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:02:41    234s] -     CLKINVX20TR  rise   0.074   0.247   0.098  0.174  (130.800,253.200)    0.800     66    
[03/24 00:02:41    234s] buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG324_S1/CK
[03/24 00:02:41    234s] -     DFFQX1TR     rise   0.006   0.253   0.098  -      (165.200,293.600)   74.800   -       
[03/24 00:02:41    234s] ---------------------------------------------------------------------------------------------------
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] 
[03/24 00:02:41    234s] <CMD> saveDesign db/PE_top_placed_cts.enc
[03/24 00:02:41    234s] #% Begin save design ... (date=03/24 00:02:41, mem=2608.8M)
[03/24 00:02:41    234s] % Begin Save ccopt configuration ... (date=03/24 00:02:41, mem=2608.8M)
[03/24 00:02:41    234s] % End Save ccopt configuration ... (date=03/24 00:02:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2608.8M, current mem=2608.8M)
[03/24 00:02:41    234s] % Begin Save netlist data ... (date=03/24 00:02:41, mem=2608.8M)
[03/24 00:02:41    234s] Writing Binary DB to db/PE_top_placed_cts.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:02:41    235s] % End Save netlist data ... (date=03/24 00:02:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=2610.9M, current mem=2610.9M)
[03/24 00:02:41    235s] Saving symbol-table file in separate thread ...
[03/24 00:02:41    235s] Saving congestion map file in separate thread ...
[03/24 00:02:41    235s] Saving congestion map file db/PE_top_placed_cts.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:02:41    235s] % Begin Save AAE data ... (date=03/24 00:02:41, mem=2610.9M)
[03/24 00:02:41    235s] Saving AAE Data ...
[03/24 00:02:42    235s] % End Save AAE data ... (date=03/24 00:02:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=2610.9M, current mem=2610.9M)
[03/24 00:02:42    235s] Saving preference file db/PE_top_placed_cts.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:02:42    235s] Saving mode setting ...
[03/24 00:02:42    235s] Saving global file ...
[03/24 00:02:42    235s] Saving Drc markers ...
[03/24 00:02:42    235s] ... 188 markers are saved ...
[03/24 00:02:42    235s] ... 0 geometry drc markers are saved ...
[03/24 00:02:42    235s] ... 0 antenna drc markers are saved ...
[03/24 00:02:42    235s] % Begin Save routing data ... (date=03/24 00:02:42, mem=2611.3M)
[03/24 00:02:42    235s] Saving route file ...
[03/24 00:02:43    235s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3333.4M) ***
[03/24 00:02:43    235s] % End Save routing data ... (date=03/24 00:02:43, total cpu=0:00:00.0, real=0:00:01.0, peak res=2611.4M, current mem=2611.4M)
[03/24 00:02:43    235s] Saving special route data file in separate thread ...
[03/24 00:02:43    235s] Saving PG file in separate thread ...
[03/24 00:02:43    235s] Saving placement file in separate thread ...
[03/24 00:02:43    235s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:02:43    235s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:02:43    235s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:43    235s] Saving PG file db/PE_top_placed_cts.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:02:43 2023)
[03/24 00:02:43    235s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3363.4M) ***
[03/24 00:02:43    235s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3363.4M) ***
[03/24 00:02:43    235s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:43    235s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:43    235s] Saving property file db/PE_top_placed_cts.enc.dat.tmp/PE_top.prop
[03/24 00:02:43    235s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3355.4M) ***
[03/24 00:02:43    235s] #Saving pin access data to file db/PE_top_placed_cts.enc.dat.tmp/PE_top.apa ...
[03/24 00:02:44    235s] #
[03/24 00:02:44    235s] Saving rc congestion map db/PE_top_placed_cts.enc.dat.tmp/PE_top.congmap.gz ...
[03/24 00:02:44    235s] Saving preRoute extracted patterns in file 'db/PE_top_placed_cts.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:02:44    235s] Saving preRoute extraction data in directory 'db/PE_top_placed_cts.enc.dat.tmp/extraction/' ...
[03/24 00:02:44    235s] Checksum of RCGrid density data::96
[03/24 00:02:44    235s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:02:44    235s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:02:44    235s] % Begin Save power constraints data ... (date=03/24 00:02:44, mem=2611.6M)
[03/24 00:02:44    235s] % End Save power constraints data ... (date=03/24 00:02:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2611.6M, current mem=2611.6M)
[03/24 00:02:44    235s] Generated self-contained design PE_top_placed_cts.enc.dat.tmp
[03/24 00:02:44    235s] #% End save design ... (date=03/24 00:02:44, total cpu=0:00:00.8, real=0:00:03.0, peak res=2611.6M, current mem=2607.9M)
[03/24 00:02:44    235s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:02:44    235s] 
[03/24 00:02:44    235s] <CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
[03/24 00:02:44    235s] <CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
[03/24 00:02:44    235s] <CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
[03/24 00:02:44    235s] #WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
[03/24 00:02:44    235s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[03/24 00:02:44    235s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[03/24 00:02:44    235s] <CMD> routeDesign -globalDetail
[03/24 00:02:45    235s] #% Begin routeDesign (date=03/24 00:02:44, mem=2607.9M)
[03/24 00:02:45    235s] ### Time Record (routeDesign) is installed.
[03/24 00:02:45    235s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2607.92 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    235s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[03/24 00:02:45    235s] #**INFO: setDesignMode -flowEffort standard
[03/24 00:02:45    235s] #**INFO: setDesignMode -powerEffort none
[03/24 00:02:45    235s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[03/24 00:02:45    235s] **INFO: User settings:
[03/24 00:02:45    235s] setNanoRouteMode -drouteAutoStop                         false
[03/24 00:02:45    235s] setNanoRouteMode -drouteFixAntenna                       true
[03/24 00:02:45    235s] setNanoRouteMode -drouteOnGridOnly                       none
[03/24 00:02:45    235s] setNanoRouteMode -droutePostRouteSwapVia                 false
[03/24 00:02:45    235s] setNanoRouteMode -drouteUseMultiCutViaEffort             medium
[03/24 00:02:45    235s] setNanoRouteMode -extractThirdPartyCompatible            false
[03/24 00:02:45    235s] setNanoRouteMode -grouteExpTdStdDelay                    22.7
[03/24 00:02:45    235s] setNanoRouteMode -routeAntennaCellName                   ANTENNATR
[03/24 00:02:45    235s] setNanoRouteMode -routeBottomRoutingLayer                2
[03/24 00:02:45    235s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
[03/24 00:02:45    235s] setNanoRouteMode -routeDeleteAntennaReroute              true
[03/24 00:02:45    235s] setNanoRouteMode -routeInsertAntennaDiode                true
[03/24 00:02:45    235s] setNanoRouteMode -routeSiEffort                          max
[03/24 00:02:45    235s] setNanoRouteMode -routeTopRoutingLayer                   4
[03/24 00:02:45    235s] setNanoRouteMode -routeWithSiDriven                      true
[03/24 00:02:45    235s] setNanoRouteMode -routeWithSiPostRouteFix                true
[03/24 00:02:45    235s] setNanoRouteMode -routeWithTimingDriven                  true
[03/24 00:02:45    235s] setNanoRouteMode -routeWithViaInPin                      true
[03/24 00:02:45    235s] setDesignMode -process                                   130
[03/24 00:02:45    235s] setExtractRCMode -coupling_c_th                          0.4
[03/24 00:02:45    235s] setExtractRCMode -effortLevel                            medium
[03/24 00:02:45    235s] setExtractRCMode -engine                                 preRoute
[03/24 00:02:45    235s] setExtractRCMode -relative_c_th                          1
[03/24 00:02:45    235s] setExtractRCMode -total_c_th                             0
[03/24 00:02:45    235s] setDelayCalMode -enable_high_fanout                      true
[03/24 00:02:45    235s] setDelayCalMode -engine                                  aae
[03/24 00:02:45    235s] setDelayCalMode -ignoreNetLoad                           false
[03/24 00:02:45    235s] setDelayCalMode -socv_accuracy_mode                      low
[03/24 00:02:45    235s] setSIMode -separate_delta_delay_on_data                  true
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s] #**INFO: multi-cut via swapping will not be performed after routing.
[03/24 00:02:45    235s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/24 00:02:45    235s] OPERPROF: Starting checkPlace at level 1, MEM:3335.4M, EPOCH TIME: 1679630565.029842
[03/24 00:02:45    235s] Processing tracks to init pin-track alignment.
[03/24 00:02:45    235s] z: 2, totalTracks: 1
[03/24 00:02:45    235s] z: 4, totalTracks: 1
[03/24 00:02:45    235s] z: 6, totalTracks: 1
[03/24 00:02:45    235s] z: 8, totalTracks: 1
[03/24 00:02:45    235s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:02:45    235s] All LLGs are deleted
[03/24 00:02:45    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3335.4M, EPOCH TIME: 1679630565.032468
[03/24 00:02:45    235s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3335.4M, EPOCH TIME: 1679630565.032716
[03/24 00:02:45    235s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3335.4M, EPOCH TIME: 1679630565.032834
[03/24 00:02:45    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3431.4M, EPOCH TIME: 1679630565.035334
[03/24 00:02:45    235s] Max number of tech site patterns supported in site array is 256.
[03/24 00:02:45    235s] Core basic site is IBM13SITE
[03/24 00:02:45    235s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3431.4M, EPOCH TIME: 1679630565.035571
[03/24 00:02:45    235s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:02:45    235s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/24 00:02:45    235s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.003, MEM:3431.4M, EPOCH TIME: 1679630565.038369
[03/24 00:02:45    235s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:02:45    235s] SiteArray: use 479,232 bytes
[03/24 00:02:45    235s] SiteArray: current memory after site array memory allocation 3431.4M
[03/24 00:02:45    235s] SiteArray: FP blocked sites are writable
[03/24 00:02:45    235s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:02:45    235s] Atter site array init, number of instance map data is 0.
[03/24 00:02:45    235s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.008, MEM:3399.4M, EPOCH TIME: 1679630565.043072
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:02:45    235s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.011, MEM:3335.4M, EPOCH TIME: 1679630565.044324
[03/24 00:02:45    235s] Begin checking placement ... (start mem=3335.4M, init mem=3335.4M)
[03/24 00:02:45    235s] Begin checking exclusive groups violation ...
[03/24 00:02:45    235s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:02:45    235s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s] Running CheckPlace using 6 threads!...
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s] ...checkPlace MT is done!
[03/24 00:02:45    235s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3335.4M, EPOCH TIME: 1679630565.056207
[03/24 00:02:45    235s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3335.4M, EPOCH TIME: 1679630565.057154
[03/24 00:02:45    235s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:02:45    235s] *info: Unplaced = 0           
[03/24 00:02:45    235s] Placement Density:30.51%(34322/112493)
[03/24 00:02:45    235s] Placement Density (including fixed std cells):30.51%(34322/112493)
[03/24 00:02:45    235s] All LLGs are deleted
[03/24 00:02:45    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:02:45    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3335.4M, EPOCH TIME: 1679630565.058278
[03/24 00:02:45    235s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3335.4M, EPOCH TIME: 1679630565.058511
[03/24 00:02:45    235s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:02:45    235s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3335.4M)
[03/24 00:02:45    235s] OPERPROF: Finished checkPlace at level 1, CPU:0.051, REAL:0.030, MEM:3335.4M, EPOCH TIME: 1679630565.059370
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/24 00:02:45    235s] *** Changed status on (18) nets in Clock.
[03/24 00:02:45    235s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3335.4M) ***
[03/24 00:02:45    235s] % Begin globalDetailRoute (date=03/24 00:02:45, mem=2607.3M)
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s] globalDetailRoute
[03/24 00:02:45    235s] 
[03/24 00:02:45    235s] #Start globalDetailRoute on Fri Mar 24 00:02:45 2023
[03/24 00:02:45    235s] #
[03/24 00:02:45    235s] ### Time Record (globalDetailRoute) is installed.
[03/24 00:02:45    235s] ### Time Record (Pre Callback) is installed.
[03/24 00:02:45    235s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:02:45    235s] ### Time Record (DB Import) is installed.
[03/24 00:02:45    235s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:02:45    235s] #Generating timing data, please wait...
[03/24 00:02:45    235s] #2683 total nets, 2683 already routed, 2683 will ignore in trialRoute
[03/24 00:02:45    235s] ### run_trial_route starts on Fri Mar 24 00:02:45 2023 with memory = 2588.80 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    235s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:45    235s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:45    235s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[03/24 00:02:45    235s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[03/24 00:02:45    235s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.9 GB --1.06 [6]--
[03/24 00:02:45    235s] ### dump_timing_file starts on Fri Mar 24 00:02:45 2023 with memory = 2497.35 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    235s] ### extractRC starts on Fri Mar 24 00:02:45 2023 with memory = 2497.35 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    235s] {RT rc-typ 0 4 4 0}
[03/24 00:02:45    235s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.9 GB --1.05 [6]--
[03/24 00:02:45    235s] ### view setupAnalysis is active and enabled.
[03/24 00:02:45    235s] 0 out of 1 active views are pruned
[03/24 00:02:45    235s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2497.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    235s] ### generate_timing_data starts on Fri Mar 24 00:02:45 2023 with memory = 2497.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    235s] #Reporting timing...
[03/24 00:02:45    235s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/24 00:02:45    236s] ### report_timing starts on Fri Mar 24 00:02:45 2023 with memory = 2588.66 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    236s] ### report_timing cpu:00:00:01, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.33 [6]--
[03/24 00:02:45    236s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
[03/24 00:02:45    236s] #Stage 1: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2647.96 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    236s] #Library Standard Delay: 22.70ps
[03/24 00:02:45    236s] #Slack threshold: 45.40ps
[03/24 00:02:45    236s] ### generate_net_cdm_timing starts on Fri Mar 24 00:02:45 2023 with memory = 2647.96 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    237s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.25 [6]--
[03/24 00:02:45    237s] #*** Analyzed 26 timing critical paths, and collected 17.
[03/24 00:02:45    237s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2648.45 (MB), peak = 2950.64 (MB)
[03/24 00:02:45    237s] ### Use bna from skp: 0
[03/24 00:02:45    237s] 
[03/24 00:02:45    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:02:45    237s] TLC MultiMap info (StdDelay):
[03/24 00:02:45    237s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:45    237s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:02:45    237s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:45    237s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:02:45    237s]  Setting StdDelay to: 22.7ps
[03/24 00:02:45    237s] 
[03/24 00:02:45    237s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:02:45    237s] {RT rc-typ 0 4 4 0}
[03/24 00:02:46    237s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2654.79 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    237s] #Default setup view is reset to setupAnalysis.
[03/24 00:02:46    237s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2654.79 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    237s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.6 GB, peak:2.9 GB --1.48 [6]--
[03/24 00:02:46    237s] #Current view: setupAnalysis 
[03/24 00:02:46    237s] #Current enabled view: setupAnalysis 
[03/24 00:02:46    238s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2657.38 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### dump_timing_file cpu:00:00:02, real:00:00:01, mem:2.6 GB, peak:2.9 GB --1.51 [6]--
[03/24 00:02:46    238s] #Done generating timing data.
[03/24 00:02:46    238s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:02:46    238s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[03/24 00:02:46    238s] ### Net info: total nets: 2685
[03/24 00:02:46    238s] ### Net info: dirty nets: 0
[03/24 00:02:46    238s] ### Net info: marked as disconnected nets: 0
[03/24 00:02:46    238s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:02:46    238s] #num needed restored net=0
[03/24 00:02:46    238s] #need_extraction net=0 (total=2685)
[03/24 00:02:46    238s] ### Net info: fully routed nets: 18
[03/24 00:02:46    238s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:02:46    238s] ### Net info: unrouted nets: 2665
[03/24 00:02:46    238s] ### Net info: re-extraction nets: 0
[03/24 00:02:46    238s] ### Net info: ignored nets: 0
[03/24 00:02:46    238s] ### Net info: skip routing nets: 0
[03/24 00:02:46    238s] ### import design signature (9): route=2000678346 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1201900398 dirty_area=0 del_dirty_area=0 cell=291849821 placement=1577877564 pin_access=1077266414 inst_pattern=1
[03/24 00:02:46    238s] ### Time Record (DB Import) is uninstalled.
[03/24 00:02:46    238s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:02:46    238s] #RTESIG:78da9594cd4fc24010c53dfb574c160e9808ee4cf7f38809573404bd926a1768524ad28f
[03/24 00:02:46    238s] #       44ff7b174d4c30d2597add5fdebcf776a7a3f1eb62058270866adaa2f41b84e58a481a72
[03/24 00:02:46    238s] #       5334e41f0837f1e8e551dc8ec64fcf6b5408dbbc6a034cde8ec7ea1efa3634d086ae2beb
[03/24 00:02:46    238s] #       dddd0f43de9c33c5679d1fca7728c236efabee0f6e320b5dd30f291aa740d4c73a0898b4
[03/24 00:02:46    238s] #       5d130ffec5ac4410df93192e4e14875094fd6118f4deb36963698af38f48e719871bc153
[03/24 00:02:46    238s] #       cb57e157a99352206752cbf8c1645b1df3ee7fd7641c887db9db0fb714c3250a6612d9aa
[03/24 00:02:46    238s] #       1439be73a508144ccaba0bbbd05c62344c4946639235a62c824e0333c0994e00bd044a51
[03/24 00:02:46    238s] #       d432633bd1a8121893c0589ed1093adaf14c6c8a6866131a709e553351837d15469ab4bd
[03/24 00:02:46    238s] #       46935096750462be5c2f96cbf97ac5085a8f40cc83b43ed59e4bb827e7a25adbe5759137
[03/24 00:02:46    238s] #       45d40b757fb844dadfbfe7458aa4d3dc4c42e97886644c997f0c4724348adb60429781e0
[03/24 00:02:46    238s] #       749ce22d3993c0589e893b2d4ed0454f375ffca339da
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### Time Record (Data Preparation) is installed.
[03/24 00:02:46    238s] #RTESIG:78da95944d4b033110863dfb2b86b4870a76cdcce6f358a1d72aa57a2dab9bb60bed2eec
[03/24 00:02:46    238s] #       07e8bf3755102ab693ee350f4fdebc9bc968fc3a5f8220cc504d3b947e8db0581249436e
[03/24 00:02:46    238s] #       8a86fc03e13a2ebd3c8adbd1f8e979850a6153ecbb0093b7a6d9dfc3d08516bad0f755bd
[03/24 00:02:46    238s] #       bdfb61c89b53a6fcac8b43f50e65d814c3beff839bdc42df0e978cc629107553070193ae
[03/24 00:02:46    238s] #       6fe3c2bf989508e27b67868b3b8a4328abe17019f4deb3a78da5292e3f229d9ef1722378
[03/24 00:02:46    238s] #       6cf92afc2a3b290532935ac60f269b7d53f4ffa726e340ecaaedee724bf17089c25c225b
[03/24 00:02:46    238s] #       9522c777ae1481824955f7611bda738c8629c9184cb2c19445d069600e98e904d04ba014
[03/24 00:02:46    238s] #       a39639db894695c09804c6f28c4ef068c733b129a2cc2634e03c6b33d1c1de0a234dda5c
[03/24 00:02:46    238s] #       a34928cb3a02315bace68bc56cb56484d623107321ad4f8de712fe9373d1d6f5455d166d
[03/24 00:02:46    238s] #       197da11e0ee748fbfb7a9ea77c9cbb94c793a4d35c3842e9788664aca3f860b643a3b851
[03/24 00:02:46    238s] #       27743908cee3141fc99904c6f24c1c7e7184ce66baf90262764692
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:02:46    238s] ### Time Record (Global Routing) is installed.
[03/24 00:02:46    238s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:02:46    238s] ### Time Record (Data Preparation) is installed.
[03/24 00:02:46    238s] #Start routing data preparation on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:02:46    238s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:02:46    238s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:02:46    238s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:02:46    238s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:02:46    238s] #Build and mark too close pins for the same net.
[03/24 00:02:46    238s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:02:46    238s] #Rebuild pin access data for design.
[03/24 00:02:46    238s] #Rebuild pin access data for option change.
[03/24 00:02:46    238s] #Initial pin access analysis.
[03/24 00:02:46    238s] #Detail pin access analysis.
[03/24 00:02:46    238s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:02:46    238s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:02:46    238s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:46    238s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:46    238s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:46    238s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:46    238s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:02:46    238s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:02:46    238s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:02:46    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2673.55 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] #Regenerating Ggrids automatically.
[03/24 00:02:46    238s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:02:46    238s] #Using automatically generated G-grids.
[03/24 00:02:46    238s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:02:46    238s] #Done routing data preparation.
[03/24 00:02:46    238s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2675.36 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Summary of active signal nets routing constraints set by OPT:
[03/24 00:02:46    238s] #	preferred routing layers      : 0
[03/24 00:02:46    238s] #	preferred routing layer effort: 0
[03/24 00:02:46    238s] #	preferred extra space         : 0
[03/24 00:02:46    238s] #	preferred multi-cut via       : 0
[03/24 00:02:46    238s] #	avoid detour                  : 0
[03/24 00:02:46    238s] #	expansion ratio               : 0
[03/24 00:02:46    238s] #	net priority                  : 0
[03/24 00:02:46    238s] #	s2s control                   : 0
[03/24 00:02:46    238s] #	avoid chaining                : 0
[03/24 00:02:46    238s] #	inst-based stacking via       : 0
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Summary of active signal nets routing constraints set by USER:
[03/24 00:02:46    238s] #	preferred routing layers      : 0
[03/24 00:02:46    238s] #	preferred routing layer effort     : 0
[03/24 00:02:46    238s] #	preferred extra space              : 0
[03/24 00:02:46    238s] #	preferred multi-cut via            : 0
[03/24 00:02:46    238s] #	avoid detour                       : 0
[03/24 00:02:46    238s] #	net weight                         : 0
[03/24 00:02:46    238s] #	avoid chaining                     : 0
[03/24 00:02:46    238s] #	cell-based stacking via (required) : 0
[03/24 00:02:46    238s] #	cell-based stacking via (optional) : 0
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Start timing driven prevention iteration...
[03/24 00:02:46    238s] ### td_prevention_read_timing_data starts on Fri Mar 24 00:02:46 2023 with memory = 2675.36 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #----------------------------------------------------
[03/24 00:02:46    238s] # Summary of active signal nets routing constraints
[03/24 00:02:46    238s] #+--------------------------+-----------+
[03/24 00:02:46    238s] #+--------------------------+-----------+
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #----------------------------------------------------
[03/24 00:02:46    238s] #Done timing-driven prevention
[03/24 00:02:46    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.36 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:02:46    238s] #Total number of routable nets = 2683.
[03/24 00:02:46    238s] #Total number of nets in the design = 2685.
[03/24 00:02:46    238s] #2665 routable nets do not have any wires.
[03/24 00:02:46    238s] #18 routable nets have routed wires.
[03/24 00:02:46    238s] #2665 nets will be global routed.
[03/24 00:02:46    238s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:02:46    238s] #Using multithreading with 6 threads.
[03/24 00:02:46    238s] ### Time Record (Data Preparation) is installed.
[03/24 00:02:46    238s] #Found 0 nets for post-route si or timing fixing.
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Finished routing data preparation on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Cpu time = 00:00:00
[03/24 00:02:46    238s] #Elapsed time = 00:00:00
[03/24 00:02:46    238s] #Increased memory = 0.00 (MB)
[03/24 00:02:46    238s] #Total memory = 2675.36 (MB)
[03/24 00:02:46    238s] #Peak memory = 2950.64 (MB)
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:02:46    238s] ### Time Record (Global Routing) is installed.
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Start global routing on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Start global routing initialization on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Number of eco nets is 0
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Start global routing data preparation on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 24 00:02:46 2023 with memory = 2675.36 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/24 00:02:46    238s] #Start routing resource analysis on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### init_is_bin_blocked starts on Fri Mar 24 00:02:46 2023 with memory = 2675.36 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 24 00:02:46 2023 with memory = 2675.79 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --3.58 [6]--
[03/24 00:02:46    238s] ### adjust_flow_cap starts on Fri Mar 24 00:02:46 2023 with memory = 2677.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.07 [6]--
[03/24 00:02:46    238s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:02:46 2023 with memory = 2678.49 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### set_via_blocked starts on Fri Mar 24 00:02:46 2023 with memory = 2678.49 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.08 [6]--
[03/24 00:02:46    238s] ### copy_flow starts on Fri Mar 24 00:02:46 2023 with memory = 2678.50 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.11 [6]--
[03/24 00:02:46    238s] #Routing resource analysis is done on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### report_flow_cap starts on Fri Mar 24 00:02:46 2023 with memory = 2678.20 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] #  Resource Analysis:
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/24 00:02:46    238s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/24 00:02:46    238s] #  --------------------------------------------------------------
[03/24 00:02:46    238s] #  M2             V         704         170        1936     0.00%
[03/24 00:02:46    238s] #  M3             H         771         103        1936     0.00%
[03/24 00:02:46    238s] #  M4             V         707         167        1936     0.00%
[03/24 00:02:46    238s] #  --------------------------------------------------------------
[03/24 00:02:46    238s] #  Total                   2182      16.78%        5808     0.00%
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #  18 nets (0.67%) with 1 preferred extra spacing.
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.13 [6]--
[03/24 00:02:46    238s] ### analyze_m2_tracks starts on Fri Mar 24 00:02:46 2023 with memory = 2678.52 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### report_initial_resource starts on Fri Mar 24 00:02:46 2023 with memory = 2678.52 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### mark_pg_pins_accessibility starts on Fri Mar 24 00:02:46 2023 with memory = 2678.52 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### set_net_region starts on Fri Mar 24 00:02:46 2023 with memory = 2678.52 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Global routing data preparation is done on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2678.22 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] ### prepare_level starts on Fri Mar 24 00:02:46 2023 with memory = 2678.22 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### init level 1 starts on Fri Mar 24 00:02:46 2023 with memory = 2678.22 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### Level 1 hgrid = 44 X 44
[03/24 00:02:46    238s] ### prepare_level_flow starts on Fri Mar 24 00:02:46 2023 with memory = 2678.22 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Global routing initialization is done on Fri Mar 24 00:02:46 2023
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2678.22 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] #
[03/24 00:02:46    238s] #Skip 1/2 round for no nets in the round...
[03/24 00:02:46    238s] #Route nets in 2/2 round...
[03/24 00:02:46    238s] #start global routing iteration 1...
[03/24 00:02:46    238s] ### init_flow_edge starts on Fri Mar 24 00:02:46 2023 with memory = 2678.22 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.18 [6]--
[03/24 00:02:46    238s] ### cal_flow starts on Fri Mar 24 00:02:46 2023 with memory = 2678.61 (MB), peak = 2950.64 (MB)
[03/24 00:02:46    238s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/24 00:02:46    238s] ### routing at level 1 (topmost level) iter 0
[03/24 00:02:47    239s] ### measure_qor starts on Fri Mar 24 00:02:47 2023 with memory = 2682.05 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion starts on Fri Mar 24 00:02:47 2023 with memory = 2682.05 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.27 [6]--
[03/24 00:02:47    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2676.56 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #start global routing iteration 2...
[03/24 00:02:47    239s] ### routing at level 1 (topmost level) iter 1
[03/24 00:02:47    239s] ### measure_qor starts on Fri Mar 24 00:02:47 2023 with memory = 2678.11 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion starts on Fri Mar 24 00:02:47 2023 with memory = 2678.11 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.32 [6]--
[03/24 00:02:47    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #start global routing iteration 3...
[03/24 00:02:47    239s] ### routing at level 1 (topmost level) iter 2
[03/24 00:02:47    239s] ### measure_qor starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.15 [6]--
[03/24 00:02:47    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #start global routing iteration 4...
[03/24 00:02:47    239s] ### routing at level 1 (topmost level) iter 3
[03/24 00:02:47    239s] ### measure_qor starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --2.35 [6]--
[03/24 00:02:47    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] ### route_end starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:02:47    239s] #Total number of routable nets = 2683.
[03/24 00:02:47    239s] #Total number of nets in the design = 2685.
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #2683 routable nets have routed wires.
[03/24 00:02:47    239s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #Routed nets constraints summary:
[03/24 00:02:47    239s] #-----------------------------
[03/24 00:02:47    239s] #        Rules   Unconstrained  
[03/24 00:02:47    239s] #-----------------------------
[03/24 00:02:47    239s] #      Default            2665  
[03/24 00:02:47    239s] #-----------------------------
[03/24 00:02:47    239s] #        Total            2665  
[03/24 00:02:47    239s] #-----------------------------
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #Routing constraints summary of the whole design:
[03/24 00:02:47    239s] #------------------------------------------------
[03/24 00:02:47    239s] #        Rules   Pref Extra Space   Unconstrained  
[03/24 00:02:47    239s] #------------------------------------------------
[03/24 00:02:47    239s] #      Default                 18            2665  
[03/24 00:02:47    239s] #------------------------------------------------
[03/24 00:02:47    239s] #        Total                 18            2665  
[03/24 00:02:47    239s] #------------------------------------------------
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.01 [6]--
[03/24 00:02:47    239s] ### cal_base_flow starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### init_flow_edge starts on Fri Mar 24 00:02:47 2023 with memory = 2678.15 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.33 [6]--
[03/24 00:02:47    239s] ### cal_flow starts on Fri Mar 24 00:02:47 2023 with memory = 2678.48 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/24 00:02:47    239s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.08 [6]--
[03/24 00:02:47    239s] ### report_overcon starts on Fri Mar 24 00:02:47 2023 with memory = 2678.48 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #                 OverCon       OverCon       OverCon          
[03/24 00:02:47    239s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/24 00:02:47    239s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/24 00:02:47    239s] #  --------------------------------------------------------------------------
[03/24 00:02:47    239s] #  M2            5(0.26%)      1(0.05%)      1(0.05%)   (0.36%)     0.38  
[03/24 00:02:47    239s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.28  
[03/24 00:02:47    239s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[03/24 00:02:47    239s] #  --------------------------------------------------------------------------
[03/24 00:02:47    239s] #     Total      5(0.09%)      1(0.02%)      1(0.02%)   (0.12%)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/24 00:02:47    239s] #  Overflow after GR: 0.00% H + 0.12% V
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### cal_base_flow starts on Fri Mar 24 00:02:47 2023 with memory = 2678.48 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### init_flow_edge starts on Fri Mar 24 00:02:47 2023 with memory = 2678.48 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.10 [6]--
[03/24 00:02:47    239s] ### cal_flow starts on Fri Mar 24 00:02:47 2023 with memory = 2678.47 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.02 [6]--
[03/24 00:02:47    239s] ### generate_cong_map_content starts on Fri Mar 24 00:02:47 2023 with memory = 2678.47 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### Sync with Inovus CongMap starts on Fri Mar 24 00:02:47 2023 with memory = 2678.48 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #Hotspot report including placement blocked areas
[03/24 00:02:47    239s] OPERPROF: Starting HotSpotCal at level 1, MEM:3446.0M, EPOCH TIME: 1679630567.929570
[03/24 00:02:47    239s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:47    239s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/24 00:02:47    239s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:47    239s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[03/24 00:02:47    239s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[03/24 00:02:47    239s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[03/24 00:02:47    239s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:47    239s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[03/24 00:02:47    239s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:47    239s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[03/24 00:02:47    239s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:47    239s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:47    239s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:47    239s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:47    239s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.016, MEM:3446.0M, EPOCH TIME: 1679630567.945930
[03/24 00:02:47    239s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.96 [6]--
[03/24 00:02:47    239s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.98 [6]--
[03/24 00:02:47    239s] ### update starts on Fri Mar 24 00:02:47 2023 with memory = 2677.91 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #Complete Global Routing.
[03/24 00:02:47    239s] #Total number of nets with non-default rule or having extra spacing = 18
[03/24 00:02:47    239s] #Total wire length = 68326 um.
[03/24 00:02:47    239s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:47    239s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:47    239s] #Total wire length on LAYER M2 = 23516 um.
[03/24 00:02:47    239s] #Total wire length on LAYER M3 = 33261 um.
[03/24 00:02:47    239s] #Total wire length on LAYER M4 = 11549 um.
[03/24 00:02:47    239s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:47    239s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:47    239s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:47    239s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:47    239s] #Total number of vias = 15207
[03/24 00:02:47    239s] #Up-Via Summary (total 15207):
[03/24 00:02:47    239s] #           
[03/24 00:02:47    239s] #-----------------------
[03/24 00:02:47    239s] # M1               8894
[03/24 00:02:47    239s] # M2               5189
[03/24 00:02:47    239s] # M3               1124
[03/24 00:02:47    239s] #-----------------------
[03/24 00:02:47    239s] #                 15207 
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #Total number of involved regular nets 341
[03/24 00:02:47    239s] #Maximum src to sink distance  344.3
[03/24 00:02:47    239s] #Average of max src_to_sink distance  86.3
[03/24 00:02:47    239s] #Average of ave src_to_sink distance  62.1
[03/24 00:02:47    239s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.41 [6]--
[03/24 00:02:47    239s] ### report_overcon starts on Fri Mar 24 00:02:47 2023 with memory = 2680.74 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:47    239s] ### report_overcon starts on Fri Mar 24 00:02:47 2023 with memory = 2680.74 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #Max overcon = 3 tracks.
[03/24 00:02:47    239s] #Total overcon = 0.12%.
[03/24 00:02:47    239s] #Worst layer Gcell overcon rate = 0.00%.
[03/24 00:02:47    239s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --0.99 [6]--
[03/24 00:02:47    239s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.07 [6]--
[03/24 00:02:47    239s] ### global_route design signature (12): route=1979872434 net_attr=635965939
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #Global routing statistics:
[03/24 00:02:47    239s] #Cpu time = 00:00:01
[03/24 00:02:47    239s] #Elapsed time = 00:00:01
[03/24 00:02:47    239s] #Increased memory = 2.55 (MB)
[03/24 00:02:47    239s] #Total memory = 2677.91 (MB)
[03/24 00:02:47    239s] #Peak memory = 2950.64 (MB)
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #Finished global routing on Fri Mar 24 00:02:47 2023
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] #
[03/24 00:02:47    239s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:02:47    239s] ### Time Record (Data Preparation) is installed.
[03/24 00:02:47    239s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:02:47    239s] ### track-assign external-init starts on Fri Mar 24 00:02:47 2023 with memory = 2677.89 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:47    239s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:47    239s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.60 [6]--
[03/24 00:02:47    239s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2677.89 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### track-assign engine-init starts on Fri Mar 24 00:02:47 2023 with memory = 2677.89 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:47    239s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.30 [6]--
[03/24 00:02:47    239s] ### track-assign core-engine starts on Fri Mar 24 00:02:47 2023 with memory = 2677.89 (MB), peak = 2950.64 (MB)
[03/24 00:02:47    239s] #Start Track Assignment.
[03/24 00:02:48    240s] #Done with 2807 horizontal wires in 2 hboxes and 2959 vertical wires in 2 hboxes.
[03/24 00:02:48    240s] #Done with 726 horizontal wires in 2 hboxes and 650 vertical wires in 2 hboxes.
[03/24 00:02:48    240s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/24 00:02:48    240s] #
[03/24 00:02:48    240s] #Track assignment summary:
[03/24 00:02:48    240s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/24 00:02:48    240s] #------------------------------------------------------------------------
[03/24 00:02:48    240s] # M2         22119.66 	  0.03%  	  0.00% 	  0.00%
[03/24 00:02:48    240s] # M3         28878.43 	  0.07%  	  0.00% 	  0.00%
[03/24 00:02:48    240s] # M4          9248.60 	  0.04%  	  0.00% 	  0.00%
[03/24 00:02:48    240s] #------------------------------------------------------------------------
[03/24 00:02:48    240s] # All       60246.69  	  0.05% 	  0.00% 	  0.00%
[03/24 00:02:48    240s] #Complete Track Assignment.
[03/24 00:02:48    240s] #Total number of nets with non-default rule or having extra spacing = 18
[03/24 00:02:48    240s] #Total wire length = 66067 um.
[03/24 00:02:48    240s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:48    240s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:48    240s] #Total wire length on LAYER M2 = 22648 um.
[03/24 00:02:48    240s] #Total wire length on LAYER M3 = 32029 um.
[03/24 00:02:48    240s] #Total wire length on LAYER M4 = 11390 um.
[03/24 00:02:48    240s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:48    240s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:48    240s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:48    240s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:48    240s] #Total number of vias = 15207
[03/24 00:02:48    240s] #Up-Via Summary (total 15207):
[03/24 00:02:48    240s] #           
[03/24 00:02:48    240s] #-----------------------
[03/24 00:02:48    240s] # M1               8894
[03/24 00:02:48    240s] # M2               5189
[03/24 00:02:48    240s] # M3               1124
[03/24 00:02:48    240s] #-----------------------
[03/24 00:02:48    240s] #                 15207 
[03/24 00:02:48    240s] #
[03/24 00:02:48    240s] ### track_assign design signature (15): route=838228250
[03/24 00:02:48    240s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.9 GB --1.01 [6]--
[03/24 00:02:48    240s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:48    240s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2679.62 (MB), peak = 2950.64 (MB)
[03/24 00:02:48    240s] #
[03/24 00:02:48    240s] #Start post global route fixing for timing critical nets ...
[03/24 00:02:48    240s] #
[03/24 00:02:48    240s] ### update_timing_after_routing starts on Fri Mar 24 00:02:48 2023 with memory = 2679.62 (MB), peak = 2950.64 (MB)
[03/24 00:02:48    240s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:02:48    240s] #* Updating design timing data...
[03/24 00:02:48    240s] #Extracting RC...
[03/24 00:02:48    240s] Un-suppress "**WARN ..." messages.
[03/24 00:02:48    240s] #
[03/24 00:02:48    240s] #Start tQuantus RC extraction...
[03/24 00:02:48    240s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[03/24 00:02:48    240s] #Extract in track assign mode
[03/24 00:02:48    240s] #Start building rc corner(s)...
[03/24 00:02:48    240s] #Number of RC Corner = 1
[03/24 00:02:48    240s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:02:48    240s] #M1 -> M1 (1)
[03/24 00:02:48    240s] #M2 -> M2 (2)
[03/24 00:02:48    240s] #M3 -> M3 (3)
[03/24 00:02:48    240s] #M4 -> M4 (4)
[03/24 00:02:48    240s] #M5 -> M5 (5)
[03/24 00:02:48    240s] #M6 -> M6 (6)
[03/24 00:02:48    240s] #MQ -> MQ (7)
[03/24 00:02:48    240s] #LM -> LM (8)
[03/24 00:02:48    240s] #SADV_On
[03/24 00:02:48    240s] # Corner(s) : 
[03/24 00:02:48    240s] #rc-typ [25.00]
[03/24 00:02:49    240s] # Corner id: 0
[03/24 00:02:49    240s] # Layout Scale: 1.000000
[03/24 00:02:49    240s] # Has Metal Fill model: yes
[03/24 00:02:49    240s] # Temperature was set
[03/24 00:02:49    240s] # Temperature : 25.000000
[03/24 00:02:49    240s] # Ref. Temp   : 25.000000
[03/24 00:02:49    240s] #SADV_Off
[03/24 00:02:49    240s] #total pattern=120 [8, 324]
[03/24 00:02:49    240s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:02:49    240s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:02:49    240s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:02:49    240s] #number model r/c [1,1] [8,324] read
[03/24 00:02:49    240s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2682.43 (MB), peak = 2950.64 (MB)
[03/24 00:02:49    241s] #Finish check_net_pin_list step Enter extract
[03/24 00:02:49    241s] #Start init net ripin tree building
[03/24 00:02:49    241s] #Finish init net ripin tree building
[03/24 00:02:49    241s] #Cpu time = 00:00:00
[03/24 00:02:49    241s] #Elapsed time = 00:00:00
[03/24 00:02:49    241s] #Increased memory = 0.10 (MB)
[03/24 00:02:49    241s] #Total memory = 2686.64 (MB)
[03/24 00:02:49    241s] #Peak memory = 2950.64 (MB)
[03/24 00:02:49    241s] #Using multithreading with 6 threads.
[03/24 00:02:49    241s] #begin processing metal fill model file
[03/24 00:02:49    241s] #end processing metal fill model file
[03/24 00:02:49    241s] ### track-assign external-init starts on Fri Mar 24 00:02:49 2023 with memory = 2686.64 (MB), peak = 2950.64 (MB)
[03/24 00:02:49    241s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:49    241s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:49    241s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.75 [6]--
[03/24 00:02:49    241s] ### track-assign engine-init starts on Fri Mar 24 00:02:49 2023 with memory = 2686.64 (MB), peak = 2950.64 (MB)
[03/24 00:02:49    241s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:49    241s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.9 GB --1.23 [6]--
[03/24 00:02:49    241s] #
[03/24 00:02:49    241s] #Start Post Track Assignment Wire Spread.
[03/24 00:02:49    241s] #Done with 714 horizontal wires in 2 hboxes and 633 vertical wires in 2 hboxes.
[03/24 00:02:49    241s] #Complete Post Track Assignment Wire Spread.
[03/24 00:02:49    241s] #
[03/24 00:02:49    241s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:49    241s] #Length limit = 200 pitches
[03/24 00:02:49    241s] #opt mode = 2
[03/24 00:02:49    241s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:02:49    241s] #Start generate extraction boxes.
[03/24 00:02:49    241s] #
[03/24 00:02:49    241s] #Extract using 30 x 30 Hboxes
[03/24 00:02:49    241s] #3x3 initial hboxes
[03/24 00:02:49    241s] #Use area based hbox pruning.
[03/24 00:02:49    241s] #0/0 hboxes pruned.
[03/24 00:02:49    241s] #Complete generating extraction boxes.
[03/24 00:02:49    241s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.29GHz 12288KB Cache 12CPU...
[03/24 00:02:49    241s] #Process 0 special clock nets for rc extraction
[03/24 00:02:49    241s] #Total 2683 nets were built. 34 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:02:50    242s] #Run Statistics for Extraction:
[03/24 00:02:50    242s] #   Cpu time = 00:00:01, elapsed time = 00:00:00 .
[03/24 00:02:50    242s] #   Increased memory =    62.51 (MB), total memory =  2752.80 (MB), peak memory =  2950.64 (MB)
[03/24 00:02:50    242s] #
[03/24 00:02:50    242s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[03/24 00:02:50    242s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2718.83 (MB), peak = 2950.64 (MB)
[03/24 00:02:50    242s] #RC Statistics: 10613 Res, 7144 Ground Cap, 345 XCap (Edge to Edge)
[03/24 00:02:50    242s] #RC V/H edge ratio: 0.50, Avg V/H Edge Length: 2729.79 (7242), Avg L-Edge Length: 12649.84 (1562)
[03/24 00:02:50    242s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d
[03/24 00:02:50    242s] #Finish registering nets and terms for rcdb.
[03/24 00:02:50    242s] #Start writing RC data.
[03/24 00:02:50    242s] #Finish writing RC data
[03/24 00:02:50    242s] #Finish writing rcdb with 16650 nodes, 13967 edges, and 828 xcaps
[03/24 00:02:50    242s] #34 inserted nodes are removed
[03/24 00:02:50    242s] ### track-assign external-init starts on Fri Mar 24 00:02:50 2023 with memory = 2720.75 (MB), peak = 2950.64 (MB)
[03/24 00:02:50    242s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:50    242s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:50    242s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.40 [6]--
[03/24 00:02:50    242s] ### track-assign engine-init starts on Fri Mar 24 00:02:50 2023 with memory = 2720.75 (MB), peak = 2950.64 (MB)
[03/24 00:02:50    242s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:50    242s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.09 [6]--
[03/24 00:02:50    242s] #Remove Post Track Assignment Wire Spread
[03/24 00:02:50    242s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:50    242s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d' ...
[03/24 00:02:50    242s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d' for reading (mem: 3527.035M)
[03/24 00:02:50    242s] Reading RCDB with compressed RC data.
[03/24 00:02:50    242s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d' for content verification (mem: 3527.035M)
[03/24 00:02:50    242s] Reading RCDB with compressed RC data.
[03/24 00:02:50    242s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d': 0 access done (mem: 3527.035M)
[03/24 00:02:50    242s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d': 0 access done (mem: 3527.035M)
[03/24 00:02:50    242s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3527.035M)
[03/24 00:02:50    242s] Following multi-corner parasitics specified:
[03/24 00:02:50    242s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d (rcdb)
[03/24 00:02:50    242s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d' for reading (mem: 3527.035M)
[03/24 00:02:50    242s] Reading RCDB with compressed RC data.
[03/24 00:02:50    242s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d specified
[03/24 00:02:50    242s] Cell PE_top, hinst 
[03/24 00:02:50    242s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:02:50    242s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_GB1Gey.rcdb.d': 0 access done (mem: 3543.035M)
[03/24 00:02:50    242s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3495.035M)
[03/24 00:02:50    242s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_O40g8z.rcdb.d/PE_top.rcdb.d' for reading (mem: 3495.035M)
[03/24 00:02:50    242s] Reading RCDB with compressed RC data.
[03/24 00:02:51    242s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_O40g8z.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3495.035M)
[03/24 00:02:51    242s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3495.035M)
[03/24 00:02:51    242s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3495.035M)
[03/24 00:02:51    242s] #
[03/24 00:02:51    242s] #Restore RCDB.
[03/24 00:02:51    242s] ### track-assign external-init starts on Fri Mar 24 00:02:51 2023 with memory = 2719.96 (MB), peak = 2950.64 (MB)
[03/24 00:02:51    242s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:51    242s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:51    242s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.66 [6]--
[03/24 00:02:51    242s] ### track-assign engine-init starts on Fri Mar 24 00:02:51 2023 with memory = 2719.96 (MB), peak = 2950.64 (MB)
[03/24 00:02:51    242s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:51    242s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.21 [6]--
[03/24 00:02:51    242s] #Remove Post Track Assignment Wire Spread
[03/24 00:02:51    242s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:51    242s] #
[03/24 00:02:51    242s] #Complete tQuantus RC extraction.
[03/24 00:02:51    242s] #Cpu time = 00:00:02
[03/24 00:02:51    242s] #Elapsed time = 00:00:03
[03/24 00:02:51    242s] #Increased memory = 31.42 (MB)
[03/24 00:02:51    242s] #Total memory = 2711.04 (MB)
[03/24 00:02:51    242s] #Peak memory = 2950.64 (MB)
[03/24 00:02:51    242s] #
[03/24 00:02:51    242s] Un-suppress "**WARN ..." messages.
[03/24 00:02:51    242s] #RC Extraction Completed...
[03/24 00:02:51    242s] ### update_timing starts on Fri Mar 24 00:02:51 2023 with memory = 2711.04 (MB), peak = 2950.64 (MB)
[03/24 00:02:51    242s] AAE_INFO: switching -siAware from false to true ...
[03/24 00:02:51    243s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/24 00:02:51    243s] ### generate_timing_data starts on Fri Mar 24 00:02:51 2023 with memory = 2693.31 (MB), peak = 2950.64 (MB)
[03/24 00:02:51    243s] #Reporting timing...
[03/24 00:02:51    243s] **WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
[03/24 00:02:51    243s] ### report_timing starts on Fri Mar 24 00:02:51 2023 with memory = 2698.98 (MB), peak = 2950.64 (MB)
[03/24 00:02:51    244s] ### report_timing cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:2.9 GB --2.08 [6]--
[03/24 00:02:51    244s] #Normalized TNS: -31.452 -> -20.968, r2r -2.277 -> -1.518, unit 1000.000, clk period 1.500 (ns)
[03/24 00:02:51    244s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2777.86 (MB), peak = 2950.64 (MB)
[03/24 00:02:51    244s] #Library Standard Delay: 22.70ps
[03/24 00:02:51    244s] #Slack threshold: 0.00ps
[03/24 00:02:51    244s] ### generate_net_cdm_timing starts on Fri Mar 24 00:02:51 2023 with memory = 2777.86 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    244s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.68 [6]--
[03/24 00:02:52    244s] #*** Analyzed 150 timing critical paths, and collected 104.
[03/24 00:02:52    244s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2778.80 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    244s] ### Use bna from skp: 0
[03/24 00:02:52    244s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2779.58 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    244s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[03/24 00:02:52    245s] Worst slack reported in the design = -0.091296 (late)
[03/24 00:02:52    245s] *** writeDesignTiming (0:00:00.2) ***
[03/24 00:02:52    245s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2779.71 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] Un-suppress "**WARN ..." messages.
[03/24 00:02:52    245s] ### generate_timing_data cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:2.9 GB --1.77 [6]--
[03/24 00:02:52    245s] #Number of victim nets: 0
[03/24 00:02:52    245s] #Number of aggressor nets: 0
[03/24 00:02:52    245s] #Number of weak nets: 179
[03/24 00:02:52    245s] #Number of critical nets: 176
[03/24 00:02:52    245s] #	level 1 [-216.0,  -50.5]: 164 nets
[03/24 00:02:52    245s] #	level 2 [-216.0, -170.8]: 6 nets
[03/24 00:02:52    245s] #	level 3 [-170.8, -115.5]: 6 nets
[03/24 00:02:52    245s] #Total number of nets: 2683
[03/24 00:02:52    245s] ### update_timing cpu:00:00:02, real:00:00:01, mem:2.7 GB, peak:2.9 GB --1.75 [6]--
[03/24 00:02:52    245s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:02:52    245s] ### update_timing_after_routing cpu:00:00:05, real:00:00:04, mem:2.7 GB, peak:2.9 GB --1.23 [6]--
[03/24 00:02:52    245s] #Total number of significant detoured timing critical nets is 0
[03/24 00:02:52    245s] #Total number of selected detoured timing critical nets is 1
[03/24 00:02:52    245s] #Setup timing driven post global route constraints on 181 nets
[03/24 00:02:52    245s] #3 critical nets are selected for extra spacing.
[03/24 00:02:52    245s] #Only one existing metal stack or more than three stacks, skip layer assignment!
[03/24 00:02:52    245s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.98 [6]--
[03/24 00:02:52    245s] ### cal_base_flow starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### init_flow_edge starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.09 [6]--
[03/24 00:02:52    245s] ### cal_flow starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:52    245s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.02 [6]--
[03/24 00:02:52    245s] ### report_overcon starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] #                 OverCon       OverCon       OverCon          
[03/24 00:02:52    245s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/24 00:02:52    245s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/24 00:02:52    245s] #  --------------------------------------------------------------------------
[03/24 00:02:52    245s] #  M2            3(0.15%)      1(0.05%)      1(0.05%)   (0.26%)     0.37  
[03/24 00:02:52    245s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.28  
[03/24 00:02:52    245s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.06  
[03/24 00:02:52    245s] #  --------------------------------------------------------------------------
[03/24 00:02:52    245s] #     Total      3(0.05%)      1(0.02%)      1(0.02%)   (0.09%)
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/24 00:02:52    245s] #  Overflow after GR: 0.00% H + 0.09% V
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:52    245s] ### cal_base_flow starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### init_flow_edge starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.10 [6]--
[03/24 00:02:52    245s] ### cal_flow starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.99 [6]--
[03/24 00:02:52    245s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.01 [6]--
[03/24 00:02:52    245s] ### generate_cong_map_content starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### Sync with Inovus CongMap starts on Fri Mar 24 00:02:52 2023 with memory = 2782.02 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] #Hotspot report including placement blocked areas
[03/24 00:02:52    245s] OPERPROF: Starting HotSpotCal at level 1, MEM:3594.8M, EPOCH TIME: 1679630572.499361
[03/24 00:02:52    245s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:52    245s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[03/24 00:02:52    245s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:52    245s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[03/24 00:02:52    245s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[03/24 00:02:52    245s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[03/24 00:02:52    245s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:52    245s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[03/24 00:02:52    245s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:52    245s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[03/24 00:02:52    245s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[03/24 00:02:52    245s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:52    245s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/24 00:02:52    245s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/24 00:02:52    245s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.016, REAL:0.020, MEM:3594.8M, EPOCH TIME: 1679630572.519245
[03/24 00:02:52    245s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.82 [6]--
[03/24 00:02:52    245s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.86 [6]--
[03/24 00:02:52    245s] ### update starts on Fri Mar 24 00:02:52 2023 with memory = 2781.39 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### update cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.29 [6]--
[03/24 00:02:52    245s] ### report_overcon starts on Fri Mar 24 00:02:52 2023 with memory = 2781.39 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.98 [6]--
[03/24 00:02:52    245s] ### report_overcon starts on Fri Mar 24 00:02:52 2023 with memory = 2781.39 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] #Max overcon = 3 tracks.
[03/24 00:02:52    245s] #Total overcon = 0.09%.
[03/24 00:02:52    245s] #Worst layer Gcell overcon rate = 0.00%.
[03/24 00:02:52    245s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] #----------------------------------------------------
[03/24 00:02:52    245s] # Summary of active signal nets routing constraints
[03/24 00:02:52    245s] #+--------------------------+-----------+
[03/24 00:02:52    245s] #| Avoid Detour             |         1 |
[03/24 00:02:52    245s] #| Prefer Extra Space       |         3 |
[03/24 00:02:52    245s] #+--------------------------+-----------+
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] #----------------------------------------------------
[03/24 00:02:52    245s] #Complete Global Routing.
[03/24 00:02:52    245s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:52    245s] #Total wire length = 66094 um.
[03/24 00:02:52    245s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:52    245s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:52    245s] #Total wire length on LAYER M2 = 22635 um.
[03/24 00:02:52    245s] #Total wire length on LAYER M3 = 32081 um.
[03/24 00:02:52    245s] #Total wire length on LAYER M4 = 11377 um.
[03/24 00:02:52    245s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:52    245s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:52    245s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:52    245s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:52    245s] #Total number of vias = 15205
[03/24 00:02:52    245s] #Up-Via Summary (total 15205):
[03/24 00:02:52    245s] #           
[03/24 00:02:52    245s] #-----------------------
[03/24 00:02:52    245s] # M1               8894
[03/24 00:02:52    245s] # M2               5189
[03/24 00:02:52    245s] # M3               1122
[03/24 00:02:52    245s] #-----------------------
[03/24 00:02:52    245s] #                 15205 
[03/24 00:02:52    245s] #
[03/24 00:02:52    245s] #Total number of involved regular nets 341
[03/24 00:02:52    245s] #Maximum src to sink distance  349.7
[03/24 00:02:52    245s] #Average of max src_to_sink distance  87.2
[03/24 00:02:52    245s] #Average of ave src_to_sink distance  62.8
[03/24 00:02:52    245s] #Total number of involved priority nets 18
[03/24 00:02:52    245s] #Maximum src to sink distance for priority net 329.2
[03/24 00:02:52    245s] #Average of max src_to_sink distance for priority net 113.8
[03/24 00:02:52    245s] #Average of ave src_to_sink distance for priority net 67.4
[03/24 00:02:52    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2779.50 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### run_free_timing_graph starts on Fri Mar 24 00:02:52 2023 with memory = 2779.50 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:02:52    245s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/24 00:02:52    245s] Type 'man IMPCTE-104' for more detail.
[03/24 00:02:52    245s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:02:52    245s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:2.9 GB --0.96 [6]--
[03/24 00:02:52    245s] ### run_build_timing_graph starts on Fri Mar 24 00:02:52 2023 with memory = 2727.95 (MB), peak = 2950.64 (MB)
[03/24 00:02:52    245s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:02:52    245s] Current (total cpu=0:04:06, real=0:18:56, peak res=2950.6M, current mem=2522.2M)
[03/24 00:02:52    245s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2533.0M, current mem=2533.0M)
[03/24 00:02:53    245s] Current (total cpu=0:04:06, real=0:18:57, peak res=2950.6M, current mem=2533.0M)
[03/24 00:02:53    245s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:02:53    245s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.00 [6]--
[03/24 00:02:53    245s] ### track-assign external-init starts on Fri Mar 24 00:02:53 2023 with memory = 2533.01 (MB), peak = 2950.64 (MB)
[03/24 00:02:53    245s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:53    245s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:53    245s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.51 [6]--
[03/24 00:02:53    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.01 (MB), peak = 2950.64 (MB)
[03/24 00:02:53    245s] #* Importing design timing data...
[03/24 00:02:53    245s] #Number of victim nets: 0
[03/24 00:02:53    245s] #Number of aggressor nets: 0
[03/24 00:02:53    245s] #Number of weak nets: 179
[03/24 00:02:53    245s] #Number of critical nets: 176
[03/24 00:02:53    245s] #	level 1 [-216.0,  -50.5]: 164 nets
[03/24 00:02:53    245s] #	level 2 [-216.0, -170.8]: 6 nets
[03/24 00:02:53    245s] #	level 3 [-170.8, -115.5]: 6 nets
[03/24 00:02:53    245s] #Total number of nets: 2683
[03/24 00:02:53    245s] ### track-assign engine-init starts on Fri Mar 24 00:02:53 2023 with memory = 2533.01 (MB), peak = 2950.64 (MB)
[03/24 00:02:53    245s] ### Time Record (Track Assignment) is installed.
[03/24 00:02:53    245s] #
[03/24 00:02:53    245s] #timing driven effort level: 3
[03/24 00:02:53    245s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.99 [6]--
[03/24 00:02:53    245s] ### track-assign core-engine starts on Fri Mar 24 00:02:53 2023 with memory = 2533.01 (MB), peak = 2950.64 (MB)
[03/24 00:02:53    245s] #Start Track Assignment With Timing Driven.
[03/24 00:02:53    246s] #Done with 114 horizontal wires in 2 hboxes and 112 vertical wires in 2 hboxes.
[03/24 00:02:53    246s] #Done with 9 horizontal wires in 2 hboxes and 13 vertical wires in 2 hboxes.
[03/24 00:02:53    246s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/24 00:02:53    246s] #
[03/24 00:02:53    246s] #Track assignment summary:
[03/24 00:02:53    246s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/24 00:02:53    246s] #------------------------------------------------------------------------
[03/24 00:02:53    246s] # M2         22121.86 	  0.03%  	  0.00% 	  0.00%
[03/24 00:02:53    246s] # M3         28867.03 	  0.04%  	  0.00% 	  0.00%
[03/24 00:02:53    246s] # M4          9237.20 	  0.03%  	  0.00% 	  0.00%
[03/24 00:02:53    246s] #------------------------------------------------------------------------
[03/24 00:02:53    246s] # All       60226.09  	  0.03% 	  0.00% 	  0.00%
[03/24 00:02:53    246s] #Complete Track Assignment With Timing Driven.
[03/24 00:02:53    246s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:53    246s] #Total wire length = 66052 um.
[03/24 00:02:53    246s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:53    246s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:53    246s] #Total wire length on LAYER M2 = 22657 um.
[03/24 00:02:53    246s] #Total wire length on LAYER M3 = 32016 um.
[03/24 00:02:53    246s] #Total wire length on LAYER M4 = 11379 um.
[03/24 00:02:53    246s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:53    246s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:53    246s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:53    246s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:53    246s] #Total number of vias = 15205
[03/24 00:02:53    246s] #Up-Via Summary (total 15205):
[03/24 00:02:53    246s] #           
[03/24 00:02:53    246s] #-----------------------
[03/24 00:02:53    246s] # M1               8894
[03/24 00:02:53    246s] # M2               5189
[03/24 00:02:53    246s] # M3               1122
[03/24 00:02:53    246s] #-----------------------
[03/24 00:02:53    246s] #                 15205 
[03/24 00:02:53    246s] #
[03/24 00:02:53    246s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.9 GB --1.02 [6]--
[03/24 00:02:53    246s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:02:53    246s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.20 (MB), peak = 2950.64 (MB)
[03/24 00:02:53    246s] #
[03/24 00:02:53    246s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/24 00:02:53    246s] #Cpu time = 00:00:08
[03/24 00:02:53    246s] #Elapsed time = 00:00:07
[03/24 00:02:53    246s] #Increased memory = -134.82 (MB)
[03/24 00:02:53    246s] #Total memory = 2533.20 (MB)
[03/24 00:02:53    246s] #Peak memory = 2950.64 (MB)
[03/24 00:02:53    246s] #Using multithreading with 6 threads.
[03/24 00:02:53    246s] ### Time Record (Detail Routing) is installed.
[03/24 00:02:53    246s] #Start reading timing information from file .timing_file_406155.tif.gz ...
[03/24 00:02:53    246s] #Read in timing information for 68 ports, 2616 instances from timing file .timing_file_406155.tif.gz.
[03/24 00:02:53    246s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:02:53    246s] #
[03/24 00:02:53    246s] #Start Detail Routing..
[03/24 00:02:53    246s] #start initial detail routing ...
[03/24 00:02:53    246s] ### Design has 0 dirty nets, 2296 dirty-areas)
[03/24 00:02:54    252s] #   number of violations = 735
[03/24 00:02:54    252s] #
[03/24 00:02:54    252s] #    By Layer and Type :
[03/24 00:02:54    252s] #	          Short   CutSpc ViaInPin   Totals
[03/24 00:02:54    252s] #	M1            0        5      717      722
[03/24 00:02:54    252s] #	M2           13        0        0       13
[03/24 00:02:54    252s] #	Totals       13        5      717      735
[03/24 00:02:54    252s] #885 out of 2616 instances (33.8%) need to be verified(marked ipoed), dirty area = 6.7%.
[03/24 00:02:54    253s] ### Routing stats: routing = 84.09% dirty-area = 65.96%
[03/24 00:02:54    253s] #   number of violations = 730
[03/24 00:02:54    253s] #
[03/24 00:02:54    253s] #    By Layer and Type :
[03/24 00:02:54    253s] #	          Short ViaInPin   Totals
[03/24 00:02:54    253s] #	M1            0      717      717
[03/24 00:02:54    253s] #	M2           13        0       13
[03/24 00:02:54    253s] #	Totals       13      717      730
[03/24 00:02:54    253s] #cpu time = 00:00:08, elapsed time = 00:00:02, memory = 2568.20 (MB), peak = 2950.64 (MB)
[03/24 00:02:54    254s] #start 1st optimization iteration ...
[03/24 00:02:55    257s] ### Routing stats: routing = 84.97% dirty-area = 65.96%
[03/24 00:02:55    257s] #   number of violations = 0
[03/24 00:02:55    257s] #    number of process antenna violations = 41
[03/24 00:02:55    257s] #cpu time = 00:00:04, elapsed time = 00:00:01, memory = 2572.14 (MB), peak = 2950.64 (MB)
[03/24 00:02:55    257s] #Complete Detail Routing.
[03/24 00:02:55    257s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:55    257s] #Total wire length = 71545 um.
[03/24 00:02:55    257s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:55    257s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:55    257s] #Total wire length on LAYER M2 = 25271 um.
[03/24 00:02:55    257s] #Total wire length on LAYER M3 = 33589 um.
[03/24 00:02:55    257s] #Total wire length on LAYER M4 = 12685 um.
[03/24 00:02:55    257s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:55    257s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:55    257s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:55    257s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:55    257s] #Total number of vias = 19931
[03/24 00:02:55    257s] #Total number of multi-cut vias = 11660 ( 58.5%)
[03/24 00:02:55    257s] #Total number of single cut vias = 8271 ( 41.5%)
[03/24 00:02:55    257s] #Up-Via Summary (total 19931):
[03/24 00:02:55    257s] #                   single-cut          multi-cut      Total
[03/24 00:02:55    258s] #-----------------------------------------------------------
[03/24 00:02:55    258s] # M1              6255 ( 66.3%)      3181 ( 33.7%)       9436
[03/24 00:02:55    258s] # M2              1381 ( 15.7%)      7423 ( 84.3%)       8804
[03/24 00:02:55    258s] # M3               635 ( 37.6%)      1056 ( 62.4%)       1691
[03/24 00:02:55    258s] #-----------------------------------------------------------
[03/24 00:02:55    258s] #                 8271 ( 41.5%)     11660 ( 58.5%)      19931 
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #Total number of DRC violations = 0
[03/24 00:02:55    258s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:02:55    258s] #Cpu time = 00:00:12
[03/24 00:02:55    258s] #Elapsed time = 00:00:02
[03/24 00:02:55    258s] #Increased memory = 38.94 (MB)
[03/24 00:02:55    258s] #Total memory = 2572.14 (MB)
[03/24 00:02:55    258s] #Peak memory = 2950.64 (MB)
[03/24 00:02:55    258s] ### Time Record (Antenna Fixing) is installed.
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #start routing for process antenna violation fix ...
[03/24 00:02:55    258s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:02:55    258s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:02:55    258s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2566.64 (MB), peak = 2950.64 (MB)
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:55    258s] #Total wire length = 71547 um.
[03/24 00:02:55    258s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M2 = 25269 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M3 = 33584 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M4 = 12694 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:55    258s] #Total number of vias = 19977
[03/24 00:02:55    258s] #Total number of multi-cut vias = 11660 ( 58.4%)
[03/24 00:02:55    258s] #Total number of single cut vias = 8317 ( 41.6%)
[03/24 00:02:55    258s] #Up-Via Summary (total 19977):
[03/24 00:02:55    258s] #                   single-cut          multi-cut      Total
[03/24 00:02:55    258s] #-----------------------------------------------------------
[03/24 00:02:55    258s] # M1              6255 ( 66.3%)      3181 ( 33.7%)       9436
[03/24 00:02:55    258s] # M2              1389 ( 15.8%)      7423 ( 84.2%)       8812
[03/24 00:02:55    258s] # M3               673 ( 38.9%)      1056 ( 61.1%)       1729
[03/24 00:02:55    258s] #-----------------------------------------------------------
[03/24 00:02:55    258s] #                 8317 ( 41.6%)     11660 ( 58.4%)      19977 
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #Total number of DRC violations = 0
[03/24 00:02:55    258s] #Total number of process antenna violations = 8
[03/24 00:02:55    258s] #Total number of net violated process antenna rule = 8
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] # start diode insertion for process antenna violation fix ...
[03/24 00:02:55    258s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:02:55    258s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2566.17 (MB), peak = 2950.64 (MB)
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:55    258s] #Total wire length = 71547 um.
[03/24 00:02:55    258s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M2 = 25269 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M3 = 33584 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M4 = 12694 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:55    258s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:55    258s] #Total number of vias = 19977
[03/24 00:02:55    258s] #Total number of multi-cut vias = 11660 ( 58.4%)
[03/24 00:02:55    258s] #Total number of single cut vias = 8317 ( 41.6%)
[03/24 00:02:55    258s] #Up-Via Summary (total 19977):
[03/24 00:02:55    258s] #                   single-cut          multi-cut      Total
[03/24 00:02:55    258s] #-----------------------------------------------------------
[03/24 00:02:55    258s] # M1              6255 ( 66.3%)      3181 ( 33.7%)       9436
[03/24 00:02:55    258s] # M2              1389 ( 15.8%)      7423 ( 84.2%)       8812
[03/24 00:02:55    258s] # M3               673 ( 38.9%)      1056 ( 61.1%)       1729
[03/24 00:02:55    258s] #-----------------------------------------------------------
[03/24 00:02:55    258s] #                 8317 ( 41.6%)     11660 ( 58.4%)      19977 
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #Total number of DRC violations = 0
[03/24 00:02:55    258s] #Total number of process antenna violations = 8
[03/24 00:02:55    258s] #Total number of net violated process antenna rule = 8
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #
[03/24 00:02:55    258s] #start delete and reroute for process antenna violation fix ...
[03/24 00:02:56    259s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:02:56    259s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2567.95 (MB), peak = 2950.64 (MB)
[03/24 00:02:56    259s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:56    259s] #Total wire length = 71642 um.
[03/24 00:02:56    259s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:56    259s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:56    259s] #Total wire length on LAYER M2 = 25867 um.
[03/24 00:02:56    259s] #Total wire length on LAYER M3 = 33678 um.
[03/24 00:02:56    259s] #Total wire length on LAYER M4 = 12098 um.
[03/24 00:02:56    259s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:56    259s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:56    259s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:56    259s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:56    259s] #Total number of vias = 20011
[03/24 00:02:56    259s] #Total number of multi-cut vias = 11697 ( 58.5%)
[03/24 00:02:56    259s] #Total number of single cut vias = 8314 ( 41.5%)
[03/24 00:02:56    259s] #Up-Via Summary (total 20011):
[03/24 00:02:56    259s] #                   single-cut          multi-cut      Total
[03/24 00:02:56    259s] #-----------------------------------------------------------
[03/24 00:02:56    259s] # M1              6254 ( 66.3%)      3182 ( 33.7%)       9436
[03/24 00:02:56    259s] # M2              1388 ( 15.7%)      7476 ( 84.3%)       8864
[03/24 00:02:56    259s] # M3               672 ( 39.3%)      1039 ( 60.7%)       1711
[03/24 00:02:56    259s] #-----------------------------------------------------------
[03/24 00:02:56    259s] #                 8314 ( 41.5%)     11697 ( 58.5%)      20011 
[03/24 00:02:56    259s] #
[03/24 00:02:56    259s] #Total number of DRC violations = 0
[03/24 00:02:56    259s] #Total number of process antenna violations = 0
[03/24 00:02:56    259s] #Total number of net violated process antenna rule = 0
[03/24 00:02:56    259s] #
[03/24 00:02:56    259s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:02:56    260s] #
[03/24 00:02:56    260s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:56    260s] #Total wire length = 71642 um.
[03/24 00:02:56    260s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:56    260s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:56    260s] #Total wire length on LAYER M2 = 25867 um.
[03/24 00:02:56    260s] #Total wire length on LAYER M3 = 33678 um.
[03/24 00:02:56    260s] #Total wire length on LAYER M4 = 12098 um.
[03/24 00:02:56    260s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:56    260s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:56    260s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:56    260s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:56    260s] #Total number of vias = 20011
[03/24 00:02:56    260s] #Total number of multi-cut vias = 11697 ( 58.5%)
[03/24 00:02:56    260s] #Total number of single cut vias = 8314 ( 41.5%)
[03/24 00:02:56    260s] #Up-Via Summary (total 20011):
[03/24 00:02:56    260s] #                   single-cut          multi-cut      Total
[03/24 00:02:56    260s] #-----------------------------------------------------------
[03/24 00:02:56    260s] # M1              6254 ( 66.3%)      3182 ( 33.7%)       9436
[03/24 00:02:56    260s] # M2              1388 ( 15.7%)      7476 ( 84.3%)       8864
[03/24 00:02:56    260s] # M3               672 ( 39.3%)      1039 ( 60.7%)       1711
[03/24 00:02:56    260s] #-----------------------------------------------------------
[03/24 00:02:56    260s] #                 8314 ( 41.5%)     11697 ( 58.5%)      20011 
[03/24 00:02:56    260s] #
[03/24 00:02:56    260s] #Total number of DRC violations = 0
[03/24 00:02:56    260s] #Total number of process antenna violations = 0
[03/24 00:02:56    260s] #Total number of net violated process antenna rule = 0
[03/24 00:02:56    260s] #
[03/24 00:02:56    260s] ### Time Record (Antenna Fixing) is uninstalled.
[03/24 00:02:56    260s] ### Time Record (Post Route Via Swapping) is installed.
[03/24 00:02:56    260s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:02:56    260s] #
[03/24 00:02:56    260s] #Start Post Route via swapping..
[03/24 00:02:56    260s] #84.93% of area are rerouted by ECO routing.
[03/24 00:02:56    261s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:02:56    261s] #   number of violations = 0
[03/24 00:02:56    261s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2567.80 (MB), peak = 2950.64 (MB)
[03/24 00:02:56    261s] #CELL_VIEW PE_top,init has no DRC violation.
[03/24 00:02:56    261s] #Total number of DRC violations = 0
[03/24 00:02:56    261s] #Total number of process antenna violations = 0
[03/24 00:02:56    261s] #Total number of net violated process antenna rule = 0
[03/24 00:02:56    261s] #Post Route via swapping is done.
[03/24 00:02:56    261s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/24 00:02:56    261s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:02:56    261s] #Total wire length = 71642 um.
[03/24 00:02:56    261s] #Total half perimeter of net bounding box = 64770 um.
[03/24 00:02:56    261s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:02:56    261s] #Total wire length on LAYER M2 = 25867 um.
[03/24 00:02:56    261s] #Total wire length on LAYER M3 = 33678 um.
[03/24 00:02:56    261s] #Total wire length on LAYER M4 = 12098 um.
[03/24 00:02:56    261s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:02:56    261s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:02:56    261s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:02:56    261s] #Total wire length on LAYER LM = 0 um.
[03/24 00:02:56    261s] #Total number of vias = 20011
[03/24 00:02:56    261s] #Total number of multi-cut vias = 13036 ( 65.1%)
[03/24 00:02:56    261s] #Total number of single cut vias = 6975 ( 34.9%)
[03/24 00:02:56    261s] #Up-Via Summary (total 20011):
[03/24 00:02:56    261s] #                   single-cut          multi-cut      Total
[03/24 00:02:56    261s] #-----------------------------------------------------------
[03/24 00:02:56    261s] # M1              6224 ( 66.0%)      3212 ( 34.0%)       9436
[03/24 00:02:56    261s] # M2               653 (  7.4%)      8211 ( 92.6%)       8864
[03/24 00:02:56    261s] # M3                98 (  5.7%)      1613 ( 94.3%)       1711
[03/24 00:02:56    261s] #-----------------------------------------------------------
[03/24 00:02:56    261s] #                 6975 ( 34.9%)     13036 ( 65.1%)      20011 
[03/24 00:02:56    261s] #
[03/24 00:02:56    261s] #detailRoute Statistics:
[03/24 00:02:56    261s] #Cpu time = 00:00:15
[03/24 00:02:56    261s] #Elapsed time = 00:00:03
[03/24 00:02:56    261s] #Increased memory = 34.60 (MB)
[03/24 00:02:56    261s] #Total memory = 2567.80 (MB)
[03/24 00:02:56    261s] #Peak memory = 2950.64 (MB)
[03/24 00:02:56    261s] ### global_detail_route design signature (61): route=446412239 flt_obj=0 vio=1905142130 shield_wire=1
[03/24 00:02:56    261s] ### Time Record (DB Export) is installed.
[03/24 00:02:56    261s] ### export design design signature (62): route=446412239 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1594736832 dirty_area=0 del_dirty_area=0 cell=291849821 placement=1577877564 pin_access=674620241 inst_pattern=1
[03/24 00:02:56    261s] #	no debugging net set
[03/24 00:02:56    261s] ### Time Record (DB Export) is uninstalled.
[03/24 00:02:56    261s] ### Time Record (Post Callback) is installed.
[03/24 00:02:56    261s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:02:56    261s] #
[03/24 00:02:56    261s] #globalDetailRoute statistics:
[03/24 00:02:56    261s] #Cpu time = 00:00:26
[03/24 00:02:56    261s] #Elapsed time = 00:00:12
[03/24 00:02:56    261s] #Increased memory = -45.84 (MB)
[03/24 00:02:56    261s] #Total memory = 2561.45 (MB)
[03/24 00:02:56    261s] #Peak memory = 2950.64 (MB)
[03/24 00:02:56    261s] #Number of warnings = 8
[03/24 00:02:56    261s] #Total number of warnings = 24
[03/24 00:02:56    261s] #Number of fails = 0
[03/24 00:02:56    261s] #Total number of fails = 0
[03/24 00:02:56    261s] #Complete globalDetailRoute on Fri Mar 24 00:02:56 2023
[03/24 00:02:56    261s] #
[03/24 00:02:56    261s] ### Time Record (globalDetailRoute) is uninstalled.
[03/24 00:02:56    261s] % End globalDetailRoute (date=03/24 00:02:56, total cpu=0:00:25.6, real=0:00:11.0, peak res=2607.3M, current mem=2553.8M)
[03/24 00:02:56    261s] #Default setup view is reset to setupAnalysis.
[03/24 00:02:56    261s] #Default setup view is reset to setupAnalysis.
[03/24 00:02:56    261s] AAE_INFO: Post Route call back at the end of routeDesign
[03/24 00:02:56    261s] #routeDesign: cpu time = 00:00:26, elapsed time = 00:00:12, memory = 2542.16 (MB), peak = 2950.64 (MB)
[03/24 00:02:56    261s] 
[03/24 00:02:56    261s] *** Summary of all messages that are not suppressed in this session:
[03/24 00:02:56    261s] Severity  ID               Count  Summary                                  
[03/24 00:02:56    261s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[03/24 00:02:56    261s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[03/24 00:02:56    261s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/24 00:02:56    261s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/24 00:02:56    261s] *** Message Summary: 8 warning(s), 0 error(s)
[03/24 00:02:56    261s] 
[03/24 00:02:56    261s] ### Time Record (routeDesign) is uninstalled.
[03/24 00:02:56    261s] ### 
[03/24 00:02:56    261s] ###   Scalability Statistics
[03/24 00:02:56    261s] ### 
[03/24 00:02:56    261s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:02:56    261s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/24 00:02:56    261s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:02:56    261s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   Timing Data Generation        |        00:00:07|        00:00:06|             1.3|
[03/24 00:02:56    261s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   Cell Pin Access               |        00:00:01|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   Global Routing                |        00:00:01|        00:00:01|             1.1|
[03/24 00:02:56    261s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[03/24 00:02:56    261s] ###   Detail Routing                |        00:00:12|        00:00:02|             4.8|
[03/24 00:02:56    261s] ###   Antenna Fixing                |        00:00:02|        00:00:01|             1.0|
[03/24 00:02:56    261s] ###   Post Route Via Swapping       |        00:00:01|        00:00:00|             1.0|
[03/24 00:02:56    261s] ###   Entire Command                |        00:00:26|        00:00:12|             2.2|
[03/24 00:02:56    261s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:02:56    261s] ### 
[03/24 00:02:56    261s] #% End routeDesign (date=03/24 00:02:56, total cpu=0:00:25.9, real=0:00:11.0, peak res=2607.9M, current mem=2542.2M)
[03/24 00:02:56    261s] <CMD> saveDesign db/PE_top_routed.enc
[03/24 00:02:57    261s] #% Begin save design ... (date=03/24 00:02:56, mem=2541.2M)
[03/24 00:02:57    261s] % Begin Save ccopt configuration ... (date=03/24 00:02:57, mem=2541.2M)
[03/24 00:02:57    261s] % End Save ccopt configuration ... (date=03/24 00:02:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2541.4M, current mem=2541.4M)
[03/24 00:02:57    261s] % Begin Save netlist data ... (date=03/24 00:02:57, mem=2541.4M)
[03/24 00:02:57    261s] Writing Binary DB to db/PE_top_routed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:02:57    261s] % End Save netlist data ... (date=03/24 00:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2541.5M, current mem=2541.5M)
[03/24 00:02:57    261s] Saving symbol-table file in separate thread ...
[03/24 00:02:57    261s] Saving congestion map file in separate thread ...
[03/24 00:02:57    261s] Saving congestion map file db/PE_top_routed.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:02:57    261s] % Begin Save AAE data ... (date=03/24 00:02:57, mem=2540.8M)
[03/24 00:02:57    261s] Saving AAE Data ...
[03/24 00:02:57    261s] AAE DB initialization (MEM=3282.19 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/24 00:02:57    261s] % End Save AAE data ... (date=03/24 00:02:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=2541.5M, current mem=2541.5M)
[03/24 00:02:57    261s] Saving preference file db/PE_top_routed.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:02:57    261s] Saving mode setting ...
[03/24 00:02:57    261s] Saving global file ...
[03/24 00:02:57    261s] Saving Drc markers ...
[03/24 00:02:57    261s] ... No Drc file written since there is no markers found.
[03/24 00:02:57    261s] % Begin Save routing data ... (date=03/24 00:02:57, mem=2544.0M)
[03/24 00:02:57    261s] Saving route file ...
[03/24 00:02:58    261s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3282.7M) ***
[03/24 00:02:58    261s] % End Save routing data ... (date=03/24 00:02:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=2544.1M, current mem=2544.1M)
[03/24 00:02:58    261s] Saving special route data file in separate thread ...
[03/24 00:02:58    261s] Saving PG file in separate thread ...
[03/24 00:02:58    261s] Saving placement file in separate thread ...
[03/24 00:02:58    261s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:02:58    261s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:02:58    261s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:58    261s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3312.7M) ***
[03/24 00:02:58    261s] Saving PG file db/PE_top_routed.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:02:58 2023)
[03/24 00:02:58    261s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3312.7M) ***
[03/24 00:02:58    261s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:58    261s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:58    262s] Saving property file db/PE_top_routed.enc.dat.tmp/PE_top.prop
[03/24 00:02:58    262s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3304.7M) ***
[03/24 00:02:59    262s] #Saving pin access data to file db/PE_top_routed.enc.dat.tmp/PE_top.apa ...
[03/24 00:02:59    262s] #
[03/24 00:02:59    262s] Saving preRoute extracted patterns in file 'db/PE_top_routed.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:02:59    262s] Saving preRoute extraction data in directory 'db/PE_top_routed.enc.dat.tmp/extraction/' ...
[03/24 00:02:59    262s] Checksum of RCGrid density data::96
[03/24 00:02:59    262s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:59    262s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:02:59    262s] % Begin Save power constraints data ... (date=03/24 00:02:59, mem=2544.2M)
[03/24 00:02:59    262s] % End Save power constraints data ... (date=03/24 00:02:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2544.2M, current mem=2544.2M)
[03/24 00:02:59    262s] Generated self-contained design PE_top_routed.enc.dat.tmp
[03/24 00:02:59    262s] #% End save design ... (date=03/24 00:02:59, total cpu=0:00:00.7, real=0:00:02.0, peak res=2574.8M, current mem=2523.1M)
[03/24 00:02:59    262s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:02:59    262s] 
[03/24 00:02:59    262s] <CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
[03/24 00:02:59    262s] AAE_INFO: switching -siAware from false to true ...
[03/24 00:02:59    262s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[03/24 00:02:59    262s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/24 00:02:59    262s] <CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
[03/24 00:02:59    262s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/24 00:02:59    262s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2523.1M, totSessionCpu=0:04:22 **
[03/24 00:02:59    262s] *** optDesign #3 [begin] : totSession cpu/real = 0:04:22.4/0:18:58.8 (0.2), mem = 3255.7M
[03/24 00:02:59    262s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:02:59    262s] GigaOpt running with 6 threads.
[03/24 00:02:59    262s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:04:22.4/0:18:58.8 (0.2), mem = 3255.7M
[03/24 00:02:59    262s] **INFO: User settings:
[03/24 00:02:59    262s] setNanoRouteMode -drouteAutoStop                                false
[03/24 00:02:59    262s] setNanoRouteMode -drouteFixAntenna                              true
[03/24 00:02:59    262s] setNanoRouteMode -drouteOnGridOnly                              none
[03/24 00:02:59    262s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/24 00:02:59    262s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/24 00:02:59    262s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/24 00:02:59    262s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/24 00:02:59    262s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/24 00:02:59    262s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/24 00:02:59    262s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/24 00:02:59    262s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/24 00:02:59    262s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/24 00:02:59    262s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/24 00:02:59    262s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/24 00:02:59    262s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/24 00:02:59    262s] setNanoRouteMode -routeSiEffort                                 max
[03/24 00:02:59    262s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/24 00:02:59    262s] setNanoRouteMode -routeWithSiDriven                             true
[03/24 00:02:59    262s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/24 00:02:59    262s] setNanoRouteMode -routeWithTimingDriven                         true
[03/24 00:02:59    262s] setNanoRouteMode -routeWithViaInPin                             true
[03/24 00:02:59    262s] setNanoRouteMode -timingEngine                                  .timing_file_406155.tif.gz
[03/24 00:02:59    262s] setDesignMode -process                                          130
[03/24 00:02:59    262s] setExtractRCMode -coupling_c_th                                 0.4
[03/24 00:02:59    262s] setExtractRCMode -effortLevel                                   medium
[03/24 00:02:59    262s] setExtractRCMode -engine                                        preRoute
[03/24 00:02:59    262s] setExtractRCMode -relative_c_th                                 1
[03/24 00:02:59    262s] setExtractRCMode -total_c_th                                    0
[03/24 00:02:59    262s] setDelayCalMode -enable_high_fanout                             true
[03/24 00:02:59    262s] setDelayCalMode -engine                                         aae
[03/24 00:02:59    262s] setDelayCalMode -ignoreNetLoad                                  false
[03/24 00:02:59    262s] setDelayCalMode -reportOutBound                                 true
[03/24 00:02:59    262s] setDelayCalMode -SIAware                                        true
[03/24 00:02:59    262s] setDelayCalMode -socv_accuracy_mode                             low
[03/24 00:02:59    262s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/24 00:02:59    262s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/24 00:02:59    262s] setOptMode -addInst                                             true
[03/24 00:02:59    262s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/24 00:02:59    262s] setOptMode -allEndPoints                                        true
[03/24 00:02:59    262s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/24 00:02:59    262s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/24 00:02:59    262s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/24 00:02:59    262s] setOptMode -autoViewHoldTargetSlack                             500
[03/24 00:02:59    262s] setOptMode -drcMargin                                           0.1
[03/24 00:02:59    262s] setOptMode -effort                                              high
[03/24 00:02:59    262s] setOptMode -fixDrc                                              true
[03/24 00:02:59    262s] setOptMode -fixFanoutLoad                                       true
[03/24 00:02:59    262s] setOptMode -holdTargetSlack                                     0.05
[03/24 00:02:59    262s] setOptMode -maxLength                                           1000
[03/24 00:02:59    262s] setOptMode -optimizeFF                                          true
[03/24 00:02:59    262s] setOptMode -preserveAllSequential                               false
[03/24 00:02:59    262s] setOptMode -restruct                                            false
[03/24 00:02:59    262s] setOptMode -setupTargetSlack                                    0.05
[03/24 00:02:59    262s] setOptMode -usefulSkew                                          false
[03/24 00:02:59    262s] setOptMode -usefulSkewCTS                                       true
[03/24 00:02:59    262s] setSIMode -separate_delta_delay_on_data                         true
[03/24 00:02:59    262s] setPlaceMode -place_global_max_density                          0.8
[03/24 00:02:59    262s] setPlaceMode -place_global_uniform_density                      true
[03/24 00:02:59    262s] setPlaceMode -timingDriven                                      true
[03/24 00:02:59    262s] setAnalysisMode -analysisType                                   onChipVariation
[03/24 00:02:59    262s] setAnalysisMode -checkType                                      setup
[03/24 00:02:59    262s] setAnalysisMode -clkSrcPath                                     true
[03/24 00:02:59    262s] setAnalysisMode -clockPropagation                               sdcControl
[03/24 00:02:59    262s] setAnalysisMode -cppr                                           both
[03/24 00:02:59    262s] 
[03/24 00:02:59    262s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/24 00:03:00    262s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:03:00    262s] OPERPROF: Starting DPlace-Init at level 1, MEM:3370.6M, EPOCH TIME: 1679630580.013020
[03/24 00:03:00    262s] Processing tracks to init pin-track alignment.
[03/24 00:03:00    262s] z: 2, totalTracks: 1
[03/24 00:03:00    262s] z: 4, totalTracks: 1
[03/24 00:03:00    262s] z: 6, totalTracks: 1
[03/24 00:03:00    262s] z: 8, totalTracks: 1
[03/24 00:03:00    262s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:00    262s] All LLGs are deleted
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3370.6M, EPOCH TIME: 1679630580.017568
[03/24 00:03:00    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3370.6M, EPOCH TIME: 1679630580.017865
[03/24 00:03:00    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3370.6M, EPOCH TIME: 1679630580.018548
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3466.6M, EPOCH TIME: 1679630580.022326
[03/24 00:03:00    262s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:00    262s] Core basic site is IBM13SITE
[03/24 00:03:00    262s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3466.6M, EPOCH TIME: 1679630580.036951
[03/24 00:03:00    262s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:03:00    262s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/24 00:03:00    262s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.006, REAL:0.004, MEM:3466.6M, EPOCH TIME: 1679630580.041395
[03/24 00:03:00    262s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:03:00    262s] SiteArray: use 479,232 bytes
[03/24 00:03:00    262s] SiteArray: current memory after site array memory allocation 3466.6M
[03/24 00:03:00    262s] SiteArray: FP blocked sites are writable
[03/24 00:03:00    262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:03:00    262s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3434.6M, EPOCH TIME: 1679630580.047346
[03/24 00:03:00    262s] Process 3308 wires and vias for routing blockage analysis
[03/24 00:03:00    262s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.013, REAL:0.006, MEM:3466.6M, EPOCH TIME: 1679630580.053321
[03/24 00:03:00    262s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:03:00    262s] Atter site array init, number of instance map data is 0.
[03/24 00:03:00    262s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.042, REAL:0.032, MEM:3466.6M, EPOCH TIME: 1679630580.054605
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:00    262s] OPERPROF:     Starting CMU at level 3, MEM:3466.6M, EPOCH TIME: 1679630580.055666
[03/24 00:03:00    262s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.005, MEM:3466.6M, EPOCH TIME: 1679630580.060983
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:03:00    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.057, REAL:0.044, MEM:3370.6M, EPOCH TIME: 1679630580.062741
[03/24 00:03:00    262s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3370.6M, EPOCH TIME: 1679630580.062868
[03/24 00:03:00    262s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3370.6M, EPOCH TIME: 1679630580.065624
[03/24 00:03:00    262s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3370.6MB).
[03/24 00:03:00    262s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.054, MEM:3370.6M, EPOCH TIME: 1679630580.066864
[03/24 00:03:00    262s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3370.6M, EPOCH TIME: 1679630580.067001
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.011, REAL:0.008, MEM:3330.6M, EPOCH TIME: 1679630580.074997
[03/24 00:03:00    262s] Effort level <high> specified for reg2reg path_group
[03/24 00:03:00    262s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2598.7M, totSessionCpu=0:04:23 **
[03/24 00:03:00    262s] Existing Dirty Nets : 0
[03/24 00:03:00    262s] New Signature Flow (optDesignCheckOptions) ....
[03/24 00:03:00    262s] #Taking db snapshot
[03/24 00:03:00    262s] #Taking db snapshot ... done
[03/24 00:03:00    262s] OPERPROF: Starting checkPlace at level 1, MEM:3333.6M, EPOCH TIME: 1679630580.180750
[03/24 00:03:00    262s] Processing tracks to init pin-track alignment.
[03/24 00:03:00    262s] z: 2, totalTracks: 1
[03/24 00:03:00    262s] z: 4, totalTracks: 1
[03/24 00:03:00    262s] z: 6, totalTracks: 1
[03/24 00:03:00    262s] z: 8, totalTracks: 1
[03/24 00:03:00    262s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:00    262s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3333.6M, EPOCH TIME: 1679630580.183623
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:00    262s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.017, MEM:3333.6M, EPOCH TIME: 1679630580.200833
[03/24 00:03:00    262s] Begin checking placement ... (start mem=3333.6M, init mem=3333.6M)
[03/24 00:03:00    262s] Begin checking exclusive groups violation ...
[03/24 00:03:00    262s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:03:00    262s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] Running CheckPlace using 6 threads!...
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] ...checkPlace MT is done!
[03/24 00:03:00    262s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3333.6M, EPOCH TIME: 1679630580.221526
[03/24 00:03:00    262s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3333.6M, EPOCH TIME: 1679630580.223439
[03/24 00:03:00    262s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:03:00    262s] *info: Unplaced = 0           
[03/24 00:03:00    262s] Placement Density:30.51%(34322/112493)
[03/24 00:03:00    262s] Placement Density (including fixed std cells):30.51%(34322/112493)
[03/24 00:03:00    262s] All LLGs are deleted
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3333.6M, EPOCH TIME: 1679630580.225205
[03/24 00:03:00    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3333.6M, EPOCH TIME: 1679630580.225477
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3333.6M)
[03/24 00:03:00    262s] OPERPROF: Finished checkPlace at level 1, CPU:0.071, REAL:0.046, MEM:3333.6M, EPOCH TIME: 1679630580.226645
[03/24 00:03:00    262s]  Initial DC engine is -> aae
[03/24 00:03:00    262s]  
[03/24 00:03:00    262s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/24 00:03:00    262s]  
[03/24 00:03:00    262s]  
[03/24 00:03:00    262s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/24 00:03:00    262s]  
[03/24 00:03:00    262s] Reset EOS DB
[03/24 00:03:00    262s] Ignoring AAE DB Resetting ...
[03/24 00:03:00    262s]  Set Options for AAE Based Opt flow 
[03/24 00:03:00    262s] *** optDesign -postRoute ***
[03/24 00:03:00    262s] DRC Margin: user margin 0.1; extra margin 0
[03/24 00:03:00    262s] Setup Target Slack: user slack 0.05
[03/24 00:03:00    262s] Hold Target Slack: user slack 0.05
[03/24 00:03:00    262s] All LLGs are deleted
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3333.6M, EPOCH TIME: 1679630580.245443
[03/24 00:03:00    262s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3333.6M, EPOCH TIME: 1679630580.245702
[03/24 00:03:00    262s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3333.6M, EPOCH TIME: 1679630580.246242
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3397.6M, EPOCH TIME: 1679630580.248943
[03/24 00:03:00    262s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:00    262s] Core basic site is IBM13SITE
[03/24 00:03:00    262s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3397.6M, EPOCH TIME: 1679630580.259006
[03/24 00:03:00    262s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:00    262s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:00    262s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.005, MEM:3429.6M, EPOCH TIME: 1679630580.264300
[03/24 00:03:00    262s] Fast DP-INIT is on for default
[03/24 00:03:00    262s] Atter site array init, number of instance map data is 0.
[03/24 00:03:00    262s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.022, MEM:3429.6M, EPOCH TIME: 1679630580.271353
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:00    262s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.029, MEM:3333.6M, EPOCH TIME: 1679630580.275076
[03/24 00:03:00    262s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:00    262s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:00    262s] Multi-VT timing optimization disabled based on library information.
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:00    262s] Deleting Lib Analyzer.
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:00    262s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:00    262s] Summary for sequential cells identification: 
[03/24 00:03:00    262s]   Identified SBFF number: 112
[03/24 00:03:00    262s]   Identified MBFF number: 0
[03/24 00:03:00    262s]   Identified SB Latch number: 0
[03/24 00:03:00    262s]   Identified MB Latch number: 0
[03/24 00:03:00    262s]   Not identified SBFF number: 8
[03/24 00:03:00    262s]   Not identified MBFF number: 0
[03/24 00:03:00    262s]   Not identified SB Latch number: 0
[03/24 00:03:00    262s]   Not identified MB Latch number: 0
[03/24 00:03:00    262s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:00    262s]  Visiting view : setupAnalysis
[03/24 00:03:00    262s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:00    262s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:00    262s]  Visiting view : holdAnalysis
[03/24 00:03:00    262s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:00    262s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:00    262s] TLC MultiMap info (StdDelay):
[03/24 00:03:00    262s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:00    262s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:00    262s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:00    262s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:00    262s]  Setting StdDelay to: 22.7ps
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:00    262s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.6/0:00:00.5 (1.3), totSession cpu/real = 0:04:23.0/0:18:59.3 (0.2), mem = 3333.6M
[03/24 00:03:00    262s] 
[03/24 00:03:00    262s] =============================================================================================
[03/24 00:03:00    262s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.14-s109_1
[03/24 00:03:00    262s] =============================================================================================
[03/24 00:03:00    262s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:00    262s] ---------------------------------------------------------------------------------------------
[03/24 00:03:00    262s] [ CellServerInit         ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:03:00    262s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:00    262s] [ MetricInit             ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:00    262s] [ CheckPlace             ]      1   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:00    262s] [ MISC                   ]          0:00:00.4  (  87.2 % )     0:00:00.4 /  0:00:00.5    1.3
[03/24 00:03:00    262s] ---------------------------------------------------------------------------------------------
[03/24 00:03:00    262s]  InitOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.6    1.3
[03/24 00:03:00    262s] ---------------------------------------------------------------------------------------------
[03/24 00:03:00    262s] 
[03/24 00:03:00    263s] ** INFO : this run is activating 'postRoute' automaton
[03/24 00:03:00    263s] **INFO: flowCheckPoint #1 InitialSummary
[03/24 00:03:00    263s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/24 00:03:00    263s] ### Net info: total nets: 2685
[03/24 00:03:00    263s] ### Net info: dirty nets: 0
[03/24 00:03:00    263s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:00    263s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:00    263s] #num needed restored net=0
[03/24 00:03:00    263s] #need_extraction net=0 (total=2685)
[03/24 00:03:00    263s] ### Net info: fully routed nets: 2683
[03/24 00:03:00    263s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:00    263s] ### Net info: unrouted nets: 0
[03/24 00:03:00    263s] ### Net info: re-extraction nets: 0
[03/24 00:03:00    263s] ### Net info: ignored nets: 0
[03/24 00:03:00    263s] ### Net info: skip routing nets: 0
[03/24 00:03:00    263s] ### import design signature (63): route=395383993 fixed_route=395383993 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1341734060 dirty_area=0 del_dirty_area=0 cell=291849821 placement=1577877564 pin_access=674620241 inst_pattern=1
[03/24 00:03:00    263s] #Extract in post route mode
[03/24 00:03:00    263s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/24 00:03:00    263s] #Fast data preparation for tQuantus.
[03/24 00:03:00    263s] #Start routing data preparation on Fri Mar 24 00:03:00 2023
[03/24 00:03:00    263s] #
[03/24 00:03:00    263s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:00    263s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:00    263s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:00    263s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:00    263s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:00    263s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:00    263s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:00    263s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:00    263s] #Regenerating Ggrids automatically.
[03/24 00:03:00    263s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:00    263s] #Using automatically generated G-grids.
[03/24 00:03:00    263s] #Done routing data preparation.
[03/24 00:03:00    263s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2602.60 (MB), peak = 2950.64 (MB)
[03/24 00:03:00    263s] #Start routing data preparation on Fri Mar 24 00:03:00 2023
[03/24 00:03:00    263s] #
[03/24 00:03:00    263s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:00    263s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:00    263s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:00    263s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:00    263s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:00    263s] #Build and mark too close pins for the same net.
[03/24 00:03:00    263s] #Regenerating Ggrids automatically.
[03/24 00:03:00    263s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:00    263s] #Using automatically generated G-grids.
[03/24 00:03:00    263s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:00    263s] #Done routing data preparation.
[03/24 00:03:00    263s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2608.17 (MB), peak = 2950.64 (MB)
[03/24 00:03:00    263s] #
[03/24 00:03:00    263s] #Start tQuantus RC extraction...
[03/24 00:03:00    263s] #Start building rc corner(s)...
[03/24 00:03:00    263s] #Number of RC Corner = 1
[03/24 00:03:00    263s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:00    263s] #M1 -> M1 (1)
[03/24 00:03:00    263s] #M2 -> M2 (2)
[03/24 00:03:00    263s] #M3 -> M3 (3)
[03/24 00:03:00    263s] #M4 -> M4 (4)
[03/24 00:03:00    263s] #M5 -> M5 (5)
[03/24 00:03:00    263s] #M6 -> M6 (6)
[03/24 00:03:00    263s] #MQ -> MQ (7)
[03/24 00:03:00    263s] #LM -> LM (8)
[03/24 00:03:00    263s] #SADV-On
[03/24 00:03:00    263s] # Corner(s) : 
[03/24 00:03:00    263s] #rc-typ [25.00]
[03/24 00:03:01    263s] # Corner id: 0
[03/24 00:03:01    263s] # Layout Scale: 1.000000
[03/24 00:03:01    263s] # Has Metal Fill model: yes
[03/24 00:03:01    263s] # Temperature was set
[03/24 00:03:01    263s] # Temperature : 25.000000
[03/24 00:03:01    263s] # Ref. Temp   : 25.000000
[03/24 00:03:01    263s] #SADV-Off
[03/24 00:03:01    263s] #total pattern=120 [8, 324]
[03/24 00:03:01    263s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:01    263s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:01    263s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:01    263s] #number model r/c [1,1] [8,324] read
[03/24 00:03:01    263s] #0 rcmodel(s) requires rebuild
[03/24 00:03:01    263s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2609.47 (MB), peak = 2950.64 (MB)
[03/24 00:03:01    263s] #Start building rc corner(s)...
[03/24 00:03:01    263s] #Number of RC Corner = 1
[03/24 00:03:01    263s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:01    263s] #M1 -> M1 (1)
[03/24 00:03:01    263s] #M2 -> M2 (2)
[03/24 00:03:01    263s] #M3 -> M3 (3)
[03/24 00:03:01    263s] #M4 -> M4 (4)
[03/24 00:03:01    263s] #M5 -> M5 (5)
[03/24 00:03:01    263s] #M6 -> M6 (6)
[03/24 00:03:01    263s] #MQ -> MQ (7)
[03/24 00:03:01    263s] #LM -> LM (8)
[03/24 00:03:01    263s] #SADV-On
[03/24 00:03:01    263s] # Corner(s) : 
[03/24 00:03:01    263s] #rc-typ [25.00]
[03/24 00:03:01    264s] # Corner id: 0
[03/24 00:03:01    264s] # Layout Scale: 1.000000
[03/24 00:03:01    264s] # Has Metal Fill model: yes
[03/24 00:03:01    264s] # Temperature was set
[03/24 00:03:01    264s] # Temperature : 25.000000
[03/24 00:03:01    264s] # Ref. Temp   : 25.000000
[03/24 00:03:01    264s] #SADV-Off
[03/24 00:03:01    264s] #total pattern=120 [8, 324]
[03/24 00:03:01    264s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:01    264s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:01    264s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:01    264s] #number model r/c [1,1] [8,324] read
[03/24 00:03:01    264s] #0 rcmodel(s) requires rebuild
[03/24 00:03:01    264s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2608.48 (MB), peak = 2950.64 (MB)
[03/24 00:03:01    264s] #Finish check_net_pin_list step Enter extract
[03/24 00:03:01    264s] #Start init net ripin tree building
[03/24 00:03:01    264s] #Finish init net ripin tree building
[03/24 00:03:01    264s] #Cpu time = 00:00:00
[03/24 00:03:01    264s] #Elapsed time = 00:00:00
[03/24 00:03:01    264s] #Increased memory = 0.00 (MB)
[03/24 00:03:01    264s] #Total memory = 2608.48 (MB)
[03/24 00:03:01    264s] #Peak memory = 2950.64 (MB)
[03/24 00:03:01    264s] #Using multithreading with 6 threads.
[03/24 00:03:01    264s] #begin processing metal fill model file
[03/24 00:03:01    264s] #end processing metal fill model file
[03/24 00:03:01    264s] #Length limit = 200 pitches
[03/24 00:03:01    264s] #opt mode = 2
[03/24 00:03:01    264s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:03:01    264s] #Start generate extraction boxes.
[03/24 00:03:01    264s] #
[03/24 00:03:01    264s] #Extract using 30 x 30 Hboxes
[03/24 00:03:01    264s] #3x3 initial hboxes
[03/24 00:03:01    264s] #Use area based hbox pruning.
[03/24 00:03:01    264s] #0/0 hboxes pruned.
[03/24 00:03:01    264s] #Complete generating extraction boxes.
[03/24 00:03:01    264s] #Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
[03/24 00:03:01    264s] #Process 0 special clock nets for rc extraction
[03/24 00:03:01    264s] #Total 2683 nets were built. 37 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:03:02    265s] #Run Statistics for Extraction:
[03/24 00:03:02    265s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/24 00:03:02    265s] #   Increased memory =    49.21 (MB), total memory =  2658.36 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:02    265s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d
[03/24 00:03:02    265s] #Finish registering nets and terms for rcdb.
[03/24 00:03:02    265s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2616.61 (MB), peak = 2950.64 (MB)
[03/24 00:03:02    265s] #RC Statistics: 14526 Res, 7703 Ground Cap, 2539 XCap (Edge to Edge)
[03/24 00:03:02    265s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 2548.33 (7776), Avg L-Edge Length: 7543.96 (3443)
[03/24 00:03:02    265s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d.
[03/24 00:03:02    265s] #Start writing RC data.
[03/24 00:03:02    265s] #Finish writing RC data
[03/24 00:03:02    265s] #Finish writing rcdb with 17209 nodes, 14526 edges, and 5316 xcaps
[03/24 00:03:02    265s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2612.82 (MB), peak = 2950.64 (MB)
[03/24 00:03:02    265s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d' ...
[03/24 00:03:02    265s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d' for reading (mem: 3402.293M)
[03/24 00:03:02    265s] Reading RCDB with compressed RC data.
[03/24 00:03:02    265s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d' for content verification (mem: 3402.293M)
[03/24 00:03:02    265s] Reading RCDB with compressed RC data.
[03/24 00:03:02    265s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d': 0 access done (mem: 3402.293M)
[03/24 00:03:02    265s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d': 0 access done (mem: 3402.293M)
[03/24 00:03:02    265s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3402.293M)
[03/24 00:03:02    265s] Following multi-corner parasitics specified:
[03/24 00:03:02    265s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d (rcdb)
[03/24 00:03:02    265s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d' for reading (mem: 3402.293M)
[03/24 00:03:02    265s] Reading RCDB with compressed RC data.
[03/24 00:03:02    265s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d specified
[03/24 00:03:02    265s] Cell PE_top, hinst 
[03/24 00:03:02    265s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:03:02    265s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_q47Uvw.rcdb.d': 0 access done (mem: 3418.293M)
[03/24 00:03:02    265s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3402.293M)
[03/24 00:03:02    265s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_ZnQ4CQ.rcdb.d/PE_top.rcdb.d' for reading (mem: 3402.293M)
[03/24 00:03:02    265s] Reading RCDB with compressed RC data.
[03/24 00:03:03    266s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_ZnQ4CQ.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3402.293M)
[03/24 00:03:03    266s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3402.293M)
[03/24 00:03:03    266s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3402.293M)
[03/24 00:03:03    266s] #
[03/24 00:03:03    266s] #Restore RCDB.
[03/24 00:03:03    266s] #
[03/24 00:03:03    266s] #Complete tQuantus RC extraction.
[03/24 00:03:03    266s] #Cpu time = 00:00:03
[03/24 00:03:03    266s] #Elapsed time = 00:00:03
[03/24 00:03:03    266s] #Increased memory = 4.67 (MB)
[03/24 00:03:03    266s] #Total memory = 2612.84 (MB)
[03/24 00:03:03    266s] #Peak memory = 2950.64 (MB)
[03/24 00:03:03    266s] #
[03/24 00:03:03    266s] #37 inserted nodes are removed
[03/24 00:03:03    266s] ### export design design signature (65): route=1719693060 fixed_route=1719693060 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1811812733 dirty_area=0 del_dirty_area=0 cell=291849821 placement=1577877564 pin_access=674620241 inst_pattern=1
[03/24 00:03:03    266s] #	no debugging net set
[03/24 00:03:03    266s] #Start Inst Signature in MT(0)
[03/24 00:03:03    266s] #Start Net Signature in MT(15672861)
[03/24 00:03:03    266s] #Calculate SNet Signature in MT (68556542)
[03/24 00:03:03    266s] #Run time and memory report for RC extraction:
[03/24 00:03:03    266s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:03:03    266s] #Run Statistics for snet signature:
[03/24 00:03:03    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.47/6, scale score = 0.25.
[03/24 00:03:03    266s] #    Increased memory =    -0.02 (MB), total memory =  2598.98 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:03    266s] #Run Statistics for Net Final Signature:
[03/24 00:03:03    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:03    266s] #   Increased memory =     0.00 (MB), total memory =  2599.00 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:03    266s] #Run Statistics for Net launch:
[03/24 00:03:03    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.48/6, scale score = 0.75.
[03/24 00:03:03    266s] #    Increased memory =     0.02 (MB), total memory =  2599.00 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:03    266s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:03:03    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:03    266s] #   Increased memory =     0.00 (MB), total memory =  2598.98 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:03    266s] #Run Statistics for net signature:
[03/24 00:03:03    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.17/6, scale score = 0.53.
[03/24 00:03:03    266s] #    Increased memory =     0.02 (MB), total memory =  2599.00 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:03    266s] #Run Statistics for inst signature:
[03/24 00:03:03    266s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.96/6, scale score = 0.33.
[03/24 00:03:03    266s] #    Increased memory =    -0.24 (MB), total memory =  2598.98 (MB), peak memory =  2950.64 (MB)
[03/24 00:03:03    266s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_ZnQ4CQ.rcdb.d/PE_top.rcdb.d' for reading (mem: 3336.293M)
[03/24 00:03:03    266s] Reading RCDB with compressed RC data.
[03/24 00:03:03    266s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3338.3M)
[03/24 00:03:03    266s] Starting delay calculation for Setup views
[03/24 00:03:03    266s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:03:03    266s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[03/24 00:03:03    266s] AAE DB initialization (MEM=3366.91 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/24 00:03:03    266s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:03:03    266s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:03:03    266s] #################################################################################
[03/24 00:03:03    266s] # Design Stage: PostRoute
[03/24 00:03:03    266s] # Design Name: PE_top
[03/24 00:03:03    266s] # Design Mode: 130nm
[03/24 00:03:03    266s] # Analysis Mode: MMMC OCV 
[03/24 00:03:03    266s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:03:03    266s] # Signoff Settings: SI On 
[03/24 00:03:03    266s] #################################################################################
[03/24 00:03:03    266s] Topological Sorting (REAL = 0:00:00.0, MEM = 3366.9M, InitMEM = 3366.9M)
[03/24 00:03:03    266s] Setting infinite Tws ...
[03/24 00:03:03    266s] First Iteration Infinite Tw... 
[03/24 00:03:03    266s] Calculate early delays in OCV mode...
[03/24 00:03:03    266s] Calculate late delays in OCV mode...
[03/24 00:03:03    266s] Start delay calculation (fullDC) (6 T). (MEM=3366.91)
[03/24 00:03:03    266s] Start AAE Lib Loading. (MEM=3378.52)
[03/24 00:03:03    266s] End AAE Lib Loading. (MEM=3397.6 CPU=0:00:00.0 Real=0:00:00.0)
[03/24 00:03:03    266s] End AAE Lib Interpolated Model. (MEM=3397.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:03    266s] **WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./PE_top.dc.outbound.slew.{early|late}.<view-name>.txt.
[03/24 00:03:04    267s] Total number of fetched objects 2683
[03/24 00:03:04    267s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:03:04    267s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:04    267s] End delay calculation. (MEM=3758.45 CPU=0:00:00.8 REAL=0:00:01.0)
[03/24 00:03:04    267s] End delay calculation (fullDC). (MEM=3758.45 CPU=0:00:01.1 REAL=0:00:01.0)
[03/24 00:03:04    267s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 3758.4M) ***
[03/24 00:03:04    267s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3702.4M)
[03/24 00:03:04    267s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:03:04    267s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3702.4M)
[03/24 00:03:04    267s] 
[03/24 00:03:04    267s] Executing IPO callback for view pruning ..
[03/24 00:03:04    267s] Starting SI iteration 2
[03/24 00:03:04    268s] Calculate early delays in OCV mode...
[03/24 00:03:04    268s] Calculate late delays in OCV mode...
[03/24 00:03:04    268s] Start delay calculation (fullDC) (6 T). (MEM=3605.6)
[03/24 00:03:04    268s] End AAE Lib Interpolated Model. (MEM=3605.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:04    268s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:03:04    268s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:03:04    268s] Total number of fetched objects 2683
[03/24 00:03:04    268s] AAE_INFO-618: Total number of nets in the design is 2685,  5.8 percent of the nets selected for SI analysis
[03/24 00:03:04    268s] End delay calculation. (MEM=3874.81 CPU=0:00:00.2 REAL=0:00:00.0)
[03/24 00:03:04    268s] End delay calculation (fullDC). (MEM=3874.81 CPU=0:00:00.2 REAL=0:00:00.0)
[03/24 00:03:04    268s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 3874.8M) ***
[03/24 00:03:04    268s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:01.0 totSessionCpu=0:04:29 mem=3880.8M)
[03/24 00:03:04    268s] End AAE Lib Interpolated Model. (MEM=3880.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:04    268s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3880.8M, EPOCH TIME: 1679630584.751398
[03/24 00:03:04    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:04    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:04    268s] 
[03/24 00:03:04    268s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:04    268s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:3912.8M, EPOCH TIME: 1679630584.770623
[03/24 00:03:04    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:04    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:04    268s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.044  | -0.012  |
|           TNS (ns):| -0.046  |  0.000  | -0.046  |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3911.3M, EPOCH TIME: 1679630584.849361
[03/24 00:03:04    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:04    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:04    268s] 
[03/24 00:03:04    268s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:04    268s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:3912.8M, EPOCH TIME: 1679630584.865078
[03/24 00:03:04    268s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:04    268s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:04    268s] Density: 30.511%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2784.1M, totSessionCpu=0:04:29 **
[03/24 00:03:04    268s] OPTC: m1 20.0 20.0
[03/24 00:03:04    268s] Setting latch borrow mode to budget during optimization.
[03/24 00:03:04    269s] Info: Done creating the CCOpt slew target map.
[03/24 00:03:04    269s] **INFO: flowCheckPoint #2 OptimizationPass1
[03/24 00:03:05    269s] Glitch fixing enabled
[03/24 00:03:05    269s] *** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:04:29.0/0:19:03.9 (0.2), mem = 3616.8M
[03/24 00:03:05    269s] Running CCOpt-PRO on entire clock network
[03/24 00:03:05    269s] Net route status summary:
[03/24 00:03:05    269s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:05    269s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:05    269s] Clock tree cells fixed by user: 0 out of 17 (0%)
[03/24 00:03:05    269s] PRO...
[03/24 00:03:05    269s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/24 00:03:05    269s] Initializing clock structures...
[03/24 00:03:05    269s]   Creating own balancer
[03/24 00:03:05    269s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/24 00:03:05    269s]   Removing CTS place status from clock tree and sinks.
[03/24 00:03:05    269s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[03/24 00:03:05    269s]   Initializing legalizer
[03/24 00:03:05    269s]   Using cell based legalization.
[03/24 00:03:05    269s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:03:05    269s] OPERPROF: Starting DPlace-Init at level 1, MEM:3616.8M, EPOCH TIME: 1679630585.019711
[03/24 00:03:05    269s] Processing tracks to init pin-track alignment.
[03/24 00:03:05    269s] z: 2, totalTracks: 1
[03/24 00:03:05    269s] z: 4, totalTracks: 1
[03/24 00:03:05    269s] z: 6, totalTracks: 1
[03/24 00:03:05    269s] z: 8, totalTracks: 1
[03/24 00:03:05    269s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:05    269s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3616.8M, EPOCH TIME: 1679630585.023814
[03/24 00:03:05    269s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:05    269s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:05    269s] 
[03/24 00:03:05    269s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:05    269s] 
[03/24 00:03:05    269s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:05    269s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3648.8M, EPOCH TIME: 1679630585.041829
[03/24 00:03:05    269s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3648.8M, EPOCH TIME: 1679630585.041969
[03/24 00:03:05    269s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.002, MEM:3648.8M, EPOCH TIME: 1679630585.044381
[03/24 00:03:05    269s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3648.8MB).
[03/24 00:03:05    269s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.025, MEM:3648.8M, EPOCH TIME: 1679630585.044873
[03/24 00:03:05    269s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:05    269s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:05    269s] (I)      Load db... (mem=3648.8M)
[03/24 00:03:05    269s] (I)      Read data from FE... (mem=3648.8M)
[03/24 00:03:05    269s] (I)      Number of ignored instance 0
[03/24 00:03:05    269s] (I)      Number of inbound cells 0
[03/24 00:03:05    269s] (I)      Number of opened ILM blockages 0
[03/24 00:03:05    269s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/24 00:03:05    269s] (I)      numMoveCells=1900, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/24 00:03:05    269s] (I)      cell height: 3600, count: 2616
[03/24 00:03:05    269s] (I)      Read rows... (mem=3648.8M)
[03/24 00:03:05    269s] (I)      rowRegion is not equal to core box, resetting core box
[03/24 00:03:05    269s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/24 00:03:05    269s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/24 00:03:05    269s] (I)      Done Read rows (cpu=0.000s, mem=3648.8M)
[03/24 00:03:05    269s] (I)      Done Read data from FE (cpu=0.003s, mem=3648.8M)
[03/24 00:03:05    269s] (I)      Done Load db (cpu=0.003s, mem=3648.8M)
[03/24 00:03:05    269s] (I)      Constructing placeable region... (mem=3648.8M)
[03/24 00:03:05    269s] (I)      Constructing bin map
[03/24 00:03:05    269s] (I)      Initialize bin information with width=36000 height=36000
[03/24 00:03:05    269s] (I)      Done constructing bin map
[03/24 00:03:05    269s] (I)      Compute region effective width... (mem=3648.8M)
[03/24 00:03:05    269s] (I)      Done Compute region effective width (cpu=0.000s, mem=3648.8M)
[03/24 00:03:05    269s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3648.8M)
[03/24 00:03:05    269s]   Legalizer reserving space for clock trees
[03/24 00:03:05    269s]   Accumulated time to calculate placeable region: 0.00901
[03/24 00:03:05    269s]   Accumulated time to calculate placeable region: 0.00903
[03/24 00:03:05    269s]   Accumulated time to calculate placeable region: 0.00905
[03/24 00:03:05    269s]   Reconstructing clock tree datastructures, skew aware...
[03/24 00:03:05    269s]     Validating CTS configuration...
[03/24 00:03:05    269s]     Checking module port directions...
[03/24 00:03:05    269s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:05    269s]     Non-default CCOpt properties:
[03/24 00:03:05    269s]       Public non-default CCOpt properties:
[03/24 00:03:05    269s]         adjacent_rows_legal: true (default: false)
[03/24 00:03:05    269s]         cell_density is set for at least one object
[03/24 00:03:05    269s]         cell_halo_rows: 0 (default: 1)
[03/24 00:03:05    269s]         cell_halo_sites: 0 (default: 4)
[03/24 00:03:05    269s]         primary_delay_corner: worstDelay (default: )
[03/24 00:03:05    269s]         route_type is set for at least one object
[03/24 00:03:05    269s]         source_driver is set for at least one object
[03/24 00:03:05    269s]         target_insertion_delay is set for at least one object
[03/24 00:03:05    269s]         target_max_trans is set for at least one object
[03/24 00:03:05    269s]         target_max_trans_sdc is set for at least one object
[03/24 00:03:05    269s]         target_skew is set for at least one object
[03/24 00:03:05    269s]         target_skew_wire is set for at least one object
[03/24 00:03:05    269s]         use_inverters is set for at least one object
[03/24 00:03:05    269s]       Private non-default CCOpt properties:
[03/24 00:03:05    269s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/24 00:03:05    269s]         clock_nets_detailed_routed: 1 (default: false)
[03/24 00:03:05    269s]         cluster_when_starting_skewing: 1 (default: false)
[03/24 00:03:05    269s]         force_design_routing_status: 1 (default: auto)
[03/24 00:03:05    269s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/24 00:03:05    269s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/24 00:03:05    269s]         r2r_iterations: 5 (default: 1)
[03/24 00:03:05    269s]     Route type trimming info:
[03/24 00:03:05    269s]       No route type modifications were made.
[03/24 00:03:05    269s] End AAE Lib Interpolated Model. (MEM=3651.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.00932
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.00935
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.00937
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.00939
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.00944
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.00948
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0127
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0173
[03/24 00:03:05    269s] (I)      Initializing Steiner engine. 
[03/24 00:03:05    269s] (I)      ================== Layers ==================
[03/24 00:03:05    269s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:05    269s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:03:05    269s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:05    269s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:03:05    269s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:03:05    269s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:05    269s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:03:05    269s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:05    269s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/24 00:03:05    269s]     Original list had 8 cells:
[03/24 00:03:05    269s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:05    269s]     Library trimming was not able to trim any cells:
[03/24 00:03:05    269s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0183
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0183
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0183
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0185
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0269
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0389
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0409
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0409
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.041
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0405
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0409
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0405
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.044
[03/24 00:03:05    269s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/24 00:03:05    269s]     Original list had 9 cells:
[03/24 00:03:05    269s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/24 00:03:05    269s]     New trimmed list has 8 cells:
[03/24 00:03:05    269s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0405
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0441
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0442
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0442
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0442
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0443
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0443
[03/24 00:03:05    269s] Accumulated time to calculate placeable region: 0.0441
[03/24 00:03:05    269s]     Accumulated time to calculate placeable region: 0.0444
[03/24 00:03:05    269s]     Clock tree balancer configuration for clock_tree clk:
[03/24 00:03:05    269s]     Non-default CCOpt properties:
[03/24 00:03:05    269s]       Public non-default CCOpt properties:
[03/24 00:03:05    269s]         cell_density: 1 (default: 0.75)
[03/24 00:03:05    269s]         route_type (leaf): default_route_type_leaf (default: default)
[03/24 00:03:05    269s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/24 00:03:05    269s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/24 00:03:05    269s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/24 00:03:05    269s]         use_inverters: true (default: auto)
[03/24 00:03:05    269s]       No private non-default CCOpt properties
[03/24 00:03:05    269s]     For power domain auto-default:
[03/24 00:03:05    269s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:05    269s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/24 00:03:05    269s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/24 00:03:05    269s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/24 00:03:05    269s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
[03/24 00:03:05    269s]     Top Routing info:
[03/24 00:03:05    269s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:03:05    269s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:03:05    269s]     Trunk Routing info:
[03/24 00:03:05    269s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:05    269s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:05    269s]     Leaf Routing info:
[03/24 00:03:05    269s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:05    269s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:05    269s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/24 00:03:05    269s]       Slew time target (leaf):    0.100ns
[03/24 00:03:05    269s]       Slew time target (trunk):   0.100ns
[03/24 00:03:05    269s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/24 00:03:05    269s]       Buffer unit delay: 0.084ns
[03/24 00:03:05    269s]       Buffer max distance: 540.378um
[03/24 00:03:05    269s]     Fastest wire driving cells and distances:
[03/24 00:03:05    269s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/24 00:03:05    269s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/24 00:03:05    269s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/24 00:03:05    269s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/24 00:03:05    269s]     
[03/24 00:03:05    269s]     
[03/24 00:03:05    269s]     Logic Sizing Table:
[03/24 00:03:05    269s]     
[03/24 00:03:05    269s]     ----------------------------------------------------------
[03/24 00:03:05    269s]     Cell    Instance count    Source    Eligible library cells
[03/24 00:03:05    269s]     ----------------------------------------------------------
[03/24 00:03:05    269s]       (empty table)
[03/24 00:03:05    269s]     ----------------------------------------------------------
[03/24 00:03:05    269s]     
[03/24 00:03:05    269s]     
[03/24 00:03:05    269s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:03:05    270s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:05    270s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/24 00:03:05    270s]       Sources:                     pin clk
[03/24 00:03:05    270s]       Total number of sinks:       716
[03/24 00:03:05    270s]       Delay constrained sinks:     716
[03/24 00:03:05    270s]       Constrains:                  default
[03/24 00:03:05    270s]       Non-leaf sinks:              0
[03/24 00:03:05    270s]       Ignore pins:                 0
[03/24 00:03:05    270s]      Timing corner worstDelay:setup.late:
[03/24 00:03:05    270s]       Skew target:                 0.100ns
[03/24 00:03:05    270s]       Insertion delay target:      0.100ns
[03/24 00:03:05    270s]     Primary reporting skew groups are:
[03/24 00:03:05    270s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Clock DAG stats initial state:
[03/24 00:03:05    270s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:05    270s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:05    270s]       misc counts      : r=1, pp=0
[03/24 00:03:05    270s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:05    270s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:05    270s]     Clock DAG library cell distribution initial state {count}:
[03/24 00:03:05    270s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:05    270s]     Clock DAG hash initial state: 18067489572986562304 15348301977417552439
[03/24 00:03:05    270s]     CTS services accumulated run-time stats initial state:
[03/24 00:03:05    270s]       delay calculator: calls=21502, total_wall_time=0.869s, mean_wall_time=0.040ms
[03/24 00:03:05    270s]       legalizer: calls=1908, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:03:05    270s]       steiner router: calls=17519, total_wall_time=0.602s, mean_wall_time=0.034ms
[03/24 00:03:05    270s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:03:05    270s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:05    270s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     M1       N            H          0.317         0.288         0.091
[03/24 00:03:05    270s]     M2       Y            V          0.186         0.327         0.061
[03/24 00:03:05    270s]     M3       Y            H          0.186         0.328         0.061
[03/24 00:03:05    270s]     M4       Y            V          0.186         0.327         0.061
[03/24 00:03:05    270s]     M5       N            H          0.186         0.328         0.061
[03/24 00:03:05    270s]     M6       N            V          0.181         0.323         0.058
[03/24 00:03:05    270s]     MQ       N            H          0.075         0.283         0.021
[03/24 00:03:05    270s]     LM       N            V          0.068         0.289         0.020
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:05    270s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Layer information for route type default_route_type_leaf:
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:05    270s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     M1       N            H          0.317         0.213         0.068
[03/24 00:03:05    270s]     M2       N            V          0.186         0.267         0.050
[03/24 00:03:05    270s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:03:05    270s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:03:05    270s]     M5       N            H          0.186         0.263         0.049
[03/24 00:03:05    270s]     M6       N            V          0.181         0.254         0.046
[03/24 00:03:05    270s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:03:05    270s]     LM       N            V          0.068         0.231         0.016
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:05    270s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Layer information for route type default_route_type_nonleaf:
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:05    270s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     M1       N            H          0.317         0.213         0.068
[03/24 00:03:05    270s]     M2       N            V          0.186         0.267         0.050
[03/24 00:03:05    270s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:03:05    270s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:03:05    270s]     M5       N            H          0.186         0.263         0.049
[03/24 00:03:05    270s]     M6       N            V          0.181         0.254         0.046
[03/24 00:03:05    270s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:03:05    270s]     LM       N            V          0.068         0.231         0.016
[03/24 00:03:05    270s]     --------------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Via selection for estimated routes (rule default):
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     ------------------------------------------------------------
[03/24 00:03:05    270s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/24 00:03:05    270s]     Range                (Ohm)    (fF)     (fs)     Only
[03/24 00:03:05    270s]     ------------------------------------------------------------
[03/24 00:03:05    270s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/24 00:03:05    270s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/24 00:03:05    270s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/24 00:03:05    270s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/24 00:03:05    270s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/24 00:03:05    270s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/24 00:03:05    270s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/24 00:03:05    270s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/24 00:03:05    270s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/24 00:03:05    270s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/24 00:03:05    270s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/24 00:03:05    270s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/24 00:03:05    270s]     ------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/24 00:03:05    270s]     No ideal or dont_touch nets found in the clock tree
[03/24 00:03:05    270s]     No dont_touch hnets found in the clock tree
[03/24 00:03:05    270s]     No dont_touch hpins found in the clock network.
[03/24 00:03:05    270s]     Checking for illegal sizes of clock logic instances...
[03/24 00:03:05    270s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Filtering reasons for cell type: buffer
[03/24 00:03:05    270s]     =======================================
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:05    270s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:03:05    270s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:05    270s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/24 00:03:05    270s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Filtering reasons for cell type: inverter
[03/24 00:03:05    270s]     =========================================
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:05    270s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:03:05    270s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:05    270s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/24 00:03:05    270s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/24 00:03:05    270s]                                                                     INVXLTR }
[03/24 00:03:05    270s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Validating CTS configuration done. (took cpu=0:00:00.9 real=0:00:00.8)
[03/24 00:03:05    270s]     CCOpt configuration status: all checks passed.
[03/24 00:03:05    270s]   Reconstructing clock tree datastructures, skew aware done.
[03/24 00:03:05    270s] Initializing clock structures done.
[03/24 00:03:05    270s] PRO...
[03/24 00:03:05    270s]   PRO active optimizations:
[03/24 00:03:05    270s]    - DRV fixing with sizing
[03/24 00:03:05    270s]   
[03/24 00:03:05    270s]   Detected clock skew data from CTS
[03/24 00:03:05    270s]   Clock DAG stats PRO initial state:
[03/24 00:03:05    270s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:05    270s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:05    270s]     misc counts      : r=1, pp=0
[03/24 00:03:05    270s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:05    270s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:05    270s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:05    270s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:05    270s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:05    270s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:05    270s]   Clock DAG net violations PRO initial state:
[03/24 00:03:05    270s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:05    270s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/24 00:03:05    270s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:05    270s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:05    270s]   Clock DAG library cell distribution PRO initial state {count}:
[03/24 00:03:05    270s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:05    270s]   Clock DAG hash PRO initial state: 18067489572986562304 15348301977417552439
[03/24 00:03:05    270s]   CTS services accumulated run-time stats PRO initial state:
[03/24 00:03:05    270s]     delay calculator: calls=21502, total_wall_time=0.869s, mean_wall_time=0.040ms
[03/24 00:03:05    270s]     legalizer: calls=1908, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:03:05    270s]     steiner router: calls=17519, total_wall_time=0.602s, mean_wall_time=0.034ms
[03/24 00:03:05    270s]   Primary reporting skew groups PRO initial state:
[03/24 00:03:05    270s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:05    270s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:05    270s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:05    270s]   Skew group summary PRO initial state:
[03/24 00:03:05    270s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:03:05    270s]   Recomputing CTS skew targets...
[03/24 00:03:05    270s]   Resolving skew group constraints...
[03/24 00:03:05    270s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:03:05    270s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.256ns.
[03/24 00:03:05    270s] Type 'man IMPCCOPT-1059' for more detail.
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     Slackened skew group targets:
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     ---------------------------------------------------------------------
[03/24 00:03:05    270s]     Skew group               Desired    Slackened    Desired    Slackened
[03/24 00:03:05    270s]                              Target     Target       Target     Target
[03/24 00:03:05    270s]                              Max ID     Max ID       Skew       Skew
[03/24 00:03:05    270s]     ---------------------------------------------------------------------
[03/24 00:03:05    270s]     clk/typConstraintMode     0.150       0.256         -           -
[03/24 00:03:05    270s]     ---------------------------------------------------------------------
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]     
[03/24 00:03:05    270s]   Resolving skew group constraints done.
[03/24 00:03:05    270s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:03:05    270s]   PRO Fixing DRVs...
[03/24 00:03:05    270s]     Clock DAG hash before 'PRO Fixing DRVs': 18067489572986562304 15348301977417552439
[03/24 00:03:05    270s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/24 00:03:05    270s]       delay calculator: calls=21542, total_wall_time=0.870s, mean_wall_time=0.040ms
[03/24 00:03:05    270s]       legalizer: calls=1908, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:03:05    270s]       steiner router: calls=17559, total_wall_time=0.603s, mean_wall_time=0.034ms
[03/24 00:03:05    270s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:03:06    270s]     CCOpt-PRO: considered: 18, tested: 18, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
[03/24 00:03:06    270s]     
[03/24 00:03:06    270s]     PRO Statistics: Fix DRVs (cell sizing):
[03/24 00:03:06    270s]     =======================================
[03/24 00:03:06    270s]     
[03/24 00:03:06    270s]     Cell changes by Net Type:
[03/24 00:03:06    270s]     
[03/24 00:03:06    270s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/24 00:03:06    270s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]     top                0                    0           0            0                    0                  0
[03/24 00:03:06    270s]     trunk              0                    0           0            0                    0                  0
[03/24 00:03:06    270s]     leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:03:06    270s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]     Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:03:06    270s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]     
[03/24 00:03:06    270s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[03/24 00:03:06    270s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/24 00:03:06    270s]     
[03/24 00:03:06    270s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/24 00:03:06    270s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:06    270s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:06    270s]       misc counts      : r=1, pp=0
[03/24 00:03:06    270s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:06    270s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:06    270s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:06    270s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:06    270s]       wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:06    270s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:06    270s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/24 00:03:06    270s]       Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:06    270s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/24 00:03:06    270s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:06    270s]       Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:06    270s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/24 00:03:06    270s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:06    270s]     Clock DAG hash after 'PRO Fixing DRVs': 18067489572986562304 15348301977417552439
[03/24 00:03:06    270s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/24 00:03:06    270s]       delay calculator: calls=21627, total_wall_time=0.872s, mean_wall_time=0.040ms
[03/24 00:03:06    270s]       legalizer: calls=1913, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:03:06    270s]       steiner router: calls=17639, total_wall_time=0.603s, mean_wall_time=0.034ms
[03/24 00:03:06    270s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/24 00:03:06    270s]       skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:06    270s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:06    270s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:06    270s]     Skew group summary after 'PRO Fixing DRVs':
[03/24 00:03:06    270s]       skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256], skew [0.015 vs 0.100]
[03/24 00:03:06    270s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:03:06    270s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   Slew Diagnostics: After DRV fixing
[03/24 00:03:06    270s]   ==================================
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   Global Causes:
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   -------------------------------------
[03/24 00:03:06    270s]   Cause
[03/24 00:03:06    270s]   -------------------------------------
[03/24 00:03:06    270s]   DRV fixing with buffering is disabled
[03/24 00:03:06    270s]   -------------------------------------
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   Top 5 overslews:
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]   Overslew    Causes                                        Driving Pin
[03/24 00:03:06    270s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]   0.004ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:03:06    270s]   0.003ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00008/Y
[03/24 00:03:06    270s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00006/Y
[03/24 00:03:06    270s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/24 00:03:06    270s]   0.001ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00007/Y
[03/24 00:03:06    270s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   ------------------------------------------
[03/24 00:03:06    270s]   Cause                           Occurences
[03/24 00:03:06    270s]   ------------------------------------------
[03/24 00:03:06    270s]   Inst already optimally sized        5
[03/24 00:03:06    270s]   ------------------------------------------
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   Violation diagnostics counts from the 5 nodes that have violations:
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   ------------------------------------------
[03/24 00:03:06    270s]   Cause                           Occurences
[03/24 00:03:06    270s]   ------------------------------------------
[03/24 00:03:06    270s]   Inst already optimally sized        5
[03/24 00:03:06    270s]   ------------------------------------------
[03/24 00:03:06    270s]   
[03/24 00:03:06    270s]   Reconnecting optimized routes...
[03/24 00:03:06    270s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:06    270s]   Set dirty flag on 0 instances, 0 nets
[03/24 00:03:06    270s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:03:06    270s] End AAE Lib Interpolated Model. (MEM=3953.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:06    270s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:03:06    270s]   Clock DAG stats PRO final:
[03/24 00:03:06    270s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:06    270s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:06    270s]     misc counts      : r=1, pp=0
[03/24 00:03:06    270s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:06    270s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:06    270s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:06    270s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:06    270s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:06    270s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:06    270s]   Clock DAG net violations PRO final:
[03/24 00:03:06    270s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:06    270s]   Clock DAG primary half-corner transition distribution PRO final:
[03/24 00:03:06    270s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:06    270s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:06    270s]   Clock DAG library cell distribution PRO final {count}:
[03/24 00:03:06    270s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:06    270s]   Clock DAG hash PRO final: 18067489572986562304 15348301977417552439
[03/24 00:03:06    270s]   CTS services accumulated run-time stats PRO final:
[03/24 00:03:06    270s]     delay calculator: calls=21645, total_wall_time=0.876s, mean_wall_time=0.040ms
[03/24 00:03:06    270s]     legalizer: calls=1913, total_wall_time=0.048s, mean_wall_time=0.025ms
[03/24 00:03:06    270s]     steiner router: calls=17639, total_wall_time=0.603s, mean_wall_time=0.034ms
[03/24 00:03:06    270s]   Primary reporting skew groups PRO final:
[03/24 00:03:06    270s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:06    270s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:06    270s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:06    270s]   Skew group summary PRO final:
[03/24 00:03:06    270s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:03:06    270s] PRO done.
[03/24 00:03:06    270s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/24 00:03:06    270s] numClockCells = 19, numClockCellsFixed = 0, numClockCellsRestored = 17, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/24 00:03:06    270s] Net route status summary:
[03/24 00:03:06    270s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:06    270s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:06    270s] Updating delays...
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:06    270s] Dumping Information for Job ...
[03/24 00:03:06    270s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/24 00:03:06    270s] Updating delays done.
[03/24 00:03:06    270s] PRO done. (took cpu=0:00:01.3 real=0:00:01.1)
[03/24 00:03:06    270s] Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:03:06    270s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4468.7M, EPOCH TIME: 1679630586.127385
[03/24 00:03:06    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:03:06    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:06    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:06    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:06    270s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.017, REAL:0.013, MEM:3999.4M, EPOCH TIME: 1679630586.139901
[03/24 00:03:06    270s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:06    270s] *** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:04:30.4/0:19:05.1 (0.2), mem = 3991.4M
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s] =============================================================================================
[03/24 00:03:06    270s]  Step TAT Report : ClockDrv #1 / optDesign #3                                   21.14-s109_1
[03/24 00:03:06    270s] =============================================================================================
[03/24 00:03:06    270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:06    270s] ---------------------------------------------------------------------------------------------
[03/24 00:03:06    270s] [ OptimizationStep       ]      1   0:00:01.1  (  98.2 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:03:06    270s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.0
[03/24 00:03:06    270s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/24 00:03:06    270s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:06    270s] ---------------------------------------------------------------------------------------------
[03/24 00:03:06    270s]  ClockDrv #1 TOTAL                  0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:03:06    270s] ---------------------------------------------------------------------------------------------
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:06    270s] **INFO: Start fixing DRV (Mem = 3699.18M) ...
[03/24 00:03:06    270s] Begin: GigaOpt DRV Optimization
[03/24 00:03:06    270s] Glitch fixing enabled
[03/24 00:03:06    270s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/24 00:03:06    270s] *** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:04:30.4/0:19:05.1 (0.2), mem = 3699.2M
[03/24 00:03:06    270s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:06    270s] End AAE Lib Interpolated Model. (MEM=3699.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:06    270s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.23
[03/24 00:03:06    270s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:03:06    270s] ### Creating PhyDesignMc. totSessionCpu=0:04:30 mem=3699.2M
[03/24 00:03:06    270s] OPERPROF: Starting DPlace-Init at level 1, MEM:3699.2M, EPOCH TIME: 1679630586.197239
[03/24 00:03:06    270s] Processing tracks to init pin-track alignment.
[03/24 00:03:06    270s] z: 2, totalTracks: 1
[03/24 00:03:06    270s] z: 4, totalTracks: 1
[03/24 00:03:06    270s] z: 6, totalTracks: 1
[03/24 00:03:06    270s] z: 8, totalTracks: 1
[03/24 00:03:06    270s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:06    270s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3699.2M, EPOCH TIME: 1679630586.201899
[03/24 00:03:06    270s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:06    270s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:06    270s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.026, MEM:3668.2M, EPOCH TIME: 1679630586.227592
[03/24 00:03:06    270s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3668.2M, EPOCH TIME: 1679630586.227744
[03/24 00:03:06    270s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3668.2M, EPOCH TIME: 1679630586.231139
[03/24 00:03:06    270s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3668.2MB).
[03/24 00:03:06    270s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.035, MEM:3668.2M, EPOCH TIME: 1679630586.232033
[03/24 00:03:06    270s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:03:06    270s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:31 mem=3668.2M
[03/24 00:03:06    270s] #optDebug: Start CG creation (mem=3668.2M)
[03/24 00:03:06    270s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/24 00:03:06    270s] (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgPrt (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgEgp (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgPbk (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgNrb(cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgObs (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgCon (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s]  ...processing cgPdm (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3736.2M)
[03/24 00:03:06    270s] ### Creating RouteCongInterface, started
[03/24 00:03:06    270s] {MMLU 0 18 2683}
[03/24 00:03:06    270s] ### Creating LA Mngr. totSessionCpu=0:04:31 mem=3736.2M
[03/24 00:03:06    270s] ### Creating LA Mngr, finished. totSessionCpu=0:04:31 mem=3736.2M
[03/24 00:03:06    270s] ### Creating RouteCongInterface, finished
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s] Creating Lib Analyzer ...
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:06    270s] Summary for sequential cells identification: 
[03/24 00:03:06    270s]   Identified SBFF number: 112
[03/24 00:03:06    270s]   Identified MBFF number: 0
[03/24 00:03:06    270s]   Identified SB Latch number: 0
[03/24 00:03:06    270s]   Identified MB Latch number: 0
[03/24 00:03:06    270s]   Not identified SBFF number: 8
[03/24 00:03:06    270s]   Not identified MBFF number: 0
[03/24 00:03:06    270s]   Not identified SB Latch number: 0
[03/24 00:03:06    270s]   Not identified MB Latch number: 0
[03/24 00:03:06    270s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:06    270s]  Visiting view : setupAnalysis
[03/24 00:03:06    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:06    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:06    270s]  Visiting view : holdAnalysis
[03/24 00:03:06    270s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:06    270s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:06    270s] TLC MultiMap info (StdDelay):
[03/24 00:03:06    270s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:06    270s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:06    270s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:06    270s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:06    270s]  Setting StdDelay to: 22.7ps
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:06    270s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:06    270s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:06    270s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:06    270s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:06    270s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:06    270s] 
[03/24 00:03:06    270s] {RT rc-typ 0 4 4 0}
[03/24 00:03:06    271s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:31 mem=3736.2M
[03/24 00:03:06    271s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:31 mem=3736.2M
[03/24 00:03:06    271s] Creating Lib Analyzer, finished. 
[03/24 00:03:07    271s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/24 00:03:07    271s] **INFO: Disabling fanout fix in postRoute stage.
[03/24 00:03:07    271s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:03:07    271s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:03:07    271s] [GPS-DRV] maxLocalDensity: 0.96
[03/24 00:03:07    271s] [GPS-DRV] MaintainWNS: 1
[03/24 00:03:07    271s] [GPS-DRV] All active and enabled setup views
[03/24 00:03:07    271s] [GPS-DRV]     setupAnalysis
[03/24 00:03:07    271s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:03:07    271s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:03:07    271s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:03:07    271s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/24 00:03:07    271s] [GPS-DRV] timing-driven DRV settings
[03/24 00:03:07    271s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:03:07    271s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3978.5M, EPOCH TIME: 1679630587.199291
[03/24 00:03:07    271s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3978.5M, EPOCH TIME: 1679630587.199471
[03/24 00:03:07    271s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:07    271s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:07    271s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:07    271s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/24 00:03:07    271s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:07    271s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:03:07    271s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:07    271s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:03:07    271s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:03:07    271s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:03:07    271s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.05|       0|       0|       0| 30.51%|          |         |
[03/24 00:03:07    271s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:03:07    271s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:03:07    271s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:03:07    271s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.05|       0|       0|       0| 30.51%| 0:00:00.0|  4010.5M|
[03/24 00:03:07    271s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4010.5M) ***
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s] Begin: glitch net info
[03/24 00:03:07    271s] glitch slack range: number of glitch nets
[03/24 00:03:07    271s] glitch slack < -0.32 : 0
[03/24 00:03:07    271s] -0.32 < glitch slack < -0.28 : 0
[03/24 00:03:07    271s] -0.28 < glitch slack < -0.24 : 0
[03/24 00:03:07    271s] -0.24 < glitch slack < -0.2 : 0
[03/24 00:03:07    271s] -0.2 < glitch slack < -0.16 : 0
[03/24 00:03:07    271s] -0.16 < glitch slack < -0.12 : 0
[03/24 00:03:07    271s] -0.12 < glitch slack < -0.08 : 0
[03/24 00:03:07    271s] -0.08 < glitch slack < -0.04 : 0
[03/24 00:03:07    271s] -0.04 < glitch slack : 0
[03/24 00:03:07    271s] End: glitch net info
[03/24 00:03:07    271s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71642.2, Stn-len 0
[03/24 00:03:07    271s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3849.2M, EPOCH TIME: 1679630587.312820
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3710.9M, EPOCH TIME: 1679630587.319646
[03/24 00:03:07    271s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:03:07    271s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.23
[03/24 00:03:07    271s] *** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.2/0:00:01.1 (1.1), totSession cpu/real = 0:04:31.7/0:19:06.2 (0.2), mem = 3710.9M
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s] =============================================================================================
[03/24 00:03:07    271s]  Step TAT Report : DrvOpt #1 / optDesign #3                                     21.14-s109_1
[03/24 00:03:07    271s] =============================================================================================
[03/24 00:03:07    271s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:07    271s] ---------------------------------------------------------------------------------------------
[03/24 00:03:07    271s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.1    2.0
[03/24 00:03:07    271s] [ CellServerInit         ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:03:07    271s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  55.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:03:07    271s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:07    271s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    1.2
[03/24 00:03:07    271s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:07    271s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:03:07    271s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:03:07    271s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[03/24 00:03:07    271s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    3.3
[03/24 00:03:07    271s] [ DrvComputeSummary      ]      2   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:03:07    271s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:07    271s] [ MISC                   ]          0:00:00.2  (  21.8 % )     0:00:00.2 /  0:00:00.3    1.0
[03/24 00:03:07    271s] ---------------------------------------------------------------------------------------------
[03/24 00:03:07    271s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.2    1.1
[03/24 00:03:07    271s] ---------------------------------------------------------------------------------------------
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s] drv optimizer changes nothing and skips refinePlace
[03/24 00:03:07    271s] End: GigaOpt DRV Optimization
[03/24 00:03:07    271s] **optDesign ... cpu = 0:00:09, real = 0:00:08, mem = 2838.1M, totSessionCpu=0:04:32 **
[03/24 00:03:07    271s] *info:
[03/24 00:03:07    271s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3710.91M).
[03/24 00:03:07    271s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3710.9M, EPOCH TIME: 1679630587.327370
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:07    271s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:3711.6M, EPOCH TIME: 1679630587.352941
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3710.9M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.044  | -0.012  |
|           TNS (ns):| -0.047  |  0.000  | -0.047  |
|    Violating Paths:|    9    |    0    |    9    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3902.1M, EPOCH TIME: 1679630587.442017
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:07    271s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.027, MEM:3903.5M, EPOCH TIME: 1679630587.468665
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] Density: 30.511%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2838.5M, totSessionCpu=0:04:32 **
[03/24 00:03:07    271s]   DRV Snapshot: (REF)
[03/24 00:03:07    271s]          Tran DRV: 0 (0)
[03/24 00:03:07    271s]           Cap DRV: 0 (0)
[03/24 00:03:07    271s]        Fanout DRV: 0 (12)
[03/24 00:03:07    271s]            Glitch: 0 (0)
[03/24 00:03:07    271s] *** Timing NOT met, worst failing slack is -0.012
[03/24 00:03:07    271s] *** Check timing (0:00:00.0)
[03/24 00:03:07    271s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:07    271s] Deleting Lib Analyzer.
[03/24 00:03:07    271s] Begin: GigaOpt Optimization in WNS mode
[03/24 00:03:07    271s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/24 00:03:07    271s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:07    271s] End AAE Lib Interpolated Model. (MEM=3826.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:07    271s] *** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:04:32.0/0:19:06.4 (0.2), mem = 3826.6M
[03/24 00:03:07    271s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.24
[03/24 00:03:07    271s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:03:07    271s] ### Creating PhyDesignMc. totSessionCpu=0:04:32 mem=3826.6M
[03/24 00:03:07    271s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:03:07    271s] OPERPROF: Starting DPlace-Init at level 1, MEM:3826.6M, EPOCH TIME: 1679630587.526957
[03/24 00:03:07    271s] Processing tracks to init pin-track alignment.
[03/24 00:03:07    271s] z: 2, totalTracks: 1
[03/24 00:03:07    271s] z: 4, totalTracks: 1
[03/24 00:03:07    271s] z: 6, totalTracks: 1
[03/24 00:03:07    271s] z: 8, totalTracks: 1
[03/24 00:03:07    271s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:07    271s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3826.6M, EPOCH TIME: 1679630587.531552
[03/24 00:03:07    271s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:07    271s] 
[03/24 00:03:07    271s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:07    271s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.019, REAL:0.018, MEM:3828.1M, EPOCH TIME: 1679630587.549200
[03/24 00:03:07    271s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3828.1M, EPOCH TIME: 1679630587.549314
[03/24 00:03:07    272s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3828.1M, EPOCH TIME: 1679630587.551432
[03/24 00:03:07    272s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3828.1MB).
[03/24 00:03:07    272s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.025, MEM:3828.1M, EPOCH TIME: 1679630587.552313
[03/24 00:03:07    272s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:03:07    272s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:32 mem=3828.1M
[03/24 00:03:07    272s] ### Creating RouteCongInterface, started
[03/24 00:03:07    272s] ### Creating RouteCongInterface, finished
[03/24 00:03:07    272s] 
[03/24 00:03:07    272s] Creating Lib Analyzer ...
[03/24 00:03:07    272s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:07    272s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:07    272s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:07    272s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:07    272s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:07    272s] 
[03/24 00:03:07    272s] {RT rc-typ 0 4 4 0}
[03/24 00:03:08    272s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:33 mem=3828.1M
[03/24 00:03:08    272s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:33 mem=3828.1M
[03/24 00:03:08    272s] Creating Lib Analyzer, finished. 
[03/24 00:03:08    273s] *info: 18 clock nets excluded
[03/24 00:03:08    273s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.406155.2
[03/24 00:03:08    273s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/24 00:03:08    273s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:08    273s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:08    273s] ** GigaOpt Optimizer WNS Slack -0.012 TNS Slack -0.047 Density 30.51
[03/24 00:03:08    273s] Optimizer WNS Pass 0
[03/24 00:03:08    273s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.012|-0.047|
|reg2reg   | 0.044| 0.000|
|HEPG      | 0.044| 0.000|
|All Paths |-0.012|-0.047|
+----------+------+------+

[03/24 00:03:08    273s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4026.1M, EPOCH TIME: 1679630588.772820
[03/24 00:03:08    273s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4026.1M, EPOCH TIME: 1679630588.772946
[03/24 00:03:08    273s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/24 00:03:08    273s] Info: End MT loop @oiCellDelayCachingJob.
[03/24 00:03:08    273s] Active Path Group: reg2reg  
[03/24 00:03:08    273s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:08    273s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:03:08    273s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:08    273s] |   0.044|   -0.012|   0.000|   -0.047|   30.51%|   0:00:00.0| 4026.1M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/24 00:03:08    273s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/24 00:03:08    273s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:08    273s] Dumping Information for Job 6 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U75, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0224 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:08    273s] Dumping Information for Job ...
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U75, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0224 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/24 00:03:08    273s] |   0.047|   -0.012|   0.000|   -0.047|   30.52%|   0:00:00.0| 4233.6M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG92_S4/D        |
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:08    273s] Dumping Information for Job 0 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/24 00:03:08    273s] |   0.050|   -0.012|   0.000|   -0.047|   30.53%|   0:00:00.0| 4234.8M|           NA|       NA| NA                                                 |
[03/24 00:03:08    273s] |   0.050|   -0.012|   0.000|   -0.047|   30.53%|   0:00:00.0| 4234.8M|setupAnalysis|       NA| NA                                                 |
[03/24 00:03:08    273s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:08    273s] 
[03/24 00:03:08    273s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4234.8M) ***
[03/24 00:03:08    273s] Active Path Group: default 
[03/24 00:03:08    273s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:08    273s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:03:08    273s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:08    273s] |  -0.012|   -0.012|  -0.047|   -0.047|   30.53%|   0:00:00.0| 4234.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/24 00:03:08    273s] |        |         |        |         |         |            |        |             |         | _r_REG584_S1/D                                     |
[03/24 00:03:08    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U102, Cell type : NOR3X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__1, Cell type : BUFX3TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    273s] Dumping Information for Job ...
[03/24 00:03:09    273s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/PLACEDFE_OFC108_pe_in_pk_wrb_addr__1, Cell type : BUFX3TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/24 00:03:09    273s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:09    273s] |   0.010|    0.010|   0.000|    0.000|   30.55%|   0:00:01.0| 4245.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/24 00:03:09    273s] |        |         |        |         |         |            |        |             |         | _r_REG170_S1/D                                     |
[03/24 00:03:09    273s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:09    273s] |   0.029|    0.029|   0.000|    0.000|   30.56%|   0:00:00.0| 4245.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
[03/24 00:03:09    273s] |        |         |        |         |         |            |        |             |         | _r_REG537_S1/D                                     |
[03/24 00:03:09    273s] Info: Begin MT loop @opSlackGraph::opVertexEdgeData with 2 threads.
[03/24 00:03:09    273s] Info: End MT loop @opSlackGraph::opVertexEdgeData.
[03/24 00:03:09    274s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U102, Cell type : NOR3X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    274s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U102, Cell type : NOR3X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    274s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U102, Cell type : NOR3X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0270 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    274s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0152 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    274s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0217 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:09    274s] Dumping Information for Job 11 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U6, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0152 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/U4, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0217 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/24 00:03:09    274s] |   0.037|    0.037|   0.000|    0.000|   30.56%|   0:00:00.0| 4246.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
[03/24 00:03:09    274s] |        |         |        |         |         |            |        |             |         | _r_REG744_S1/D                                     |
[03/24 00:03:09    274s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:09    274s] |   0.038|    0.038|   0.000|    0.000|   30.58%|   0:00:00.0| 4246.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
[03/24 00:03:09    274s] |        |         |        |         |         |            |        |             |         | _r_REG162_S1/D                                     |
[03/24 00:03:09    274s] |   0.050|    0.051|   0.000|    0.000|   30.59%|   0:00:00.0| 4246.9M|           NA|       NA| NA                                                 |
[03/24 00:03:09    274s] |   0.050|    0.051|   0.000|    0.000|   30.59%|   0:00:00.0| 4246.9M|setupAnalysis|       NA| NA                                                 |
[03/24 00:03:09    274s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=4246.9M) ***
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=4246.9M) ***
[03/24 00:03:09    274s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.066|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/24 00:03:09    274s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 30.59
[03/24 00:03:09    274s] Update Timing Windows (Threshold 0.023) ...
[03/24 00:03:09    274s] Re Calculate Delays on 5 Nets
[03/24 00:03:09    274s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.066|0.000|
|reg2reg   |0.051|0.000|
|HEPG      |0.051|0.000|
|All Paths |0.051|0.000|
+----------+-----+-----+

[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] *** Finish Post Route Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=4246.9M) ***
[03/24 00:03:09    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.406155.2
[03/24 00:03:09    274s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71642.2, Stn-len 0
[03/24 00:03:09    274s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4085.6M, EPOCH TIME: 1679630589.309026
[03/24 00:03:09    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:09    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:09    274s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:09    274s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:09    274s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.020, REAL:0.016, MEM:3787.4M, EPOCH TIME: 1679630589.325282
[03/24 00:03:09    274s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:03:09    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.24
[03/24 00:03:09    274s] *** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:02.6/0:00:01.8 (1.5), totSession cpu/real = 0:04:34.6/0:19:08.2 (0.2), mem = 3787.4M
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] =============================================================================================
[03/24 00:03:09    274s]  Step TAT Report : WnsOpt #1 / optDesign #3                                     21.14-s109_1
[03/24 00:03:09    274s] =============================================================================================
[03/24 00:03:09    274s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:09    274s] ---------------------------------------------------------------------------------------------
[03/24 00:03:09    274s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  40.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:03:09    274s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:03:09    274s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ TransformInit          ]      1   0:00:00.4  (  22.9 % )     0:00:01.1 /  0:00:01.2    1.0
[03/24 00:03:09    274s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:03:09    274s] [ OptimizationStep       ]      2   0:00:00.1  (   3.2 % )     0:00:00.4 /  0:00:01.1    2.7
[03/24 00:03:09    274s] [ OptSingleIteration     ]      7   0:00:00.0  (   1.5 % )     0:00:00.4 /  0:00:01.1    3.0
[03/24 00:03:09    274s] [ OptGetWeight           ]      7   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ OptEval                ]      7   0:00:00.2  (   9.0 % )     0:00:00.2 /  0:00:00.7    4.2
[03/24 00:03:09    274s] [ OptCommit              ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:03:09    274s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.2    2.8
[03/24 00:03:09    274s] [ IncrDelayCalc          ]     39   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.2    3.6
[03/24 00:03:09    274s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[03/24 00:03:09    274s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.8
[03/24 00:03:09    274s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:09    274s] [ IncrTimingUpdate       ]     14   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.2    2.1
[03/24 00:03:09    274s] [ MISC                   ]          0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.2    1.7
[03/24 00:03:09    274s] ---------------------------------------------------------------------------------------------
[03/24 00:03:09    274s]  WnsOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:02.6    1.5
[03/24 00:03:09    274s] ---------------------------------------------------------------------------------------------
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] **INFO: Skipping refine place as no non-legal commits were detected
[03/24 00:03:09    274s] End: GigaOpt Optimization in WNS mode
[03/24 00:03:09    274s] Skipping post route harden opt
[03/24 00:03:09    274s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:09    274s] Deleting Lib Analyzer.
[03/24 00:03:09    274s] GigaOpt: target slack met, skip TNS optimization
[03/24 00:03:09    274s]   Timing Snapshot: (REF)
[03/24 00:03:09    274s]      Weighted WNS: 0.000
[03/24 00:03:09    274s]       All  PG WNS: 0.000
[03/24 00:03:09    274s]       High PG WNS: 0.000
[03/24 00:03:09    274s]       All  PG TNS: 0.000
[03/24 00:03:09    274s]       High PG TNS: 0.000
[03/24 00:03:09    274s]       Low  PG TNS: 0.000
[03/24 00:03:09    274s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] Creating Lib Analyzer ...
[03/24 00:03:09    274s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:09    274s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:09    274s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:09    274s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:09    274s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:09    274s] 
[03/24 00:03:09    274s] {RT rc-typ 0 4 4 0}
[03/24 00:03:10    275s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:35 mem=3790.1M
[03/24 00:03:10    275s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:35 mem=3790.1M
[03/24 00:03:10    275s] Creating Lib Analyzer, finished. 
[03/24 00:03:10    275s] **INFO: flowCheckPoint #3 OptimizationPreEco
[03/24 00:03:10    275s] Running postRoute recovery in preEcoRoute mode
[03/24 00:03:10    275s] **optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2876.3M, totSessionCpu=0:04:35 **
[03/24 00:03:10    275s]   DRV Snapshot: (TGT)
[03/24 00:03:10    275s]          Tran DRV: 0 (0)
[03/24 00:03:10    275s]           Cap DRV: 0 (0)
[03/24 00:03:10    275s]        Fanout DRV: 0 (12)
[03/24 00:03:10    275s]            Glitch: 0 (0)
[03/24 00:03:10    275s] Checking DRV degradation...
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Recovery Manager:
[03/24 00:03:10    275s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:10    275s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:10    275s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:10    275s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:03:10    275s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3789.20M, totSessionCpu=0:04:35).
[03/24 00:03:10    275s] **optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2876.4M, totSessionCpu=0:04:35 **
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s]   DRV Snapshot: (REF)
[03/24 00:03:10    275s]          Tran DRV: 0 (0)
[03/24 00:03:10    275s]           Cap DRV: 0 (0)
[03/24 00:03:10    275s]        Fanout DRV: 0 (12)
[03/24 00:03:10    275s]            Glitch: 0 (0)
[03/24 00:03:10    275s] Skipping post route harden opt
[03/24 00:03:10    275s] Running refinePlace -preserveRouting true -hardFence false
[03/24 00:03:10    275s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3922.7M, EPOCH TIME: 1679630590.190787
[03/24 00:03:10    275s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3922.7M, EPOCH TIME: 1679630590.190893
[03/24 00:03:10    275s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3922.7M, EPOCH TIME: 1679630590.191046
[03/24 00:03:10    275s] Processing tracks to init pin-track alignment.
[03/24 00:03:10    275s] z: 2, totalTracks: 1
[03/24 00:03:10    275s] z: 4, totalTracks: 1
[03/24 00:03:10    275s] z: 6, totalTracks: 1
[03/24 00:03:10    275s] z: 8, totalTracks: 1
[03/24 00:03:10    275s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:10    275s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3922.7M, EPOCH TIME: 1679630590.195551
[03/24 00:03:10    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:10    275s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.025, REAL:0.025, MEM:3924.2M, EPOCH TIME: 1679630590.220320
[03/24 00:03:10    275s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:3924.2M, EPOCH TIME: 1679630590.220490
[03/24 00:03:10    275s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.004, REAL:0.004, MEM:3924.2M, EPOCH TIME: 1679630590.224044
[03/24 00:03:10    275s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3924.2MB).
[03/24 00:03:10    275s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.035, REAL:0.034, MEM:3924.2M, EPOCH TIME: 1679630590.224972
[03/24 00:03:10    275s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.035, REAL:0.034, MEM:3924.2M, EPOCH TIME: 1679630590.225068
[03/24 00:03:10    275s] TDRefine: refinePlace mode is spiral
[03/24 00:03:10    275s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.14
[03/24 00:03:10    275s] OPERPROF:   Starting RefinePlace at level 2, MEM:3924.2M, EPOCH TIME: 1679630590.225186
[03/24 00:03:10    275s] *** Starting refinePlace (0:04:36 mem=3924.2M) ***
[03/24 00:03:10    275s] Total net bbox length = 5.914e+04 (2.792e+04 3.122e+04) (ext = 3.478e+03)
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:10    275s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:10    275s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:10    275s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3924.2M, EPOCH TIME: 1679630590.230321
[03/24 00:03:10    275s] Starting refinePlace ...
[03/24 00:03:10    275s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:10    275s] One DDP V2 for no tweak run.
[03/24 00:03:10    275s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:10    275s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:3988.2M, EPOCH TIME: 1679630590.238640
[03/24 00:03:10    275s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:03:10    275s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:3988.2M, EPOCH TIME: 1679630590.238793
[03/24 00:03:10    275s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:3988.2M, EPOCH TIME: 1679630590.238925
[03/24 00:03:10    275s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:3988.2M, EPOCH TIME: 1679630590.239000
[03/24 00:03:10    275s] DDP markSite nrRow 93 nrJob 93
[03/24 00:03:10    275s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:3988.2M, EPOCH TIME: 1679630590.239191
[03/24 00:03:10    275s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:3988.2M, EPOCH TIME: 1679630590.239260
[03/24 00:03:10    275s]   Spread Effort: high, post-route mode, useDDP on.
[03/24 00:03:10    275s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3924.2MB) @(0:04:36 - 0:04:36).
[03/24 00:03:10    275s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:03:10    275s] wireLenOptFixPriorityInst 716 inst fixed
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:03:10    275s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:03:10    275s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:03:10    275s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:03:10    275s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3924.2MB) @(0:04:36 - 0:04:36).
[03/24 00:03:10    275s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:03:10    275s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:03:10    275s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3924.2MB
[03/24 00:03:10    275s] Statistics of distance of Instance movement in refine placement:
[03/24 00:03:10    275s]   maximum (X+Y) =         0.00 um
[03/24 00:03:10    275s]   mean    (X+Y) =         0.00 um
[03/24 00:03:10    275s] Summary Report:
[03/24 00:03:10    275s] Instances move: 0 (out of 2599 movable)
[03/24 00:03:10    275s] Instances flipped: 0
[03/24 00:03:10    275s] Mean displacement: 0.00 um
[03/24 00:03:10    275s] Max displacement: 0.00 um 
[03/24 00:03:10    275s] Total instances moved : 0
[03/24 00:03:10    275s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.142, REAL:0.092, MEM:3924.2M, EPOCH TIME: 1679630590.322616
[03/24 00:03:10    275s] Total net bbox length = 5.914e+04 (2.792e+04 3.122e+04) (ext = 3.478e+03)
[03/24 00:03:10    275s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3924.2MB
[03/24 00:03:10    275s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=3924.2MB) @(0:04:36 - 0:04:36).
[03/24 00:03:10    275s] *** Finished refinePlace (0:04:36 mem=3924.2M) ***
[03/24 00:03:10    275s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.14
[03/24 00:03:10    275s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.149, REAL:0.099, MEM:3924.2M, EPOCH TIME: 1679630590.324300
[03/24 00:03:10    275s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3924.2M, EPOCH TIME: 1679630590.324396
[03/24 00:03:10    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:10    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:3790.2M, EPOCH TIME: 1679630590.330098
[03/24 00:03:10    275s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.194, REAL:0.139, MEM:3790.2M, EPOCH TIME: 1679630590.330256
[03/24 00:03:10    275s] {MMLU 0 18 2683}
[03/24 00:03:10    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=3790.2M
[03/24 00:03:10    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=3790.2M
[03/24 00:03:10    275s] Default Rule : ""
[03/24 00:03:10    275s] Non Default Rules :
[03/24 00:03:10    275s] Worst Slack : 0.001 ns
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Start Layer Assignment ...
[03/24 00:03:10    275s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Select 4 cadidates out of 2685.
[03/24 00:03:10    275s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/24 00:03:10    275s] GigaOpt: setting up router preferences
[03/24 00:03:10    275s] GigaOpt: 0 nets assigned router directives
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Start Assign Priority Nets ...
[03/24 00:03:10    275s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:03:10    275s] Existing Priority Nets 0 (0.0%)
[03/24 00:03:10    275s] Total Assign Priority Nets 72 (2.7%)
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Set Prefer Layer Routing Effort ...
[03/24 00:03:10    275s] Total Net(2683) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] {MMLU 0 18 2683}
[03/24 00:03:10    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=3809.3M
[03/24 00:03:10    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=3809.3M
[03/24 00:03:10    275s] #optDebug: Start CG creation (mem=3809.3M)
[03/24 00:03:10    275s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/24 00:03:10    275s] (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgPrt (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgEgp (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgPbk (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgNrb(cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgObs (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgCon (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s]  ...processing cgPdm (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3840.5M)
[03/24 00:03:10    275s] Default Rule : ""
[03/24 00:03:10    275s] Non Default Rules :
[03/24 00:03:10    275s] Worst Slack : 0.001 ns
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Start Layer Assignment ...
[03/24 00:03:10    275s] WNS(0.001ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Select 29 cadidates out of 2685.
[03/24 00:03:10    275s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/24 00:03:10    275s] GigaOpt: setting up router preferences
[03/24 00:03:10    275s] GigaOpt: 0 nets assigned router directives
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s] Start Assign Priority Nets ...
[03/24 00:03:10    275s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:03:10    275s] Existing Priority Nets 0 (0.0%)
[03/24 00:03:10    275s] Total Assign Priority Nets 79 (3.0%)
[03/24 00:03:10    275s] {MMLU 0 18 2683}
[03/24 00:03:10    275s] ### Creating LA Mngr. totSessionCpu=0:04:36 mem=3840.5M
[03/24 00:03:10    275s] ### Creating LA Mngr, finished. totSessionCpu=0:04:36 mem=3840.5M
[03/24 00:03:10    275s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3840.5M, EPOCH TIME: 1679630590.489376
[03/24 00:03:10    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    275s] 
[03/24 00:03:10    275s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:10    275s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.029, MEM:3840.5M, EPOCH TIME: 1679630590.517952
[03/24 00:03:10    275s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:10    275s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    276s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.066  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3945.9M, EPOCH TIME: 1679630590.585694
[03/24 00:03:10    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    276s] 
[03/24 00:03:10    276s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:10    276s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3947.4M, EPOCH TIME: 1679630590.610636
[03/24 00:03:10    276s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:10    276s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:10    276s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2839.9M, totSessionCpu=0:04:36 **
[03/24 00:03:10    276s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[03/24 00:03:10    276s] -routeWithEco false                       # bool, default=false
[03/24 00:03:10    276s] -routeSelectedNetOnly false               # bool, default=false
[03/24 00:03:10    276s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/24 00:03:10    276s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/24 00:03:10    276s] Existing Dirty Nets : 0
[03/24 00:03:10    276s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/24 00:03:10    276s] Reset Dirty Nets : 0
[03/24 00:03:10    276s] *** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:04:36.1/0:19:09.6 (0.2), mem = 3753.8M
[03/24 00:03:10    276s] 
[03/24 00:03:10    276s] globalDetailRoute
[03/24 00:03:10    276s] 
[03/24 00:03:10    276s] #Start globalDetailRoute on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### Time Record (globalDetailRoute) is installed.
[03/24 00:03:10    276s] ### Time Record (Pre Callback) is installed.
[03/24 00:03:10    276s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_ZnQ4CQ.rcdb.d/PE_top.rcdb.d': 5356 access done (mem: 3753.844M)
[03/24 00:03:10    276s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:03:10    276s] ### Time Record (DB Import) is installed.
[03/24 00:03:10    276s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:03:10    276s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:03:10    276s] ### Net info: total nets: 2685
[03/24 00:03:10    276s] ### Net info: dirty nets: 0
[03/24 00:03:10    276s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:10    276s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:10    276s] #num needed restored net=0
[03/24 00:03:10    276s] #need_extraction net=0 (total=2685)
[03/24 00:03:10    276s] ### Net info: fully routed nets: 2683
[03/24 00:03:10    276s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:10    276s] ### Net info: unrouted nets: 0
[03/24 00:03:10    276s] ### Net info: re-extraction nets: 0
[03/24 00:03:10    276s] ### Net info: ignored nets: 0
[03/24 00:03:10    276s] ### Net info: skip routing nets: 0
[03/24 00:03:10    276s] ### import design signature (66): route=1277757046 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1385312875 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1427636006 pin_access=674620241 inst_pattern=1
[03/24 00:03:10    276s] ### Time Record (DB Import) is uninstalled.
[03/24 00:03:10    276s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:03:10    276s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/24 00:03:10    276s] #       85b6bfbe9b160a29c9aef1b8f3f8ceecb3ab8be5fb660b8c30c4643562a472846c4b1471
[03/24 00:03:10    276s] #       922be4a49e08735b7a7b66f78be5cbeb0e1384aa68460dc1beef9b4798463dc0a88da9bb
[03/24 00:03:10    276s] #       e3c32f438a9f33e56757b4f5014a5d155363fee13c166086c995c86502aceb3bcd2018cd
[03/24 00:03:10    276s] #       600b17311121b09fce1e2e8e7d1d851d8ab5baaca7d69d258502a45420f258415077461f
[03/24 00:03:10    276s] #       f57011552205361cf2b62f7513eeebce9dac94f2aa46a473796ed5783abe9bf09bd25311
[03/24 00:03:10    276s] #       035128a2d30341d5f485b93c36b775efde38f219909861494802b6ce769b2c5befb66eed
[03/24 00:03:10    276s] #       281402b94fd2327cdef54089dedb8d52dab4d1145d590ca5cdd3ddd45e23c5df87e0a054
[03/24 00:03:10    276s] #       e4eda9b8f4311421fa19997a19a4c8da2a3edcaa087902895b3ca198d1ceeaf43256113b
[03/24 00:03:10    276s] #       419e9988ec2f2534756bd7f2aa6e749e441cd3d42e55e1f1ebeadb77dfcd9ea67d
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Skip comparing routing design signature in db-snapshot flow
[03/24 00:03:10    276s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:10    276s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/24 00:03:10    276s] #       8903db7efddc0d061dad9dfa283d7e25bfb2bd58be6fb6c008434c5623462a47c8b64411
[03/24 00:03:10    276s] #       27b9424eea8930b7a9b76776bf58bebcee3041a88a66d410ecfbbe798469d4038cda98ba
[03/24 00:03:10    276s] #       3b3efc32a4f839537e76455b1fa0d4553135e61fce630166985c8a5c26c0babed30c82d1
[03/24 00:03:10    276s] #       0c367111131102fba9ece1e2d85751d8a658abcb7a6add5a5228404a05228f15047567f4
[03/24 00:03:10    276s] #       510f1751255260c3216ffb5237e1beeedcca4a29afd588746e9edb6a3c8def26fc26f554
[03/24 00:03:10    276s] #       c440148ae8b420a89abe3097dbe636ef3d1b473e0312335c129280adb3dd26cbd6bbaddb
[03/24 00:03:10    276s] #       76140a81dc93b40c9f773d50a2f776a394566d344557164369f57437b5d748f1f7101c94
[03/24 00:03:10    276s] #       8abc3515c9596f0515973e318a10fd8c4cbd0c52646d2d3edc2d11f20412f78408c58c72
[03/24 00:03:10    276s] #       d6772f63bd6427c8d31391fd7b4253b736965775a3f324e298a6365485c7afabbbefbe01
[03/24 00:03:10    276s] #       7e52b335
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:10    276s] ### Time Record (Global Routing) is installed.
[03/24 00:03:10    276s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:03:10    276s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:03:10    276s] #Total number of routable nets = 2683.
[03/24 00:03:10    276s] #Total number of nets in the design = 2685.
[03/24 00:03:10    276s] #26 routable nets do not have any wires.
[03/24 00:03:10    276s] #2657 routable nets have routed wires.
[03/24 00:03:10    276s] #26 nets will be global routed.
[03/24 00:03:10    276s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:10    276s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:10    276s] #Using multithreading with 6 threads.
[03/24 00:03:10    276s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:10    276s] #Start routing data preparation on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:10    276s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:10    276s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:10    276s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:10    276s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:10    276s] #Build and mark too close pins for the same net.
[03/24 00:03:10    276s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:03:10    276s] #Initial pin access analysis.
[03/24 00:03:10    276s] #Detail pin access analysis.
[03/24 00:03:10    276s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:03:10    276s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:10    276s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:10    276s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:10    276s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:10    276s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:10    276s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:10    276s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:10    276s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:10    276s] #Processed 15/0 dirty instances, 0/53 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(13 insts marked dirty, reset pre-exisiting dirty flag on 13 insts, 0 nets marked need extraction)
[03/24 00:03:10    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2851.70 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #Regenerating Ggrids automatically.
[03/24 00:03:10    276s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:10    276s] #Using automatically generated G-grids.
[03/24 00:03:10    276s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:10    276s] #Done routing data preparation.
[03/24 00:03:10    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.51 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #Found 0 nets for post-route si or timing fixing.
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Finished routing data preparation on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Cpu time = 00:00:00
[03/24 00:03:10    276s] #Elapsed time = 00:00:00
[03/24 00:03:10    276s] #Increased memory = 6.43 (MB)
[03/24 00:03:10    276s] #Total memory = 2853.51 (MB)
[03/24 00:03:10    276s] #Peak memory = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:10    276s] ### Time Record (Global Routing) is installed.
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Start global routing on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Start global routing initialization on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Number of eco nets is 26
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Start global routing data preparation on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 24 00:03:10 2023 with memory = 2853.51 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.01 [6]--
[03/24 00:03:10    276s] #Start routing resource analysis on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### init_is_bin_blocked starts on Fri Mar 24 00:03:10 2023 with memory = 2853.51 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 24 00:03:10 2023 with memory = 2853.77 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --2.94 [6]--
[03/24 00:03:10    276s] ### adjust_flow_cap starts on Fri Mar 24 00:03:10 2023 with memory = 2853.35 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.13 [6]--
[03/24 00:03:10    276s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:03:10 2023 with memory = 2853.98 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### set_via_blocked starts on Fri Mar 24 00:03:10 2023 with memory = 2853.98 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.12 [6]--
[03/24 00:03:10    276s] ### copy_flow starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.29 [6]--
[03/24 00:03:10    276s] #Routing resource analysis is done on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### report_flow_cap starts on Fri Mar 24 00:03:10 2023 with memory = 2853.98 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #  Resource Analysis:
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/24 00:03:10    276s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/24 00:03:10    276s] #  --------------------------------------------------------------
[03/24 00:03:10    276s] #  M2             V         491         383        1936     0.00%
[03/24 00:03:10    276s] #  M3             H         543         331        1936     0.00%
[03/24 00:03:10    276s] #  M4             V         657         217        1936     0.00%
[03/24 00:03:10    276s] #  --------------------------------------------------------------
[03/24 00:03:10    276s] #  Total                   1692      35.47%        5808     0.00%
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #  21 nets (0.78%) with 1 preferred extra spacing.
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.09 [6]--
[03/24 00:03:10    276s] ### analyze_m2_tracks starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### report_initial_resource starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### mark_pg_pins_accessibility starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### set_net_region starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Global routing data preparation is done on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### prepare_level starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init level 1 starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### Level 1 hgrid = 44 X 44
[03/24 00:03:10    276s] ### prepare_level_flow starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Global routing initialization is done on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #start global routing iteration 1...
[03/24 00:03:10    276s] ### init_flow_edge starts on Fri Mar 24 00:03:10 2023 with memory = 2853.97 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.09 [6]--
[03/24 00:03:10    276s] ### routing at level 1 (topmost level) iter 0
[03/24 00:03:10    276s] ### measure_qor starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### measure_congestion starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --2.94 [6]--
[03/24 00:03:10    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### route_end starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:03:10    276s] #Total number of routable nets = 2683.
[03/24 00:03:10    276s] #Total number of nets in the design = 2685.
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #2683 routable nets have routed wires.
[03/24 00:03:10    276s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:10    276s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Routed nets constraints summary:
[03/24 00:03:10    276s] #------------------------------------------------
[03/24 00:03:10    276s] #        Rules   Pref Extra Space   Unconstrained  
[03/24 00:03:10    276s] #------------------------------------------------
[03/24 00:03:10    276s] #      Default                  2              24  
[03/24 00:03:10    276s] #------------------------------------------------
[03/24 00:03:10    276s] #        Total                  2              24  
[03/24 00:03:10    276s] #------------------------------------------------
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Routing constraints summary of the whole design:
[03/24 00:03:10    276s] #---------------------------------------------------------------
[03/24 00:03:10    276s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[03/24 00:03:10    276s] #---------------------------------------------------------------
[03/24 00:03:10    276s] #      Default                 21              1            2661  
[03/24 00:03:10    276s] #---------------------------------------------------------------
[03/24 00:03:10    276s] #        Total                 21              1            2661  
[03/24 00:03:10    276s] #---------------------------------------------------------------
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.02 [6]--
[03/24 00:03:10    276s] ### cal_base_flow starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init_flow_edge starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.06 [6]--
[03/24 00:03:10    276s] ### cal_flow starts on Fri Mar 24 00:03:10 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.03 [6]--
[03/24 00:03:10    276s] ### report_overcon starts on Fri Mar 24 00:03:10 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #                 OverCon          
[03/24 00:03:10    276s] #                  #Gcell    %Gcell
[03/24 00:03:10    276s] #     Layer           (1)   OverCon  Flow/Cap
[03/24 00:03:10    276s] #  ----------------------------------------------
[03/24 00:03:10    276s] #  M2            0(0.00%)   (0.00%)     0.42  
[03/24 00:03:10    276s] #  M3            0(0.00%)   (0.00%)     0.36  
[03/24 00:03:10    276s] #  M4            0(0.00%)   (0.00%)     0.08  
[03/24 00:03:10    276s] #  ----------------------------------------------
[03/24 00:03:10    276s] #     Total      0(0.00%)   (0.00%)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/24 00:03:10    276s] #  Overflow after GR: 0.00% H + 0.00% V
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### cal_base_flow starts on Fri Mar 24 00:03:10 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init_flow_edge starts on Fri Mar 24 00:03:10 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.09 [6]--
[03/24 00:03:10    276s] ### cal_flow starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.05 [6]--
[03/24 00:03:10    276s] ### generate_cong_map_content starts on Fri Mar 24 00:03:10 2023 with memory = 2854.24 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.16 [6]--
[03/24 00:03:10    276s] ### update starts on Fri Mar 24 00:03:10 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #Complete Global Routing.
[03/24 00:03:10    276s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:10    276s] #Total wire length = 71649 um.
[03/24 00:03:10    276s] #Total half perimeter of net bounding box = 64780 um.
[03/24 00:03:10    276s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:10    276s] #Total wire length on LAYER M2 = 25867 um.
[03/24 00:03:10    276s] #Total wire length on LAYER M3 = 33684 um.
[03/24 00:03:10    276s] #Total wire length on LAYER M4 = 12098 um.
[03/24 00:03:10    276s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:10    276s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:10    276s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:10    276s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:10    276s] #Total number of vias = 20004
[03/24 00:03:10    276s] #Total number of multi-cut vias = 13029 ( 65.1%)
[03/24 00:03:10    276s] #Total number of single cut vias = 6975 ( 34.9%)
[03/24 00:03:10    276s] #Up-Via Summary (total 20004):
[03/24 00:03:10    276s] #                   single-cut          multi-cut      Total
[03/24 00:03:10    276s] #-----------------------------------------------------------
[03/24 00:03:10    276s] # M1              6222 ( 66.0%)      3209 ( 34.0%)       9431
[03/24 00:03:10    276s] # M2               655 (  7.4%)      8207 ( 92.6%)       8862
[03/24 00:03:10    276s] # M3                98 (  5.7%)      1613 ( 94.3%)       1711
[03/24 00:03:10    276s] #-----------------------------------------------------------
[03/24 00:03:10    276s] #                 6975 ( 34.9%)     13029 ( 65.1%)      20004 
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### update cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.32 [6]--
[03/24 00:03:10    276s] ### report_overcon starts on Fri Mar 24 00:03:10 2023 with memory = 2857.06 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### report_overcon starts on Fri Mar 24 00:03:10 2023 with memory = 2857.06 (MB), peak = 3053.28 (MB)
[03/24 00:03:10    276s] #Max overcon = 0 track.
[03/24 00:03:10    276s] #Total overcon = 0.00%.
[03/24 00:03:10    276s] #Worst layer Gcell overcon rate = 0.00%.
[03/24 00:03:10    276s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.00 [6]--
[03/24 00:03:10    276s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.11 [6]--
[03/24 00:03:10    276s] ### global_route design signature (69): route=1700236126 net_attr=1457068637
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Global routing statistics:
[03/24 00:03:10    276s] #Cpu time = 00:00:00
[03/24 00:03:10    276s] #Elapsed time = 00:00:00
[03/24 00:03:10    276s] #Increased memory = 0.72 (MB)
[03/24 00:03:10    276s] #Total memory = 2854.23 (MB)
[03/24 00:03:10    276s] #Peak memory = 3053.28 (MB)
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #Finished global routing on Fri Mar 24 00:03:10 2023
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] #
[03/24 00:03:10    276s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:03:10    276s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:11    276s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:11    276s] ### track-assign external-init starts on Fri Mar 24 00:03:11 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    276s] ### Time Record (Track Assignment) is installed.
[03/24 00:03:11    276s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:03:11    276s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.21 [6]--
[03/24 00:03:11    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    276s] ### track-assign engine-init starts on Fri Mar 24 00:03:11 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    276s] ### Time Record (Track Assignment) is installed.
[03/24 00:03:11    276s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.04 [6]--
[03/24 00:03:11    276s] ### track-assign core-engine starts on Fri Mar 24 00:03:11 2023 with memory = 2854.23 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    276s] #Start Track Assignment.
[03/24 00:03:11    276s] #Done with 1 horizontal wires in 2 hboxes and 1 vertical wires in 2 hboxes.
[03/24 00:03:11    276s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/24 00:03:11    276s] #Complete Track Assignment.
[03/24 00:03:11    276s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:11    276s] #Total wire length = 71655 um.
[03/24 00:03:11    276s] #Total half perimeter of net bounding box = 64780 um.
[03/24 00:03:11    276s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:11    276s] #Total wire length on LAYER M2 = 25874 um.
[03/24 00:03:11    276s] #Total wire length on LAYER M3 = 33684 um.
[03/24 00:03:11    276s] #Total wire length on LAYER M4 = 12098 um.
[03/24 00:03:11    276s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:11    276s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:11    276s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:11    276s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:11    276s] #Total number of vias = 20004
[03/24 00:03:11    276s] #Total number of multi-cut vias = 13029 ( 65.1%)
[03/24 00:03:11    276s] #Total number of single cut vias = 6975 ( 34.9%)
[03/24 00:03:11    276s] #Up-Via Summary (total 20004):
[03/24 00:03:11    276s] #                   single-cut          multi-cut      Total
[03/24 00:03:11    276s] #-----------------------------------------------------------
[03/24 00:03:11    276s] # M1              6222 ( 66.0%)      3209 ( 34.0%)       9431
[03/24 00:03:11    276s] # M2               655 (  7.4%)      8207 ( 92.6%)       8862
[03/24 00:03:11    276s] # M3                98 (  5.7%)      1613 ( 94.3%)       1711
[03/24 00:03:11    276s] #-----------------------------------------------------------
[03/24 00:03:11    276s] #                 6975 ( 34.9%)     13029 ( 65.1%)      20004 
[03/24 00:03:11    276s] #
[03/24 00:03:11    276s] ### track_assign design signature (72): route=371309705
[03/24 00:03:11    276s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.0 GB --1.06 [6]--
[03/24 00:03:11    276s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:03:11    276s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2850.70 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    276s] #
[03/24 00:03:11    276s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/24 00:03:11    276s] #Cpu time = 00:00:01
[03/24 00:03:11    276s] #Elapsed time = 00:00:00
[03/24 00:03:11    276s] #Increased memory = 3.62 (MB)
[03/24 00:03:11    276s] #Total memory = 2850.70 (MB)
[03/24 00:03:11    276s] #Peak memory = 3053.28 (MB)
[03/24 00:03:11    276s] #Using multithreading with 6 threads.
[03/24 00:03:11    276s] ### Time Record (Detail Routing) is installed.
[03/24 00:03:11    276s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:11    276s] #
[03/24 00:03:11    276s] #Start Detail Routing..
[03/24 00:03:11    276s] #start initial detail routing ...
[03/24 00:03:11    276s] ### Design has 0 dirty nets, 43 dirty-areas)
[03/24 00:03:11    278s] # ECO: 8.2% of the total area was rechecked for DRC, and 18.4% required routing.
[03/24 00:03:11    278s] #   number of violations = 2
[03/24 00:03:11    278s] #
[03/24 00:03:11    278s] #    By Layer and Type :
[03/24 00:03:11    278s] #	          Short ViaInPin   Totals
[03/24 00:03:11    278s] #	M1            0        1        1
[03/24 00:03:11    278s] #	M2            1        0        1
[03/24 00:03:11    278s] #	Totals        1        1        2
[03/24 00:03:11    278s] #13 out of 2616 instances (0.5%) need to be verified(marked ipoed), dirty area = 0.2%.
[03/24 00:03:11    278s] #0.0% of the total area is being checked for drcs
[03/24 00:03:11    278s] #0.0% of the total area was checked
[03/24 00:03:11    278s] ### Routing stats: routing = 21.54% drc-check-only = 7.44% dirty-area = 1.60%
[03/24 00:03:11    278s] #   number of violations = 0
[03/24 00:03:11    278s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2853.96 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    278s] #Complete Detail Routing.
[03/24 00:03:11    278s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:11    278s] #Total wire length = 71625 um.
[03/24 00:03:11    278s] #Total half perimeter of net bounding box = 64780 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M2 = 25895 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M3 = 33656 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:11    278s] #Total number of vias = 20007
[03/24 00:03:11    278s] #Total number of multi-cut vias = 12898 ( 64.5%)
[03/24 00:03:11    278s] #Total number of single cut vias = 7109 ( 35.5%)
[03/24 00:03:11    278s] #Up-Via Summary (total 20007):
[03/24 00:03:11    278s] #                   single-cut          multi-cut      Total
[03/24 00:03:11    278s] #-----------------------------------------------------------
[03/24 00:03:11    278s] # M1              6249 ( 66.2%)      3189 ( 33.8%)       9438
[03/24 00:03:11    278s] # M2               755 (  8.5%)      8109 ( 91.5%)       8864
[03/24 00:03:11    278s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:11    278s] #-----------------------------------------------------------
[03/24 00:03:11    278s] #                 7109 ( 35.5%)     12898 ( 64.5%)      20007 
[03/24 00:03:11    278s] #
[03/24 00:03:11    278s] #Total number of DRC violations = 0
[03/24 00:03:11    278s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:03:11    278s] #Cpu time = 00:00:01
[03/24 00:03:11    278s] #Elapsed time = 00:00:01
[03/24 00:03:11    278s] #Increased memory = 3.26 (MB)
[03/24 00:03:11    278s] #Total memory = 2853.96 (MB)
[03/24 00:03:11    278s] #Peak memory = 3053.28 (MB)
[03/24 00:03:11    278s] ### Time Record (Antenna Fixing) is installed.
[03/24 00:03:11    278s] #
[03/24 00:03:11    278s] #start routing for process antenna violation fix ...
[03/24 00:03:11    278s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:11    278s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:11    278s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.98 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    278s] #
[03/24 00:03:11    278s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:11    278s] #Total wire length = 71625 um.
[03/24 00:03:11    278s] #Total half perimeter of net bounding box = 64780 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M2 = 25895 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M3 = 33656 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:11    278s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:11    278s] #Total number of vias = 20007
[03/24 00:03:11    278s] #Total number of multi-cut vias = 12898 ( 64.5%)
[03/24 00:03:11    278s] #Total number of single cut vias = 7109 ( 35.5%)
[03/24 00:03:11    278s] #Up-Via Summary (total 20007):
[03/24 00:03:11    278s] #                   single-cut          multi-cut      Total
[03/24 00:03:11    278s] #-----------------------------------------------------------
[03/24 00:03:11    278s] # M1              6249 ( 66.2%)      3189 ( 33.8%)       9438
[03/24 00:03:11    278s] # M2               755 (  8.5%)      8109 ( 91.5%)       8864
[03/24 00:03:11    278s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:11    278s] #-----------------------------------------------------------
[03/24 00:03:11    278s] #                 7109 ( 35.5%)     12898 ( 64.5%)      20007 
[03/24 00:03:11    278s] #
[03/24 00:03:11    278s] #Total number of DRC violations = 0
[03/24 00:03:11    278s] #Total number of process antenna violations = 0
[03/24 00:03:11    278s] #Total number of net violated process antenna rule = 0
[03/24 00:03:11    278s] #
[03/24 00:03:11    278s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:11    278s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:11    279s] #
[03/24 00:03:11    279s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:11    279s] #Total wire length = 71625 um.
[03/24 00:03:11    279s] #Total half perimeter of net bounding box = 64780 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M2 = 25895 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M3 = 33656 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:11    279s] #Total number of vias = 20007
[03/24 00:03:11    279s] #Total number of multi-cut vias = 12898 ( 64.5%)
[03/24 00:03:11    279s] #Total number of single cut vias = 7109 ( 35.5%)
[03/24 00:03:11    279s] #Up-Via Summary (total 20007):
[03/24 00:03:11    279s] #                   single-cut          multi-cut      Total
[03/24 00:03:11    279s] #-----------------------------------------------------------
[03/24 00:03:11    279s] # M1              6249 ( 66.2%)      3189 ( 33.8%)       9438
[03/24 00:03:11    279s] # M2               755 (  8.5%)      8109 ( 91.5%)       8864
[03/24 00:03:11    279s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:11    279s] #-----------------------------------------------------------
[03/24 00:03:11    279s] #                 7109 ( 35.5%)     12898 ( 64.5%)      20007 
[03/24 00:03:11    279s] #
[03/24 00:03:11    279s] #Total number of DRC violations = 0
[03/24 00:03:11    279s] #Total number of process antenna violations = 0
[03/24 00:03:11    279s] #Total number of net violated process antenna rule = 0
[03/24 00:03:11    279s] #
[03/24 00:03:11    279s] ### Time Record (Antenna Fixing) is uninstalled.
[03/24 00:03:11    279s] ### Time Record (Post Route Via Swapping) is installed.
[03/24 00:03:11    279s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:11    279s] #
[03/24 00:03:11    279s] #Start Post Route via swapping..
[03/24 00:03:11    279s] #21.53% of area are rerouted by ECO routing.
[03/24 00:03:11    279s] #   number of violations = 0
[03/24 00:03:11    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2853.60 (MB), peak = 3053.28 (MB)
[03/24 00:03:11    279s] #CELL_VIEW PE_top,init has no DRC violation.
[03/24 00:03:11    279s] #Total number of DRC violations = 0
[03/24 00:03:11    279s] #Total number of process antenna violations = 0
[03/24 00:03:11    279s] #Total number of net violated process antenna rule = 0
[03/24 00:03:11    279s] #No via is swapped.
[03/24 00:03:11    279s] #Post Route via swapping is done.
[03/24 00:03:11    279s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/24 00:03:11    279s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:11    279s] #Total wire length = 71625 um.
[03/24 00:03:11    279s] #Total half perimeter of net bounding box = 64780 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M2 = 25895 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M3 = 33656 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:11    279s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:11    279s] #Total number of vias = 20007
[03/24 00:03:11    279s] #Total number of multi-cut vias = 12898 ( 64.5%)
[03/24 00:03:11    279s] #Total number of single cut vias = 7109 ( 35.5%)
[03/24 00:03:11    279s] #Up-Via Summary (total 20007):
[03/24 00:03:11    279s] #                   single-cut          multi-cut      Total
[03/24 00:03:11    279s] #-----------------------------------------------------------
[03/24 00:03:12    279s] # M1              6249 ( 66.2%)      3189 ( 33.8%)       9438
[03/24 00:03:12    279s] # M2               755 (  8.5%)      8109 ( 91.5%)       8864
[03/24 00:03:12    279s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:12    279s] #-----------------------------------------------------------
[03/24 00:03:12    279s] #                 7109 ( 35.5%)     12898 ( 64.5%)      20007 
[03/24 00:03:12    279s] #
[03/24 00:03:12    279s] #detailRoute Statistics:
[03/24 00:03:12    279s] #Cpu time = 00:00:03
[03/24 00:03:12    279s] #Elapsed time = 00:00:01
[03/24 00:03:12    279s] #Increased memory = 2.90 (MB)
[03/24 00:03:12    279s] #Total memory = 2853.60 (MB)
[03/24 00:03:12    279s] #Peak memory = 3053.28 (MB)
[03/24 00:03:12    279s] #Skip updating routing design signature in db-snapshot flow
[03/24 00:03:12    279s] ### global_detail_route design signature (85): route=735874670 flt_obj=0 vio=1905142130 shield_wire=1
[03/24 00:03:12    279s] ### Time Record (DB Export) is installed.
[03/24 00:03:12    279s] ### export design design signature (86): route=735874670 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1759529725 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1427636006 pin_access=1289561880 inst_pattern=1
[03/24 00:03:12    279s] #	no debugging net set
[03/24 00:03:12    279s] ### Time Record (DB Export) is uninstalled.
[03/24 00:03:12    279s] ### Time Record (Post Callback) is installed.
[03/24 00:03:12    279s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:03:12    279s] #
[03/24 00:03:12    279s] #globalDetailRoute statistics:
[03/24 00:03:12    279s] #Cpu time = 00:00:04
[03/24 00:03:12    279s] #Elapsed time = 00:00:02
[03/24 00:03:12    279s] #Increased memory = -195.97 (MB)
[03/24 00:03:12    279s] #Total memory = 2643.88 (MB)
[03/24 00:03:12    279s] #Peak memory = 3053.28 (MB)
[03/24 00:03:12    279s] #Number of warnings = 3
[03/24 00:03:12    279s] #Total number of warnings = 27
[03/24 00:03:12    279s] #Number of fails = 0
[03/24 00:03:12    279s] #Total number of fails = 0
[03/24 00:03:12    279s] #Complete globalDetailRoute on Fri Mar 24 00:03:12 2023
[03/24 00:03:12    279s] #
[03/24 00:03:12    279s] ### Time Record (globalDetailRoute) is uninstalled.
[03/24 00:03:12    279s] ### 
[03/24 00:03:12    279s] ###   Scalability Statistics
[03/24 00:03:12    279s] ### 
[03/24 00:03:12    279s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:12    279s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/24 00:03:12    279s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:12    279s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[03/24 00:03:12    279s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:12    279s] ###   Entire Command                |        00:00:04|        00:00:02|             2.4|
[03/24 00:03:12    279s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:12    279s] ### 
[03/24 00:03:12    279s] *** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:03.7/0:00:01.5 (2.4), totSession cpu/real = 0:04:39.8/0:19:11.1 (0.2), mem = 3572.8M
[03/24 00:03:12    279s] 
[03/24 00:03:12    279s] =============================================================================================
[03/24 00:03:12    279s]  Step TAT Report : EcoRoute #1 / optDesign #3                                   21.14-s109_1
[03/24 00:03:12    279s] =============================================================================================
[03/24 00:03:12    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:12    279s] ---------------------------------------------------------------------------------------------
[03/24 00:03:12    279s] [ GlobalRoute            ]      1   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.2    1.7
[03/24 00:03:12    279s] [ DetailRoute            ]      1   0:00:00.5  (  33.0 % )     0:00:00.5 /  0:00:01.2    2.4
[03/24 00:03:12    279s] [ MISC                   ]          0:00:00.9  (  59.6 % )     0:00:00.9 /  0:00:02.3    2.5
[03/24 00:03:12    279s] ---------------------------------------------------------------------------------------------
[03/24 00:03:12    279s]  EcoRoute #1 TOTAL                  0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:03.7    2.4
[03/24 00:03:12    279s] ---------------------------------------------------------------------------------------------
[03/24 00:03:12    279s] 
[03/24 00:03:12    279s] **optDesign ... cpu = 0:00:17, real = 0:00:13, mem = 2634.9M, totSessionCpu=0:04:40 **
[03/24 00:03:12    279s] New Signature Flow (restoreNanoRouteOptions) ....
[03/24 00:03:12    279s] **INFO: flowCheckPoint #5 PostEcoSummary
[03/24 00:03:12    279s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/24 00:03:12    279s] 
[03/24 00:03:12    279s] Trim Metal Layers:
[03/24 00:03:12    279s] LayerId::1 widthSet size::1
[03/24 00:03:12    279s] LayerId::2 widthSet size::1
[03/24 00:03:12    279s] LayerId::3 widthSet size::1
[03/24 00:03:12    279s] LayerId::4 widthSet size::1
[03/24 00:03:12    279s] LayerId::5 widthSet size::1
[03/24 00:03:12    279s] LayerId::6 widthSet size::1
[03/24 00:03:12    279s] LayerId::7 widthSet size::1
[03/24 00:03:12    279s] LayerId::8 widthSet size::1
[03/24 00:03:12    279s] eee: pegSigSF::1.070000
[03/24 00:03:12    279s] Initializing multi-corner resistance tables ...
[03/24 00:03:12    279s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:03:12    279s] eee: l::2 avDens::0.098275 usedTrk::769.489891 availTrk::7830.000000 sigTrk::769.489891
[03/24 00:03:12    279s] eee: l::3 avDens::0.131659 usedTrk::983.489691 availTrk::7470.000000 sigTrk::983.489691
[03/24 00:03:12    279s] eee: l::4 avDens::0.069015 usedTrk::621.133808 availTrk::9000.000000 sigTrk::621.133808
[03/24 00:03:12    279s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:12    279s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:12    279s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:12    279s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:12    279s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225679 uaWl=1.000000 uaWlH=0.145803 aWlH=0.000000 lMod=0 pMax=0.842700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/24 00:03:12    279s] ### Net info: total nets: 2685
[03/24 00:03:12    279s] ### Net info: dirty nets: 0
[03/24 00:03:12    279s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:12    279s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:12    279s] #num needed restored net=0
[03/24 00:03:12    279s] #need_extraction net=0 (total=2685)
[03/24 00:03:12    279s] ### Net info: fully routed nets: 2683
[03/24 00:03:12    279s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:12    279s] ### Net info: unrouted nets: 0
[03/24 00:03:12    279s] ### Net info: re-extraction nets: 0
[03/24 00:03:12    279s] ### Net info: ignored nets: 0
[03/24 00:03:12    279s] ### Net info: skip routing nets: 0
[03/24 00:03:12    279s] ### import design signature (87): route=1522294139 fixed_route=1522294139 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1603064499 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1427636006 pin_access=1289561880 inst_pattern=1
[03/24 00:03:12    279s] #Extract in post route mode
[03/24 00:03:12    279s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/24 00:03:12    279s] #Fast data preparation for tQuantus.
[03/24 00:03:12    280s] #Start routing data preparation on Fri Mar 24 00:03:12 2023
[03/24 00:03:12    280s] #
[03/24 00:03:12    280s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:12    280s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:12    280s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:12    280s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:12    280s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:12    280s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:12    280s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:12    280s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:12    280s] #Regenerating Ggrids automatically.
[03/24 00:03:12    280s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:12    280s] #Using automatically generated G-grids.
[03/24 00:03:12    280s] #Done routing data preparation.
[03/24 00:03:12    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2639.54 (MB), peak = 3053.28 (MB)
[03/24 00:03:12    280s] #Start routing data preparation on Fri Mar 24 00:03:12 2023
[03/24 00:03:12    280s] #
[03/24 00:03:12    280s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:12    280s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:12    280s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:12    280s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:12    280s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:12    280s] #Build and mark too close pins for the same net.
[03/24 00:03:12    280s] #Regenerating Ggrids automatically.
[03/24 00:03:12    280s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:12    280s] #Using automatically generated G-grids.
[03/24 00:03:12    280s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:12    280s] #Done routing data preparation.
[03/24 00:03:12    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2645.11 (MB), peak = 3053.28 (MB)
[03/24 00:03:12    280s] #
[03/24 00:03:12    280s] #Start tQuantus RC extraction...
[03/24 00:03:12    280s] #Start building rc corner(s)...
[03/24 00:03:12    280s] #Number of RC Corner = 1
[03/24 00:03:12    280s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:12    280s] #M1 -> M1 (1)
[03/24 00:03:12    280s] #M2 -> M2 (2)
[03/24 00:03:12    280s] #M3 -> M3 (3)
[03/24 00:03:12    280s] #M4 -> M4 (4)
[03/24 00:03:12    280s] #M5 -> M5 (5)
[03/24 00:03:12    280s] #M6 -> M6 (6)
[03/24 00:03:12    280s] #MQ -> MQ (7)
[03/24 00:03:12    280s] #LM -> LM (8)
[03/24 00:03:12    280s] #SADV-On
[03/24 00:03:12    280s] # Corner(s) : 
[03/24 00:03:12    280s] #rc-typ [25.00]
[03/24 00:03:12    280s] # Corner id: 0
[03/24 00:03:12    280s] # Layout Scale: 1.000000
[03/24 00:03:12    280s] # Has Metal Fill model: yes
[03/24 00:03:12    280s] # Temperature was set
[03/24 00:03:12    280s] # Temperature : 25.000000
[03/24 00:03:12    280s] # Ref. Temp   : 25.000000
[03/24 00:03:12    280s] #SADV-Off
[03/24 00:03:12    280s] #total pattern=120 [8, 324]
[03/24 00:03:12    280s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:12    280s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:12    280s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:12    280s] #number model r/c [1,1] [8,324] read
[03/24 00:03:13    280s] #0 rcmodel(s) requires rebuild
[03/24 00:03:13    280s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2647.21 (MB), peak = 3053.28 (MB)
[03/24 00:03:13    280s] #Start building rc corner(s)...
[03/24 00:03:13    280s] #Number of RC Corner = 1
[03/24 00:03:13    280s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:13    280s] #M1 -> M1 (1)
[03/24 00:03:13    280s] #M2 -> M2 (2)
[03/24 00:03:13    280s] #M3 -> M3 (3)
[03/24 00:03:13    280s] #M4 -> M4 (4)
[03/24 00:03:13    280s] #M5 -> M5 (5)
[03/24 00:03:13    280s] #M6 -> M6 (6)
[03/24 00:03:13    280s] #MQ -> MQ (7)
[03/24 00:03:13    280s] #LM -> LM (8)
[03/24 00:03:13    280s] #SADV-On
[03/24 00:03:13    280s] # Corner(s) : 
[03/24 00:03:13    280s] #rc-typ [25.00]
[03/24 00:03:13    280s] # Corner id: 0
[03/24 00:03:13    280s] # Layout Scale: 1.000000
[03/24 00:03:13    280s] # Has Metal Fill model: yes
[03/24 00:03:13    280s] # Temperature was set
[03/24 00:03:13    280s] # Temperature : 25.000000
[03/24 00:03:13    280s] # Ref. Temp   : 25.000000
[03/24 00:03:13    280s] #SADV-Off
[03/24 00:03:13    280s] #total pattern=120 [8, 324]
[03/24 00:03:13    280s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:13    280s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:13    280s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:13    280s] #number model r/c [1,1] [8,324] read
[03/24 00:03:13    280s] #0 rcmodel(s) requires rebuild
[03/24 00:03:13    280s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2646.66 (MB), peak = 3053.28 (MB)
[03/24 00:03:13    280s] #Finish check_net_pin_list step Enter extract
[03/24 00:03:13    280s] #Start init net ripin tree building
[03/24 00:03:13    280s] #Finish init net ripin tree building
[03/24 00:03:13    280s] #Cpu time = 00:00:00
[03/24 00:03:13    280s] #Elapsed time = 00:00:00
[03/24 00:03:13    280s] #Increased memory = 0.00 (MB)
[03/24 00:03:13    280s] #Total memory = 2646.66 (MB)
[03/24 00:03:13    280s] #Peak memory = 3053.28 (MB)
[03/24 00:03:13    280s] #Using multithreading with 6 threads.
[03/24 00:03:13    280s] #begin processing metal fill model file
[03/24 00:03:13    280s] #end processing metal fill model file
[03/24 00:03:13    280s] #Length limit = 200 pitches
[03/24 00:03:13    280s] #opt mode = 2
[03/24 00:03:13    280s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:03:13    280s] #Start generate extraction boxes.
[03/24 00:03:13    280s] #
[03/24 00:03:13    280s] #Extract using 30 x 30 Hboxes
[03/24 00:03:13    280s] #3x3 initial hboxes
[03/24 00:03:13    280s] #Use area based hbox pruning.
[03/24 00:03:13    280s] #0/0 hboxes pruned.
[03/24 00:03:13    280s] #Complete generating extraction boxes.
[03/24 00:03:13    280s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.06GHz 12288KB Cache 12CPU...
[03/24 00:03:13    280s] #Process 0 special clock nets for rc extraction
[03/24 00:03:13    281s] #Total 2683 nets were built. 37 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:03:14    282s] #Run Statistics for Extraction:
[03/24 00:03:14    282s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/24 00:03:14    282s] #   Increased memory =    43.05 (MB), total memory =  2690.33 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:14    282s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d
[03/24 00:03:14    282s] #Finish registering nets and terms for rcdb.
[03/24 00:03:14    282s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2654.21 (MB), peak = 3053.28 (MB)
[03/24 00:03:14    282s] #RC Statistics: 14522 Res, 7699 Ground Cap, 2550 XCap (Edge to Edge)
[03/24 00:03:14    282s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 2549.64 (7751), Avg L-Edge Length: 7542.41 (3444)
[03/24 00:03:14    282s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d.
[03/24 00:03:14    282s] #Start writing RC data.
[03/24 00:03:14    282s] #Finish writing RC data
[03/24 00:03:14    282s] #Finish writing rcdb with 17205 nodes, 14522 edges, and 5350 xcaps
[03/24 00:03:14    282s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2650.90 (MB), peak = 3053.28 (MB)
[03/24 00:03:14    282s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d' ...
[03/24 00:03:14    282s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d' for reading (mem: 3624.543M)
[03/24 00:03:14    282s] Reading RCDB with compressed RC data.
[03/24 00:03:14    282s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d' for content verification (mem: 3624.543M)
[03/24 00:03:14    282s] Reading RCDB with compressed RC data.
[03/24 00:03:14    282s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d': 0 access done (mem: 3624.543M)
[03/24 00:03:14    282s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d': 0 access done (mem: 3624.543M)
[03/24 00:03:14    282s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3624.543M)
[03/24 00:03:14    282s] Following multi-corner parasitics specified:
[03/24 00:03:14    282s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d (rcdb)
[03/24 00:03:14    282s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d' for reading (mem: 3624.543M)
[03/24 00:03:14    282s] Reading RCDB with compressed RC data.
[03/24 00:03:14    282s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d specified
[03/24 00:03:14    282s] Cell PE_top, hinst 
[03/24 00:03:14    282s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:03:14    282s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_4bmHnG.rcdb.d': 0 access done (mem: 3640.543M)
[03/24 00:03:14    282s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3624.543M)
[03/24 00:03:14    282s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d' for reading (mem: 3624.543M)
[03/24 00:03:14    282s] Reading RCDB with compressed RC data.
[03/24 00:03:15    282s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3624.543M)
[03/24 00:03:15    282s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3624.543M)
[03/24 00:03:15    282s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3624.543M)
[03/24 00:03:15    282s] #
[03/24 00:03:15    282s] #Restore RCDB.
[03/24 00:03:15    282s] #
[03/24 00:03:15    282s] #Complete tQuantus RC extraction.
[03/24 00:03:15    282s] #Cpu time = 00:00:03
[03/24 00:03:15    282s] #Elapsed time = 00:00:03
[03/24 00:03:15    282s] #Increased memory = 5.85 (MB)
[03/24 00:03:15    282s] #Total memory = 2650.96 (MB)
[03/24 00:03:15    282s] #Peak memory = 3053.28 (MB)
[03/24 00:03:15    282s] #
[03/24 00:03:15    282s] #37 inserted nodes are removed
[03/24 00:03:15    282s] ### export design design signature (89): route=49279111 fixed_route=49279111 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1926735010 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1427636006 pin_access=1289561880 inst_pattern=1
[03/24 00:03:15    282s] #	no debugging net set
[03/24 00:03:15    282s] #Start Inst Signature in MT(0)
[03/24 00:03:15    282s] #Start Net Signature in MT(38620477)
[03/24 00:03:15    282s] #Calculate SNet Signature in MT (49665448)
[03/24 00:03:15    282s] #Run time and memory report for RC extraction:
[03/24 00:03:15    282s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:03:15    282s] #Run Statistics for snet signature:
[03/24 00:03:15    282s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.52/6, scale score = 0.25.
[03/24 00:03:15    282s] #    Increased memory =     0.00 (MB), total memory =  2640.27 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:15    282s] #Run Statistics for Net Final Signature:
[03/24 00:03:15    282s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:15    282s] #   Increased memory =     0.00 (MB), total memory =  2640.27 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:15    282s] #Run Statistics for Net launch:
[03/24 00:03:15    282s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.75/6, scale score = 0.79.
[03/24 00:03:15    282s] #    Increased memory =     0.00 (MB), total memory =  2640.27 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:15    282s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:03:15    282s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:15    282s] #   Increased memory =     0.00 (MB), total memory =  2640.27 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:15    282s] #Run Statistics for net signature:
[03/24 00:03:15    282s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.16/6, scale score = 0.53.
[03/24 00:03:15    282s] #    Increased memory =     0.00 (MB), total memory =  2640.27 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:15    282s] #Run Statistics for inst signature:
[03/24 00:03:15    282s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.06/6, scale score = 0.34.
[03/24 00:03:15    282s] #    Increased memory =    -0.36 (MB), total memory =  2640.27 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:15    282s] **optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 2640.3M, totSessionCpu=0:04:43 **
[03/24 00:03:15    282s] Starting delay calculation for Setup views
[03/24 00:03:15    283s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:03:15    283s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:03:15    283s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:03:15    283s] #################################################################################
[03/24 00:03:15    283s] # Design Stage: PostRoute
[03/24 00:03:15    283s] # Design Name: PE_top
[03/24 00:03:15    283s] # Design Mode: 130nm
[03/24 00:03:15    283s] # Analysis Mode: MMMC OCV 
[03/24 00:03:15    283s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:03:15    283s] # Signoff Settings: SI On 
[03/24 00:03:15    283s] #################################################################################
[03/24 00:03:15    283s] Topological Sorting (REAL = 0:00:00.0, MEM = 3563.1M, InitMEM = 3563.1M)
[03/24 00:03:15    283s] Setting infinite Tws ...
[03/24 00:03:15    283s] First Iteration Infinite Tw... 
[03/24 00:03:15    283s] Calculate early delays in OCV mode...
[03/24 00:03:15    283s] Calculate late delays in OCV mode...
[03/24 00:03:15    283s] Start delay calculation (fullDC) (6 T). (MEM=3563.14)
[03/24 00:03:15    283s] End AAE Lib Interpolated Model. (MEM=3574.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:15    283s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d' for reading (mem: 3574.754M)
[03/24 00:03:15    283s] Reading RCDB with compressed RC data.
[03/24 00:03:15    283s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3574.8M)
[03/24 00:03:15    283s] AAE_INFO: 6 threads acquired from CTE.
[03/24 00:03:15    284s] Total number of fetched objects 2683
[03/24 00:03:15    284s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:03:15    284s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:15    284s] End delay calculation. (MEM=3839.42 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:03:15    284s] End delay calculation (fullDC). (MEM=3839.42 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:03:15    284s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 3839.4M) ***
[03/24 00:03:15    284s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3831.4M)
[03/24 00:03:15    284s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:03:15    284s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3831.4M)
[03/24 00:03:15    284s] Starting SI iteration 2
[03/24 00:03:16    284s] Calculate early delays in OCV mode...
[03/24 00:03:16    284s] Calculate late delays in OCV mode...
[03/24 00:03:16    284s] Start delay calculation (fullDC) (6 T). (MEM=3670.57)
[03/24 00:03:16    284s] End AAE Lib Interpolated Model. (MEM=3670.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:16    284s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:03:16    284s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:03:16    284s] Total number of fetched objects 2683
[03/24 00:03:16    284s] AAE_INFO-618: Total number of nets in the design is 2685,  2.3 percent of the nets selected for SI analysis
[03/24 00:03:16    284s] End delay calculation. (MEM=3939.78 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:03:16    284s] End delay calculation (fullDC). (MEM=3939.78 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:03:16    284s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3939.8M) ***
[03/24 00:03:16    285s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:45 mem=3945.8M)
[03/24 00:03:16    285s] End AAE Lib Interpolated Model. (MEM=3945.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:16    285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3945.8M, EPOCH TIME: 1679630596.305047
[03/24 00:03:16    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:16    285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3977.8M, EPOCH TIME: 1679630596.326897
[03/24 00:03:16    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:16    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3976.3M, EPOCH TIME: 1679630596.399760
[03/24 00:03:16    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:16    285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3977.8M, EPOCH TIME: 1679630596.415474
[03/24 00:03:16    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:16    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2850.6M, totSessionCpu=0:04:45 **
[03/24 00:03:16    285s] Executing marking Critical Nets1
[03/24 00:03:16    285s] **INFO: flowCheckPoint #6 OptimizationRecovery
[03/24 00:03:16    285s] *** Timing NOT met, worst failing slack is 0.049
[03/24 00:03:16    285s] *** Check timing (0:00:00.0)
[03/24 00:03:16    285s] VT info 8.01024641873 5
[03/24 00:03:16    285s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[03/24 00:03:16    285s] Running postRoute recovery in postEcoRoute mode
[03/24 00:03:16    285s] **optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2850.7M, totSessionCpu=0:04:45 **
[03/24 00:03:16    285s]   Timing/DRV Snapshot: (TGT)
[03/24 00:03:16    285s]      Weighted WNS: -0.001
[03/24 00:03:16    285s]       All  PG WNS: -0.001
[03/24 00:03:16    285s]       High PG WNS: -0.001
[03/24 00:03:16    285s]       All  PG TNS: 0.000
[03/24 00:03:16    285s]       High PG TNS: 0.000
[03/24 00:03:16    285s]       Low  PG TNS: 0.000
[03/24 00:03:16    285s]          Tran DRV: 0 (0)
[03/24 00:03:16    285s]           Cap DRV: 0 (0)
[03/24 00:03:16    285s]        Fanout DRV: 0 (12)
[03/24 00:03:16    285s]            Glitch: 0 (0)
[03/24 00:03:16    285s]    Category Slack: { [L, -0.001] [H, -0.001] }
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s] Checking setup slack degradation ...
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s] Recovery Manager:
[03/24 00:03:16    285s]   Low  Effort WNS Jump: 0.001 (REF: 0.000, TGT: -0.001, Threshold: 0.150) - Skip
[03/24 00:03:16    285s]   High Effort WNS Jump: 0.001 (REF: 0.000, TGT: -0.001, Threshold: 0.075) - Skip
[03/24 00:03:16    285s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/24 00:03:16    285s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s] Checking DRV degradation...
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s] Recovery Manager:
[03/24 00:03:16    285s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:16    285s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:16    285s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:16    285s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:03:16    285s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3719.93M, totSessionCpu=0:04:45).
[03/24 00:03:16    285s] **optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2850.7M, totSessionCpu=0:04:45 **
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s] Latch borrow mode reset to max_borrow
[03/24 00:03:16    285s] **INFO: flowCheckPoint #7 FinalSummary
[03/24 00:03:16    285s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
[03/24 00:03:16    285s] **optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2846.8M, totSessionCpu=0:04:46 **
[03/24 00:03:16    285s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3681.4M, EPOCH TIME: 1679630596.658366
[03/24 00:03:16    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:16    285s] 
[03/24 00:03:16    285s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:16    285s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:3713.4M, EPOCH TIME: 1679630596.684186
[03/24 00:03:16    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:16    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3720.1M, EPOCH TIME: 1679630599.324934
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:19    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:3721.5M, EPOCH TIME: 1679630599.341155
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3721.5M, EPOCH TIME: 1679630599.347719
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:19    286s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:3721.5M, EPOCH TIME: 1679630599.372198
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] **optDesign ... cpu = 0:00:24, real = 0:00:20, mem = 2851.0M, totSessionCpu=0:04:46 **
[03/24 00:03:19    286s]  ReSet Options after AAE Based Opt flow 
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:19    286s] Deleting Lib Analyzer.
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:19    286s] *** Finished optDesign ***
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:24.0 real=0:00:19.6)
[03/24 00:03:19    286s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:19    286s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.2 real=0:00:06.1)
[03/24 00:03:19    286s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.9 real=0:00:01.6)
[03/24 00:03:19    286s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:19    286s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.4 real=0:00:01.2)
[03/24 00:03:19    286s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.3)
[03/24 00:03:19    286s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:03.8 real=0:00:02.8)
[03/24 00:03:19    286s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[03/24 00:03:19    286s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:03.8 real=0:00:01.6)
[03/24 00:03:19    286s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:01.2)
[03/24 00:03:19    286s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:19    286s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/24 00:03:19    286s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:19    286s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:19    286s] Info: Destroy the CCOpt slew target map.
[03/24 00:03:19    286s] clean pInstBBox. size 0
[03/24 00:03:19    286s] All LLGs are deleted
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3713.5M, EPOCH TIME: 1679630599.441928
[03/24 00:03:19    286s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3713.5M, EPOCH TIME: 1679630599.442062
[03/24 00:03:19    286s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:03:19    286s] *** optDesign #3 [finish] : cpu/real = 0:00:24.0/0:00:19.6 (1.2), totSession cpu/real = 0:04:46.4/0:19:18.4 (0.2), mem = 3713.5M
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] =============================================================================================
[03/24 00:03:19    286s]  Final TAT Report : optDesign #3                                                21.14-s109_1
[03/24 00:03:19    286s] =============================================================================================
[03/24 00:03:19    286s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:19    286s] ---------------------------------------------------------------------------------------------
[03/24 00:03:19    286s] [ InitOpt                ]      1   0:00:00.4  (   2.2 % )     0:00:00.5 /  0:00:00.6    1.3
[03/24 00:03:19    286s] [ WnsOpt                 ]      1   0:00:01.8  (   9.2 % )     0:00:01.8 /  0:00:02.6    1.5
[03/24 00:03:19    286s] [ DrvOpt                 ]      1   0:00:01.1  (   5.8 % )     0:00:01.1 /  0:00:01.2    1.1
[03/24 00:03:19    286s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:19    286s] [ LayerAssignment        ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:03:19    286s] [ OptSummaryReport       ]      5   0:00:00.4  (   1.9 % )     0:00:03.2 /  0:00:01.4    0.4
[03/24 00:03:19    286s] [ DrvReport              ]      9   0:00:02.5  (  13.0 % )     0:00:02.5 /  0:00:00.5    0.2
[03/24 00:03:19    286s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/24 00:03:19    286s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/24 00:03:19    286s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:19    286s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.4
[03/24 00:03:19    286s] [ ClockDrv               ]      1   0:00:01.1  (   5.8 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:03:19    286s] [ EcoRoute               ]      1   0:00:01.5  (   7.9 % )     0:00:01.5 /  0:00:03.7    2.4
[03/24 00:03:19    286s] [ ExtractRC              ]      2   0:00:06.1  (  31.1 % )     0:00:06.1 /  0:00:06.2    1.0
[03/24 00:03:19    286s] [ TimingUpdate           ]     19   0:00:01.7  (   8.7 % )     0:00:02.6 /  0:00:05.3    2.0
[03/24 00:03:19    286s] [ FullDelayCalc          ]      4   0:00:00.9  (   4.7 % )     0:00:00.9 /  0:00:02.5    2.7
[03/24 00:03:19    286s] [ TimingReport           ]      5   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    2.0
[03/24 00:03:19    286s] [ GenerateReports        ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/24 00:03:19    286s] [ MISC                   ]          0:00:00.4  (   2.0 % )     0:00:00.4 /  0:00:00.4    0.9
[03/24 00:03:19    286s] ---------------------------------------------------------------------------------------------
[03/24 00:03:19    286s]  optDesign #3 TOTAL                 0:00:19.6  ( 100.0 % )     0:00:19.6 /  0:00:24.0    1.2
[03/24 00:03:19    286s] ---------------------------------------------------------------------------------------------
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/24 00:03:19    286s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2838.0M, totSessionCpu=0:04:46 **
[03/24 00:03:19    286s] *** optDesign #4 [begin] : totSession cpu/real = 0:04:46.4/0:19:18.4 (0.2), mem = 3707.5M
[03/24 00:03:19    286s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:03:19    286s] GigaOpt running with 6 threads.
[03/24 00:03:19    286s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:04:46.4/0:19:18.4 (0.2), mem = 3707.5M
[03/24 00:03:19    286s] **INFO: User settings:
[03/24 00:03:19    286s] setNanoRouteMode -drouteAntennaFactor                           1
[03/24 00:03:19    286s] setNanoRouteMode -drouteAutoStop                                false
[03/24 00:03:19    286s] setNanoRouteMode -drouteFixAntenna                              true
[03/24 00:03:19    286s] setNanoRouteMode -drouteOnGridOnly                              none
[03/24 00:03:19    286s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/24 00:03:19    286s] setNanoRouteMode -drouteStartIteration                          0
[03/24 00:03:19    286s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/24 00:03:19    286s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/24 00:03:19    286s] setNanoRouteMode -extractDesignSignature                        106820545
[03/24 00:03:19    286s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/24 00:03:19    286s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/24 00:03:19    286s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/24 00:03:19    286s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/24 00:03:19    286s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/24 00:03:19    286s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/24 00:03:19    286s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/24 00:03:19    286s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/24 00:03:19    286s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/24 00:03:19    286s] setNanoRouteMode -routeSiEffort                                 max
[03/24 00:03:19    286s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/24 00:03:19    286s] setNanoRouteMode -routeWithSiDriven                             true
[03/24 00:03:19    286s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/24 00:03:19    286s] setNanoRouteMode -routeWithTimingDriven                         true
[03/24 00:03:19    286s] setNanoRouteMode -routeWithViaInPin                             true
[03/24 00:03:19    286s] setNanoRouteMode -timingEngine                                  .timing_file_406155.tif.gz
[03/24 00:03:19    286s] setDesignMode -process                                          130
[03/24 00:03:19    286s] setExtractRCMode -coupled                                       true
[03/24 00:03:19    286s] setExtractRCMode -coupling_c_th                                 0.4
[03/24 00:03:19    286s] setExtractRCMode -effortLevel                                   medium
[03/24 00:03:19    286s] setExtractRCMode -engine                                        postRoute
[03/24 00:03:19    286s] setExtractRCMode -noCleanRCDB                                   true
[03/24 00:03:19    286s] setExtractRCMode -nrNetInMemory                                 100000
[03/24 00:03:19    286s] setExtractRCMode -relative_c_th                                 1
[03/24 00:03:19    286s] setExtractRCMode -total_c_th                                    0
[03/24 00:03:19    286s] setDelayCalMode -enable_high_fanout                             true
[03/24 00:03:19    286s] setDelayCalMode -engine                                         aae
[03/24 00:03:19    286s] setDelayCalMode -ignoreNetLoad                                  false
[03/24 00:03:19    286s] setDelayCalMode -reportOutBound                                 true
[03/24 00:03:19    286s] setDelayCalMode -SIAware                                        true
[03/24 00:03:19    286s] setDelayCalMode -socv_accuracy_mode                             low
[03/24 00:03:19    286s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/24 00:03:19    286s] setOptMode -addInst                                             true
[03/24 00:03:19    286s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/24 00:03:19    286s] setOptMode -allEndPoints                                        true
[03/24 00:03:19    286s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/24 00:03:19    286s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/24 00:03:19    286s] setOptMode -deleteInst                                          true
[03/24 00:03:19    286s] setOptMode -drcMargin                                           0.1
[03/24 00:03:19    286s] setOptMode -effort                                              high
[03/24 00:03:19    286s] setOptMode -fixDrc                                              true
[03/24 00:03:19    286s] setOptMode -fixFanoutLoad                                       true
[03/24 00:03:19    286s] setOptMode -holdTargetSlack                                     0.05
[03/24 00:03:19    286s] setOptMode -maxLength                                           1000
[03/24 00:03:19    286s] setOptMode -optimizeFF                                          true
[03/24 00:03:19    286s] setOptMode -preserveAllSequential                               false
[03/24 00:03:19    286s] setOptMode -restruct                                            false
[03/24 00:03:19    286s] setOptMode -setupTargetSlack                                    0.05
[03/24 00:03:19    286s] setOptMode -usefulSkew                                          false
[03/24 00:03:19    286s] setOptMode -usefulSkewCTS                                       true
[03/24 00:03:19    286s] setSIMode -separate_delta_delay_on_data                         true
[03/24 00:03:19    286s] setPlaceMode -place_global_max_density                          0.8
[03/24 00:03:19    286s] setPlaceMode -place_global_uniform_density                      true
[03/24 00:03:19    286s] setPlaceMode -timingDriven                                      true
[03/24 00:03:19    286s] setAnalysisMode -analysisType                                   onChipVariation
[03/24 00:03:19    286s] setAnalysisMode -checkType                                      setup
[03/24 00:03:19    286s] setAnalysisMode -clkSrcPath                                     true
[03/24 00:03:19    286s] setAnalysisMode -clockPropagation                               sdcControl
[03/24 00:03:19    286s] setAnalysisMode -cppr                                           both
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:19    286s] Summary for sequential cells identification: 
[03/24 00:03:19    286s]   Identified SBFF number: 112
[03/24 00:03:19    286s]   Identified MBFF number: 0
[03/24 00:03:19    286s]   Identified SB Latch number: 0
[03/24 00:03:19    286s]   Identified MB Latch number: 0
[03/24 00:03:19    286s]   Not identified SBFF number: 8
[03/24 00:03:19    286s]   Not identified MBFF number: 0
[03/24 00:03:19    286s]   Not identified SB Latch number: 0
[03/24 00:03:19    286s]   Not identified MB Latch number: 0
[03/24 00:03:19    286s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:19    286s]  Visiting view : setupAnalysis
[03/24 00:03:19    286s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:19    286s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:19    286s]  Visiting view : holdAnalysis
[03/24 00:03:19    286s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:19    286s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:19    286s] TLC MultiMap info (StdDelay):
[03/24 00:03:19    286s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:19    286s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:19    286s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:19    286s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:19    286s]  Setting StdDelay to: 22.7ps
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:19    286s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:03:19    286s] OPERPROF: Starting DPlace-Init at level 1, MEM:3711.5M, EPOCH TIME: 1679630599.525997
[03/24 00:03:19    286s] Processing tracks to init pin-track alignment.
[03/24 00:03:19    286s] z: 2, totalTracks: 1
[03/24 00:03:19    286s] z: 4, totalTracks: 1
[03/24 00:03:19    286s] z: 6, totalTracks: 1
[03/24 00:03:19    286s] z: 8, totalTracks: 1
[03/24 00:03:19    286s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:19    286s] All LLGs are deleted
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3711.5M, EPOCH TIME: 1679630599.528985
[03/24 00:03:19    286s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3711.5M, EPOCH TIME: 1679630599.529281
[03/24 00:03:19    286s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3711.5M, EPOCH TIME: 1679630599.530035
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3775.5M, EPOCH TIME: 1679630599.532991
[03/24 00:03:19    286s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:19    286s] Core basic site is IBM13SITE
[03/24 00:03:19    286s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3775.5M, EPOCH TIME: 1679630599.543901
[03/24 00:03:19    286s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:19    286s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:19    286s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.004, MEM:3807.5M, EPOCH TIME: 1679630599.548298
[03/24 00:03:19    286s] Fast DP-INIT is on for default
[03/24 00:03:19    286s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:03:19    286s] Atter site array init, number of instance map data is 0.
[03/24 00:03:19    286s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.019, REAL:0.017, MEM:3807.5M, EPOCH TIME: 1679630599.550047
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:19    286s] OPERPROF:     Starting CMU at level 3, MEM:3807.5M, EPOCH TIME: 1679630599.550710
[03/24 00:03:19    286s] OPERPROF:     Finished CMU at level 3, CPU:0.005, REAL:0.004, MEM:3807.5M, EPOCH TIME: 1679630599.554393
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:03:19    286s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:3711.5M, EPOCH TIME: 1679630599.555821
[03/24 00:03:19    286s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3711.5M, EPOCH TIME: 1679630599.555916
[03/24 00:03:19    286s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3711.5M, EPOCH TIME: 1679630599.558188
[03/24 00:03:19    286s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3711.5MB).
[03/24 00:03:19    286s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.039, REAL:0.033, MEM:3711.5M, EPOCH TIME: 1679630599.559348
[03/24 00:03:19    286s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3711.5M, EPOCH TIME: 1679630599.559480
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:19    286s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.007, REAL:0.004, MEM:3707.5M, EPOCH TIME: 1679630599.563424
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] Creating Lib Analyzer ...
[03/24 00:03:19    286s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:19    286s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:19    286s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:19    286s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:19    286s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:19    286s] 
[03/24 00:03:19    286s] {RT rc-typ 0 4 4 0}
[03/24 00:03:20    287s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:47 mem=3713.6M
[03/24 00:03:20    287s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:47 mem=3713.6M
[03/24 00:03:20    287s] Creating Lib Analyzer, finished. 
[03/24 00:03:20    287s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2846.9M, totSessionCpu=0:04:47 **
[03/24 00:03:20    287s] Existing Dirty Nets : 0
[03/24 00:03:20    287s] New Signature Flow (optDesignCheckOptions) ....
[03/24 00:03:20    287s] #Taking db snapshot
[03/24 00:03:20    287s] #Taking db snapshot ... done
[03/24 00:03:20    287s] OPERPROF: Starting checkPlace at level 1, MEM:3713.6M, EPOCH TIME: 1679630600.328838
[03/24 00:03:20    287s] Processing tracks to init pin-track alignment.
[03/24 00:03:20    287s] z: 2, totalTracks: 1
[03/24 00:03:20    287s] z: 4, totalTracks: 1
[03/24 00:03:20    287s] z: 6, totalTracks: 1
[03/24 00:03:20    287s] z: 8, totalTracks: 1
[03/24 00:03:20    287s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:20    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3713.6M, EPOCH TIME: 1679630600.331393
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:20    287s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.030, MEM:3713.6M, EPOCH TIME: 1679630600.361524
[03/24 00:03:20    287s] Begin checking placement ... (start mem=3713.6M, init mem=3713.6M)
[03/24 00:03:20    287s] Begin checking exclusive groups violation ...
[03/24 00:03:20    287s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:03:20    287s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] Running CheckPlace using 6 threads!...
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] ...checkPlace MT is done!
[03/24 00:03:20    287s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3713.6M, EPOCH TIME: 1679630600.380271
[03/24 00:03:20    287s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3713.6M, EPOCH TIME: 1679630600.381907
[03/24 00:03:20    287s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:03:20    287s] *info: Unplaced = 0           
[03/24 00:03:20    287s] Placement Density:30.59%(34410/112493)
[03/24 00:03:20    287s] Placement Density (including fixed std cells):30.59%(34410/112493)
[03/24 00:03:20    287s] All LLGs are deleted
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3713.6M, EPOCH TIME: 1679630600.383514
[03/24 00:03:20    287s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3713.6M, EPOCH TIME: 1679630600.383743
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3713.6M)
[03/24 00:03:20    287s] OPERPROF: Finished checkPlace at level 1, CPU:0.070, REAL:0.056, MEM:3713.6M, EPOCH TIME: 1679630600.384748
[03/24 00:03:20    287s]  Initial DC engine is -> aae
[03/24 00:03:20    287s]  
[03/24 00:03:20    287s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/24 00:03:20    287s]  
[03/24 00:03:20    287s]  
[03/24 00:03:20    287s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/24 00:03:20    287s]  
[03/24 00:03:20    287s] Reset EOS DB
[03/24 00:03:20    287s] Ignoring AAE DB Resetting ...
[03/24 00:03:20    287s]  Set Options for AAE Based Opt flow 
[03/24 00:03:20    287s] *** optDesign -postRoute ***
[03/24 00:03:20    287s] DRC Margin: user margin 0.1; extra margin 0
[03/24 00:03:20    287s] Setup Target Slack: user slack 0.05
[03/24 00:03:20    287s] Hold Target Slack: user slack 0.05
[03/24 00:03:20    287s] All LLGs are deleted
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3713.6M, EPOCH TIME: 1679630600.393150
[03/24 00:03:20    287s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3713.6M, EPOCH TIME: 1679630600.393435
[03/24 00:03:20    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3713.6M, EPOCH TIME: 1679630600.393960
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3777.6M, EPOCH TIME: 1679630600.396127
[03/24 00:03:20    287s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:20    287s] Core basic site is IBM13SITE
[03/24 00:03:20    287s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3777.6M, EPOCH TIME: 1679630600.405055
[03/24 00:03:20    287s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:20    287s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:20    287s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.006, MEM:3809.6M, EPOCH TIME: 1679630600.410784
[03/24 00:03:20    287s] Fast DP-INIT is on for default
[03/24 00:03:20    287s] Atter site array init, number of instance map data is 0.
[03/24 00:03:20    287s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3809.6M, EPOCH TIME: 1679630600.412908
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:20    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:3713.6M, EPOCH TIME: 1679630600.414834
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:20    287s] Deleting Lib Analyzer.
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:20    287s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:20    287s] Summary for sequential cells identification: 
[03/24 00:03:20    287s]   Identified SBFF number: 112
[03/24 00:03:20    287s]   Identified MBFF number: 0
[03/24 00:03:20    287s]   Identified SB Latch number: 0
[03/24 00:03:20    287s]   Identified MB Latch number: 0
[03/24 00:03:20    287s]   Not identified SBFF number: 8
[03/24 00:03:20    287s]   Not identified MBFF number: 0
[03/24 00:03:20    287s]   Not identified SB Latch number: 0
[03/24 00:03:20    287s]   Not identified MB Latch number: 0
[03/24 00:03:20    287s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:20    287s]  Visiting view : setupAnalysis
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:20    287s]  Visiting view : holdAnalysis
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:20    287s] TLC MultiMap info (StdDelay):
[03/24 00:03:20    287s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:20    287s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:20    287s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:20    287s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:20    287s]  Setting StdDelay to: 22.7ps
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:20    287s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.1/0:00:01.0 (1.1), totSession cpu/real = 0:04:47.4/0:19:19.4 (0.2), mem = 3711.6M
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] =============================================================================================
[03/24 00:03:20    287s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.14-s109_1
[03/24 00:03:20    287s] =============================================================================================
[03/24 00:03:20    287s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:20    287s] ---------------------------------------------------------------------------------------------
[03/24 00:03:20    287s] [ CellServerInit         ]      2   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.7
[03/24 00:03:20    287s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  75.3 % )     0:00:00.7 /  0:00:00.8    1.0
[03/24 00:03:20    287s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:20    287s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:20    287s] [ CheckPlace             ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:03:20    287s] [ MISC                   ]          0:00:00.2  (  15.9 % )     0:00:00.2 /  0:00:00.2    1.3
[03/24 00:03:20    287s] ---------------------------------------------------------------------------------------------
[03/24 00:03:20    287s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.1    1.1
[03/24 00:03:20    287s] ---------------------------------------------------------------------------------------------
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] ** INFO : this run is activating 'postRoute' automaton
[03/24 00:03:20    287s] **INFO: flowCheckPoint #8 InitialSummary
[03/24 00:03:20    287s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 3711.562M)
[03/24 00:03:20    287s] tQuantus: Use design signature to decide re-extraction is ON
[03/24 00:03:20    287s] #Start Inst Signature in MT(0)
[03/24 00:03:20    287s] #Start Net Signature in MT(38620477)
[03/24 00:03:20    287s] #Calculate SNet Signature in MT (49665448)
[03/24 00:03:20    287s] #Run time and memory report for RC extraction:
[03/24 00:03:20    287s] #RC extraction running on  Xeon 4.02GHz 12288KB Cache 12CPU.
[03/24 00:03:20    287s] #Run Statistics for snet signature:
[03/24 00:03:20    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.47/6, scale score = 0.25.
[03/24 00:03:20    287s] #    Increased memory =     0.02 (MB), total memory =  2839.34 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:20    287s] #Run Statistics for Net Final Signature:
[03/24 00:03:20    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:20    287s] #   Increased memory =     0.00 (MB), total memory =  2839.32 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:20    287s] #Run Statistics for Net launch:
[03/24 00:03:20    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.67/6, scale score = 0.61.
[03/24 00:03:20    287s] #    Increased memory =    -0.02 (MB), total memory =  2839.32 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:20    287s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:03:20    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:20    287s] #   Increased memory =     0.00 (MB), total memory =  2839.34 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:20    287s] #Run Statistics for net signature:
[03/24 00:03:20    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.75/6, scale score = 0.46.
[03/24 00:03:20    287s] #    Increased memory =    -0.02 (MB), total memory =  2839.32 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:20    287s] #Run Statistics for inst signature:
[03/24 00:03:20    287s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.58/6, scale score = 0.26.
[03/24 00:03:20    287s] #    Increased memory =    -7.07 (MB), total memory =  2839.34 (MB), peak memory =  3053.28 (MB)
[03/24 00:03:20    287s] tQuantus: Original signature = 106820545, new signature = 106820545
[03/24 00:03:20    287s] tQuantus: Design is clean by design signature
[03/24 00:03:20    287s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d' for reading (mem: 3705.562M)
[03/24 00:03:20    287s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3705.562M)
[03/24 00:03:20    287s] The design is extracted. Skipping TQuantus.
[03/24 00:03:20    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3705.6M, EPOCH TIME: 1679630600.482048
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:20    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:3705.6M, EPOCH TIME: 1679630600.503468
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] **INFO: flowCheckPoint #9 OptimizationHold
[03/24 00:03:20    287s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3734.2M, EPOCH TIME: 1679630600.515425
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:20    287s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.024, MEM:3734.2M, EPOCH TIME: 1679630600.538943
[03/24 00:03:20    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:20    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:20    287s] GigaOpt Hold Optimizer is used
[03/24 00:03:20    287s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d' for reading (mem: 3734.180M)
[03/24 00:03:20    287s] Reading RCDB with compressed RC data.
[03/24 00:03:20    287s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3736.2M)
[03/24 00:03:20    287s] End AAE Lib Interpolated Model. (MEM=3736.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] Creating Lib Analyzer ...
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:20    287s] Summary for sequential cells identification: 
[03/24 00:03:20    287s]   Identified SBFF number: 112
[03/24 00:03:20    287s]   Identified MBFF number: 0
[03/24 00:03:20    287s]   Identified SB Latch number: 0
[03/24 00:03:20    287s]   Identified MB Latch number: 0
[03/24 00:03:20    287s]   Not identified SBFF number: 8
[03/24 00:03:20    287s]   Not identified MBFF number: 0
[03/24 00:03:20    287s]   Not identified SB Latch number: 0
[03/24 00:03:20    287s]   Not identified MB Latch number: 0
[03/24 00:03:20    287s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:20    287s]  Visiting view : setupAnalysis
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:20    287s]  Visiting view : holdAnalysis
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:20    287s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:20    287s] TLC MultiMap info (StdDelay):
[03/24 00:03:20    287s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:20    287s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:20    287s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:20    287s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:20    287s]  Setting StdDelay to: 22.7ps
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:20    287s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:20    287s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:20    287s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:20    287s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:20    287s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:20    287s] 
[03/24 00:03:20    287s] {RT rc-typ 0 4 4 0}
[03/24 00:03:21    288s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:48 mem=3744.2M
[03/24 00:03:21    288s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:48 mem=3744.2M
[03/24 00:03:21    288s] Creating Lib Analyzer, finished. 
[03/24 00:03:21    288s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:48 mem=3744.2M ***
[03/24 00:03:21    288s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:04:48.3/0:19:20.2 (0.2), mem = 3744.2M
[03/24 00:03:21    288s] Effort level <high> specified for reg2reg path_group
[03/24 00:03:21    288s] Saving timing graph ...
[03/24 00:03:21    288s] Done save timing graph
[03/24 00:03:21    288s] 
[03/24 00:03:21    288s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:21    288s] Deleting Lib Analyzer.
[03/24 00:03:21    288s] 
[03/24 00:03:21    288s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:21    289s] Starting delay calculation for Hold views
[03/24 00:03:21    289s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:03:21    289s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:03:21    289s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:03:22    289s] #################################################################################
[03/24 00:03:22    289s] # Design Stage: PostRoute
[03/24 00:03:22    289s] # Design Name: PE_top
[03/24 00:03:22    289s] # Design Mode: 130nm
[03/24 00:03:22    289s] # Analysis Mode: MMMC OCV 
[03/24 00:03:22    289s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:03:22    289s] # Signoff Settings: SI On 
[03/24 00:03:22    289s] #################################################################################
[03/24 00:03:22    289s] Topological Sorting (REAL = 0:00:00.0, MEM = 3832.1M, InitMEM = 3832.1M)
[03/24 00:03:22    289s] Setting infinite Tws ...
[03/24 00:03:22    289s] First Iteration Infinite Tw... 
[03/24 00:03:22    289s] Calculate late delays in OCV mode...
[03/24 00:03:22    289s] Calculate early delays in OCV mode...
[03/24 00:03:22    289s] Start delay calculation (fullDC) (6 T). (MEM=3832.1)
[03/24 00:03:22    289s] End AAE Lib Interpolated Model. (MEM=3843.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:22    290s] Total number of fetched objects 2683
[03/24 00:03:22    290s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:03:22    290s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:22    290s] End delay calculation. (MEM=3908.94 CPU=0:00:00.7 REAL=0:00:00.0)
[03/24 00:03:22    290s] End delay calculation (fullDC). (MEM=3908.94 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:03:22    290s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3908.9M) ***
[03/24 00:03:22    290s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3900.9M)
[03/24 00:03:22    290s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:03:22    290s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3900.9M)
[03/24 00:03:22    290s] 
[03/24 00:03:22    290s] Executing IPO callback for view pruning ..
[03/24 00:03:22    290s] Starting SI iteration 2
[03/24 00:03:22    290s] Calculate late delays in OCV mode...
[03/24 00:03:22    290s] Calculate early delays in OCV mode...
[03/24 00:03:22    290s] Start delay calculation (fullDC) (6 T). (MEM=3713.09)
[03/24 00:03:22    290s] End AAE Lib Interpolated Model. (MEM=3713.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:22    290s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:03:22    290s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:03:22    290s] Total number of fetched objects 2683
[03/24 00:03:22    290s] AAE_INFO-618: Total number of nets in the design is 2685,  0.1 percent of the nets selected for SI analysis
[03/24 00:03:22    290s] End delay calculation. (MEM=3959.21 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:03:22    290s] End delay calculation (fullDC). (MEM=3959.21 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:03:22    290s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 3959.2M) ***
[03/24 00:03:22    291s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:04:51 mem=3965.2M)
[03/24 00:03:22    291s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:22    291s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:22    291s] 
[03/24 00:03:22    291s] Active hold views:
[03/24 00:03:22    291s]  holdAnalysis
[03/24 00:03:22    291s]   Dominating endpoints: 0
[03/24 00:03:22    291s]   Dominating TNS: -0.000
[03/24 00:03:22    291s] 
[03/24 00:03:22    291s] Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:04:51 mem=3995.7M ***
[03/24 00:03:22    291s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:04:51 mem=4026.3M ***
[03/24 00:03:22    291s] Restoring timing graph ...
[03/24 00:03:23    291s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:03:23    291s] Done restore timing graph
[03/24 00:03:23    291s] Done building cte setup timing graph (fixHold) cpu=0:00:03.4 real=0:00:02.0 totSessionCpu=0:04:52 mem=4191.4M ***
[03/24 00:03:23    291s] *info: category slack lower bound [L -0.8] default
[03/24 00:03:23    291s] *info: category slack lower bound [H -0.8] reg2reg 
[03/24 00:03:23    291s] --------------------------------------------------- 
[03/24 00:03:23    291s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/24 00:03:23    291s] --------------------------------------------------- 
[03/24 00:03:23    291s]          WNS    reg2regWNS
[03/24 00:03:23    291s]    -0.001 ns     -0.001 ns
[03/24 00:03:23    291s] --------------------------------------------------- 
[03/24 00:03:23    291s]   Timing/DRV Snapshot: (REF)
[03/24 00:03:23    291s]      Weighted WNS: -0.001
[03/24 00:03:23    291s]       All  PG WNS: -0.001
[03/24 00:03:23    291s]       High PG WNS: -0.001
[03/24 00:03:23    291s]       All  PG TNS: 0.000
[03/24 00:03:23    291s]       High PG TNS: 0.000
[03/24 00:03:23    291s]       Low  PG TNS: 0.000
[03/24 00:03:23    291s]          Tran DRV: 0 (0)
[03/24 00:03:23    291s]           Cap DRV: 0 (0)
[03/24 00:03:23    291s]        Fanout DRV: 0 (12)
[03/24 00:03:23    291s]            Glitch: 0 (0)
[03/24 00:03:23    291s]    Category Slack: { [L, -0.001] [H, -0.001] }
[03/24 00:03:23    291s] 
[03/24 00:03:23    291s] 
[03/24 00:03:23    291s] Creating Lib Analyzer ...
[03/24 00:03:23    291s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:23    291s] 
[03/24 00:03:23    291s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:23    291s] Summary for sequential cells identification: 
[03/24 00:03:23    291s]   Identified SBFF number: 112
[03/24 00:03:23    291s]   Identified MBFF number: 0
[03/24 00:03:23    291s]   Identified SB Latch number: 0
[03/24 00:03:23    291s]   Identified MB Latch number: 0
[03/24 00:03:23    291s]   Not identified SBFF number: 8
[03/24 00:03:23    291s]   Not identified MBFF number: 0
[03/24 00:03:23    291s]   Not identified SB Latch number: 0
[03/24 00:03:23    291s]   Not identified MB Latch number: 0
[03/24 00:03:23    291s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:23    291s]  Visiting view : setupAnalysis
[03/24 00:03:23    291s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:23    291s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:23    291s]  Visiting view : holdAnalysis
[03/24 00:03:23    291s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:23    291s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:23    291s] TLC MultiMap info (StdDelay):
[03/24 00:03:23    291s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:23    291s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:23    291s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:23    291s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:23    291s]  Setting StdDelay to: 22.7ps
[03/24 00:03:23    291s] 
[03/24 00:03:23    291s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:23    291s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:23    291s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:23    291s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:23    291s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:23    291s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:23    291s] 
[03/24 00:03:23    291s] {RT rc-typ 0 4 4 0}
[03/24 00:03:24    292s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:53 mem=4200.9M
[03/24 00:03:24    292s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:53 mem=4200.9M
[03/24 00:03:24    292s] Creating Lib Analyzer, finished. 
[03/24 00:03:24    292s] OPTC: m1 20.0 20.0
[03/24 00:03:24    292s] Setting latch borrow mode to budget during optimization.
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:24    292s] Deleting Lib Analyzer.
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:24    292s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:24    292s] Summary for sequential cells identification: 
[03/24 00:03:24    292s]   Identified SBFF number: 112
[03/24 00:03:24    292s]   Identified MBFF number: 0
[03/24 00:03:24    292s]   Identified SB Latch number: 0
[03/24 00:03:24    292s]   Identified MB Latch number: 0
[03/24 00:03:24    292s]   Not identified SBFF number: 8
[03/24 00:03:24    292s]   Not identified MBFF number: 0
[03/24 00:03:24    292s]   Not identified SB Latch number: 0
[03/24 00:03:24    292s]   Not identified MB Latch number: 0
[03/24 00:03:24    292s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:24    292s]  Visiting view : setupAnalysis
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:24    292s]  Visiting view : holdAnalysis
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:24    292s] TLC MultiMap info (StdDelay):
[03/24 00:03:24    292s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:24    292s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:24    292s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:24    292s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:24    292s]  Setting StdDelay to: 22.7ps
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] Creating Lib Analyzer ...
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:24    292s] Summary for sequential cells identification: 
[03/24 00:03:24    292s]   Identified SBFF number: 112
[03/24 00:03:24    292s]   Identified MBFF number: 0
[03/24 00:03:24    292s]   Identified SB Latch number: 0
[03/24 00:03:24    292s]   Identified MB Latch number: 0
[03/24 00:03:24    292s]   Not identified SBFF number: 8
[03/24 00:03:24    292s]   Not identified MBFF number: 0
[03/24 00:03:24    292s]   Not identified SB Latch number: 0
[03/24 00:03:24    292s]   Not identified MB Latch number: 0
[03/24 00:03:24    292s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:24    292s]  Visiting view : setupAnalysis
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:24    292s]  Visiting view : holdAnalysis
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:24    292s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:24    292s] TLC MultiMap info (StdDelay):
[03/24 00:03:24    292s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:24    292s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:24    292s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:24    292s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:24    292s]  Setting StdDelay to: 22.7ps
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:24    292s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:24    292s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:24    292s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:24    292s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:24    292s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:24    292s] 
[03/24 00:03:24    292s] {RT rc-typ 0 4 4 0}
[03/24 00:03:24    293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:54 mem=4200.9M
[03/24 00:03:24    293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:54 mem=4200.9M
[03/24 00:03:24    293s] Creating Lib Analyzer, finished. 
[03/24 00:03:24    293s] 
[03/24 00:03:24    293s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/24 00:03:24    293s] *Info: worst delay setup view: setupAnalysis
[03/24 00:03:24    293s] Footprint list for hold buffering (delay unit: ps)
[03/24 00:03:24    293s] =================================================================
[03/24 00:03:24    293s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/24 00:03:24    293s] ------------------------------------------------------------------
[03/24 00:03:24    293s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/24 00:03:24    293s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/24 00:03:24    293s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/24 00:03:24    293s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/24 00:03:24    293s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/24 00:03:24    293s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/24 00:03:24    293s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/24 00:03:24    293s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/24 00:03:24    293s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/24 00:03:24    293s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/24 00:03:24    293s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/24 00:03:24    293s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/24 00:03:24    293s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/24 00:03:24    293s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/24 00:03:24    293s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/24 00:03:24    293s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/24 00:03:24    293s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/24 00:03:24    293s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/24 00:03:24    293s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/24 00:03:24    293s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/24 00:03:24    293s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/24 00:03:24    293s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/24 00:03:24    293s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/24 00:03:24    293s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/24 00:03:24    293s] =================================================================
[03/24 00:03:24    293s] Hold Timer stdDelay = 22.7ps
[03/24 00:03:24    293s]  Visiting view : holdAnalysis
[03/24 00:03:24    293s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:24    293s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:24    293s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/24 00:03:24    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4200.9M, EPOCH TIME: 1679630604.987907
[03/24 00:03:24    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:24    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:25    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.018, MEM:4200.9M, EPOCH TIME: 1679630605.005888
[03/24 00:03:25    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:25    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    293s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.199  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4199.4M, EPOCH TIME: 1679630605.076145
[03/24 00:03:25    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:25    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.020, MEM:4200.9M, EPOCH TIME: 1679630605.096257
[03/24 00:03:25    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:25    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    293s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2890.0M, totSessionCpu=0:04:54 **
[03/24 00:03:25    293s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:05.5/0:00:03.8 (1.4), totSession cpu/real = 0:04:53.8/0:19:24.0 (0.3), mem = 3788.9M
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] =============================================================================================
[03/24 00:03:25    293s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.14-s109_1
[03/24 00:03:25    293s] =============================================================================================
[03/24 00:03:25    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:25    293s] ---------------------------------------------------------------------------------------------
[03/24 00:03:25    293s] [ ViewPruning            ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:25    293s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:03:25    293s] [ DrvReport              ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.7
[03/24 00:03:25    293s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.7
[03/24 00:03:25    293s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/24 00:03:25    293s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  35.6 % )     0:00:01.4 /  0:00:01.4    1.0
[03/24 00:03:25    293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:25    293s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:25    293s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:25    293s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:03:25    293s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:25    293s] [ TimingUpdate           ]      8   0:00:00.8  (  20.2 % )     0:00:01.0 /  0:00:02.3    2.2
[03/24 00:03:25    293s] [ FullDelayCalc          ]      3   0:00:00.3  (   6.9 % )     0:00:00.3 /  0:00:00.9    3.4
[03/24 00:03:25    293s] [ TimingReport           ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    2.2
[03/24 00:03:25    293s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.5 % )     0:00:00.2 /  0:00:00.3    1.4
[03/24 00:03:25    293s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/24 00:03:25    293s] [ MISC                   ]          0:00:00.6  (  15.6 % )     0:00:00.6 /  0:00:00.7    1.2
[03/24 00:03:25    293s] ---------------------------------------------------------------------------------------------
[03/24 00:03:25    293s]  BuildHoldData #1 TOTAL             0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:05.5    1.4
[03/24 00:03:25    293s] ---------------------------------------------------------------------------------------------
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:04:53.8/0:19:24.0 (0.3), mem = 3788.9M
[03/24 00:03:25    293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.25
[03/24 00:03:25    293s] #optDebug: Start CG creation (mem=3788.9M)
[03/24 00:03:25    293s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/24 00:03:25    293s] (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgPrt (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgEgp (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgPbk (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgNrb(cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgObs (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgCon (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s]  ...processing cgPdm (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3860.8M)
[03/24 00:03:25    293s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:25    293s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:25    293s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:25    293s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:25    293s] *info: Run optDesign holdfix with 6 threads.
[03/24 00:03:25    293s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:25    293s] --------------------------------------------------- 
[03/24 00:03:25    293s]    Hold Timing Summary  - Initial 
[03/24 00:03:25    293s] --------------------------------------------------- 
[03/24 00:03:25    293s]  Target slack:       0.0500 ns
[03/24 00:03:25    293s]  View: holdAnalysis 
[03/24 00:03:25    293s]    WNS:       0.0916  >>>  WNS:       0.0416 with TargetSlack
[03/24 00:03:25    293s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/24 00:03:25    293s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/24 00:03:25    293s]    Worst hold path end point: buff_mult_arr0/clk_r_REG82_S1/D
[03/24 00:03:25    293s] --------------------------------------------------- 
[03/24 00:03:25    293s] *** Hold timing is met. Hold fixing is not needed 
[03/24 00:03:25    293s] **INFO: total 0 insts, 0 nets marked don't touch
[03/24 00:03:25    293s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/24 00:03:25    293s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] Capturing REF for hold ...
[03/24 00:03:25    293s]    Hold Timing Snapshot: (REF)
[03/24 00:03:25    293s]              All PG WNS: 0.000
[03/24 00:03:25    293s]              All PG TNS: 0.000
[03/24 00:03:25    293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.25
[03/24 00:03:25    293s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:53.9/0:19:24.1 (0.3), mem = 3973.7M
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] =============================================================================================
[03/24 00:03:25    293s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.14-s109_1
[03/24 00:03:25    293s] =============================================================================================
[03/24 00:03:25    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:25    293s] ---------------------------------------------------------------------------------------------
[03/24 00:03:25    293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:25    293s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  72.4 % )     0:00:00.1 /  0:00:00.1    0.9
[03/24 00:03:25    293s] [ MISC                   ]          0:00:00.0  (  27.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:03:25    293s] ---------------------------------------------------------------------------------------------
[03/24 00:03:25    293s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/24 00:03:25    293s] ---------------------------------------------------------------------------------------------
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] Running postRoute recovery in preEcoRoute mode
[03/24 00:03:25    293s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2927.9M, totSessionCpu=0:04:54 **
[03/24 00:03:25    293s]   DRV Snapshot: (TGT)
[03/24 00:03:25    293s]          Tran DRV: 0 (0)
[03/24 00:03:25    293s]           Cap DRV: 0 (0)
[03/24 00:03:25    293s]        Fanout DRV: 0 (12)
[03/24 00:03:25    293s]            Glitch: 0 (0)
[03/24 00:03:25    293s] Checking DRV degradation...
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] Recovery Manager:
[03/24 00:03:25    293s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:25    293s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:25    293s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:25    293s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:25    293s] 
[03/24 00:03:25    293s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:03:25    293s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3820.29M, totSessionCpu=0:04:54).
[03/24 00:03:25    293s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2927.9M, totSessionCpu=0:04:54 **
[03/24 00:03:25    293s] 
[03/24 00:03:25    294s]   DRV Snapshot: (REF)
[03/24 00:03:25    294s]          Tran DRV: 0 (0)
[03/24 00:03:25    294s]           Cap DRV: 0 (0)
[03/24 00:03:25    294s]        Fanout DRV: 0 (12)
[03/24 00:03:25    294s]            Glitch: 0 (0)
[03/24 00:03:25    294s] **INFO: Skipping refine place as no legal commits were detected
[03/24 00:03:25    294s] Latch borrow mode reset to max_borrow
[03/24 00:03:25    294s] **INFO: flowCheckPoint #10 FinalSummary
[03/24 00:03:25    294s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
[03/24 00:03:25    294s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2927.4M, totSessionCpu=0:04:54 **
[03/24 00:03:25    294s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3780.3M, EPOCH TIME: 1679630605.477999
[03/24 00:03:25    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    294s] 
[03/24 00:03:25    294s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:25    294s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.020, MEM:3812.3M, EPOCH TIME: 1679630605.498273
[03/24 00:03:25    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:25    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:25    294s] Saving timing graph ...
[03/24 00:03:25    294s] Done save timing graph
[03/24 00:03:25    294s] 
[03/24 00:03:25    294s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:25    294s] 
[03/24 00:03:25    294s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:26    295s] Starting delay calculation for Hold views
[03/24 00:03:26    295s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:03:26    295s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:03:26    295s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:03:26    295s] #################################################################################
[03/24 00:03:26    295s] # Design Stage: PostRoute
[03/24 00:03:26    295s] # Design Name: PE_top
[03/24 00:03:26    295s] # Design Mode: 130nm
[03/24 00:03:26    295s] # Analysis Mode: MMMC OCV 
[03/24 00:03:26    295s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:03:26    295s] # Signoff Settings: SI On 
[03/24 00:03:26    295s] #################################################################################
[03/24 00:03:26    295s] Topological Sorting (REAL = 0:00:00.0, MEM = 3913.2M, InitMEM = 3913.2M)
[03/24 00:03:26    295s] Setting infinite Tws ...
[03/24 00:03:26    295s] First Iteration Infinite Tw... 
[03/24 00:03:26    295s] Calculate late delays in OCV mode...
[03/24 00:03:26    295s] Calculate early delays in OCV mode...
[03/24 00:03:26    295s] Start delay calculation (fullDC) (6 T). (MEM=3913.22)
[03/24 00:03:26    295s] End AAE Lib Interpolated Model. (MEM=3924.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:26    296s] Total number of fetched objects 2683
[03/24 00:03:26    296s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:03:26    296s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:26    296s] End delay calculation. (MEM=3990.07 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:03:26    296s] End delay calculation (fullDC). (MEM=3990.07 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:03:26    296s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 3990.1M) ***
[03/24 00:03:26    296s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3982.1M)
[03/24 00:03:26    296s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:03:26    296s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3982.1M)
[03/24 00:03:26    296s] Starting SI iteration 2
[03/24 00:03:26    296s] Calculate late delays in OCV mode...
[03/24 00:03:26    296s] Calculate early delays in OCV mode...
[03/24 00:03:26    296s] Start delay calculation (fullDC) (6 T). (MEM=3779.22)
[03/24 00:03:26    296s] End AAE Lib Interpolated Model. (MEM=3779.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:26    296s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:03:26    296s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:03:26    296s] Total number of fetched objects 2683
[03/24 00:03:26    296s] AAE_INFO-618: Total number of nets in the design is 2685,  0.1 percent of the nets selected for SI analysis
[03/24 00:03:26    296s] End delay calculation. (MEM=4024.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:03:26    296s] End delay calculation (fullDC). (MEM=4024.25 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:03:26    296s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4024.2M) ***
[03/24 00:03:27    297s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:04:57 mem=4030.2M)
[03/24 00:03:27    297s] Restoring timing graph ...
[03/24 00:03:27    298s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:03:27    298s] Done restore timing graph
[03/24 00:03:30    298s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.199  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:03:30    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3806.5M, EPOCH TIME: 1679630610.327122
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] 
[03/24 00:03:30    298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:30    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.019, MEM:3808.0M, EPOCH TIME: 1679630610.346137
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3808.0M, EPOCH TIME: 1679630610.354062
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] 
[03/24 00:03:30    298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:30    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.022, MEM:3808.0M, EPOCH TIME: 1679630610.376164
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3808.0M, EPOCH TIME: 1679630610.382020
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] 
[03/24 00:03:30    298s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:30    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:3808.0M, EPOCH TIME: 1679630610.397423
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] *** Final Summary (holdfix) CPU=0:00:04.1, REAL=0:00:05.0, MEM=3808.0M
[03/24 00:03:30    298s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2898.8M, totSessionCpu=0:04:58 **
[03/24 00:03:30    298s]  ReSet Options after AAE Based Opt flow 
[03/24 00:03:30    298s] *** Finished optDesign ***
[03/24 00:03:30    298s] 
[03/24 00:03:30    298s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.1 real=0:00:11.0)
[03/24 00:03:30    298s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:30    298s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:03:30    298s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:30    298s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.8 real=0:00:04.9)
[03/24 00:03:30    298s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:30    298s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3808.0M)
[03/24 00:03:30    298s] Info: Destroy the CCOpt slew target map.
[03/24 00:03:30    298s] clean pInstBBox. size 0
[03/24 00:03:30    298s] All LLGs are deleted
[03/24 00:03:30    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:30    298s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3800.0M, EPOCH TIME: 1679630610.512020
[03/24 00:03:30    298s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3800.0M, EPOCH TIME: 1679630610.512177
[03/24 00:03:30    298s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:03:30    298s] *** optDesign #4 [finish] : cpu/real = 0:00:12.2/0:00:11.1 (1.1), totSession cpu/real = 0:04:58.6/0:19:29.4 (0.3), mem = 3800.0M
[03/24 00:03:30    298s] 
[03/24 00:03:30    298s] =============================================================================================
[03/24 00:03:30    298s]  Final TAT Report : optDesign #4                                                21.14-s109_1
[03/24 00:03:30    298s] =============================================================================================
[03/24 00:03:30    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:30    298s] ---------------------------------------------------------------------------------------------
[03/24 00:03:30    298s] [ InitOpt                ]      1   0:00:00.9  (   8.4 % )     0:00:01.0 /  0:00:01.1    1.1
[03/24 00:03:30    298s] [ HoldOpt                ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/24 00:03:30    298s] [ ViewPruning            ]     10   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:30    298s] [ BuildHoldData          ]      1   0:00:02.5  (  22.9 % )     0:00:03.8 /  0:00:05.5    1.4
[03/24 00:03:30    298s] [ OptSummaryReport       ]      2   0:00:01.1  (  10.3 % )     0:00:05.0 /  0:00:04.2    0.8
[03/24 00:03:30    298s] [ DrvReport              ]      5   0:00:02.5  (  22.7 % )     0:00:02.5 /  0:00:00.4    0.1
[03/24 00:03:30    298s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:30    298s] [ LibAnalyzerInit        ]      1   0:00:00.8  (   6.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/24 00:03:30    298s] [ CheckPlace             ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:03:30    298s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:03:30    298s] [ TimingUpdate           ]     12   0:00:01.6  (  14.9 % )     0:00:02.2 /  0:00:04.7    2.1
[03/24 00:03:30    298s] [ FullDelayCalc          ]      6   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:01.9    3.3
[03/24 00:03:30    298s] [ TimingReport           ]      4   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.2    2.1
[03/24 00:03:30    298s] [ GenerateReports        ]      2   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    0.9
[03/24 00:03:30    298s] [ MISC                   ]          0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:03:30    298s] ---------------------------------------------------------------------------------------------
[03/24 00:03:30    298s]  optDesign #4 TOTAL                 0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:12.2    1.1
[03/24 00:03:30    298s] ---------------------------------------------------------------------------------------------
[03/24 00:03:30    298s] 
[03/24 00:03:30    298s] <CMD> saveDesign db/PE_top_postroute_0.enc
[03/24 00:03:30    298s] The in-memory database contained RC information but was not saved. To save 
[03/24 00:03:30    298s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/24 00:03:30    298s] so it should only be saved when it is really desired.
[03/24 00:03:30    298s] #% Begin save design ... (date=03/24 00:03:30, mem=2860.3M)
[03/24 00:03:30    298s] % Begin Save ccopt configuration ... (date=03/24 00:03:30, mem=2860.3M)
[03/24 00:03:30    298s] % End Save ccopt configuration ... (date=03/24 00:03:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2860.3M, current mem=2860.3M)
[03/24 00:03:30    298s] % Begin Save netlist data ... (date=03/24 00:03:30, mem=2860.3M)
[03/24 00:03:30    298s] Writing Binary DB to db/PE_top_postroute_0.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:03:30    298s] % End Save netlist data ... (date=03/24 00:03:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=2861.7M, current mem=2861.7M)
[03/24 00:03:30    298s] Saving symbol-table file in separate thread ...
[03/24 00:03:30    298s] Saving congestion map file in separate thread ...
[03/24 00:03:30    298s] Saving congestion map file db/PE_top_postroute_0.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:03:30    298s] % Begin Save AAE data ... (date=03/24 00:03:30, mem=2861.7M)
[03/24 00:03:30    298s] Saving AAE Data ...
[03/24 00:03:30    298s] % End Save AAE data ... (date=03/24 00:03:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2861.7M, current mem=2861.7M)
[03/24 00:03:31    298s] Saving preference file db/PE_top_postroute_0.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:03:31    298s] Saving mode setting ...
[03/24 00:03:31    298s] Saving global file ...
[03/24 00:03:31    298s] Saving Drc markers ...
[03/24 00:03:31    298s] ... No Drc file written since there is no markers found.
[03/24 00:03:31    298s] % Begin Save routing data ... (date=03/24 00:03:31, mem=2861.8M)
[03/24 00:03:31    298s] Saving route file ...
[03/24 00:03:31    298s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3767.5M) ***
[03/24 00:03:31    298s] % End Save routing data ... (date=03/24 00:03:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2861.9M, current mem=2861.9M)
[03/24 00:03:31    298s] Saving special route data file in separate thread ...
[03/24 00:03:31    298s] Saving PG file in separate thread ...
[03/24 00:03:31    298s] Saving placement file in separate thread ...
[03/24 00:03:31    298s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:03:31    298s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:03:31    298s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:03:31    298s] Saving PG file db/PE_top_postroute_0.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:03:31 2023)
[03/24 00:03:31    298s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3797.5M) ***
[03/24 00:03:32    298s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3797.5M) ***
[03/24 00:03:32    298s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:03:32    298s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:03:32    298s] Saving property file db/PE_top_postroute_0.enc.dat.tmp/PE_top.prop
[03/24 00:03:32    298s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3789.5M) ***
[03/24 00:03:32    298s] #Saving pin access data to file db/PE_top_postroute_0.enc.dat.tmp/PE_top.apa ...
[03/24 00:03:32    298s] #
[03/24 00:03:32    298s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_0.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:03:32    299s] Saving preRoute extraction data in directory 'db/PE_top_postroute_0.enc.dat.tmp/extraction/' ...
[03/24 00:03:32    299s] Checksum of RCGrid density data::96
[03/24 00:03:32    299s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:03:32    299s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:03:32    299s] % Begin Save power constraints data ... (date=03/24 00:03:32, mem=2862.1M)
[03/24 00:03:33    299s] % End Save power constraints data ... (date=03/24 00:03:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=2862.1M, current mem=2862.1M)
[03/24 00:03:33    299s] Generated self-contained design PE_top_postroute_0.enc.dat.tmp
[03/24 00:03:33    299s] #% End save design ... (date=03/24 00:03:33, total cpu=0:00:00.7, real=0:00:03.0, peak res=2862.4M, current mem=2862.4M)
[03/24 00:03:33    299s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/24 00:03:33    299s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2862.4M, totSessionCpu=0:04:59 **
[03/24 00:03:33    299s] *** optDesign #5 [begin] : totSession cpu/real = 0:04:59.3/0:19:32.4 (0.3), mem = 3782.6M
[03/24 00:03:33    299s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:03:33    299s] GigaOpt running with 6 threads.
[03/24 00:03:33    299s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:04:59.3/0:19:32.4 (0.3), mem = 3782.6M
[03/24 00:03:33    299s] **INFO: User settings:
[03/24 00:03:33    299s] setNanoRouteMode -drouteAntennaFactor                           1
[03/24 00:03:33    299s] setNanoRouteMode -drouteAutoStop                                false
[03/24 00:03:33    299s] setNanoRouteMode -drouteFixAntenna                              true
[03/24 00:03:33    299s] setNanoRouteMode -drouteOnGridOnly                              none
[03/24 00:03:33    299s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/24 00:03:33    299s] setNanoRouteMode -drouteStartIteration                          0
[03/24 00:03:33    299s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/24 00:03:33    299s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/24 00:03:33    299s] setNanoRouteMode -extractDesignSignature                        106820545
[03/24 00:03:33    299s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/24 00:03:33    299s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/24 00:03:33    299s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/24 00:03:33    299s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/24 00:03:33    299s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/24 00:03:33    299s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/24 00:03:33    299s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/24 00:03:33    299s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/24 00:03:33    299s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/24 00:03:33    299s] setNanoRouteMode -routeSiEffort                                 max
[03/24 00:03:33    299s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/24 00:03:33    299s] setNanoRouteMode -routeWithSiDriven                             true
[03/24 00:03:33    299s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/24 00:03:33    299s] setNanoRouteMode -routeWithTimingDriven                         true
[03/24 00:03:33    299s] setNanoRouteMode -routeWithViaInPin                             true
[03/24 00:03:33    299s] setNanoRouteMode -timingEngine                                  .timing_file_406155.tif.gz
[03/24 00:03:33    299s] setDesignMode -process                                          130
[03/24 00:03:33    299s] setExtractRCMode -coupled                                       true
[03/24 00:03:33    299s] setExtractRCMode -coupling_c_th                                 0.4
[03/24 00:03:33    299s] setExtractRCMode -effortLevel                                   medium
[03/24 00:03:33    299s] setExtractRCMode -engine                                        postRoute
[03/24 00:03:33    299s] setExtractRCMode -noCleanRCDB                                   true
[03/24 00:03:33    299s] setExtractRCMode -nrNetInMemory                                 100000
[03/24 00:03:33    299s] setExtractRCMode -relative_c_th                                 1
[03/24 00:03:33    299s] setExtractRCMode -total_c_th                                    0
[03/24 00:03:33    299s] setDelayCalMode -enable_high_fanout                             true
[03/24 00:03:33    299s] setDelayCalMode -engine                                         aae
[03/24 00:03:33    299s] setDelayCalMode -ignoreNetLoad                                  false
[03/24 00:03:33    299s] setDelayCalMode -reportOutBound                                 true
[03/24 00:03:33    299s] setDelayCalMode -SIAware                                        true
[03/24 00:03:33    299s] setDelayCalMode -socv_accuracy_mode                             low
[03/24 00:03:33    299s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/24 00:03:33    299s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/24 00:03:33    299s] setOptMode -addInst                                             true
[03/24 00:03:33    299s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/24 00:03:33    299s] setOptMode -allEndPoints                                        true
[03/24 00:03:33    299s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/24 00:03:33    299s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/24 00:03:33    299s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/24 00:03:33    299s] setOptMode -autoViewHoldTargetSlack                             500
[03/24 00:03:33    299s] setOptMode -deleteInst                                          true
[03/24 00:03:33    299s] setOptMode -drcMargin                                           0.1
[03/24 00:03:33    299s] setOptMode -effort                                              high
[03/24 00:03:33    299s] setOptMode -fixDrc                                              true
[03/24 00:03:33    299s] setOptMode -fixFanoutLoad                                       true
[03/24 00:03:33    299s] setOptMode -holdTargetSlack                                     0.05
[03/24 00:03:33    299s] setOptMode -maxLength                                           1000
[03/24 00:03:33    299s] setOptMode -optimizeFF                                          true
[03/24 00:03:33    299s] setOptMode -preserveAllSequential                               false
[03/24 00:03:33    299s] setOptMode -restruct                                            false
[03/24 00:03:33    299s] setOptMode -setupTargetSlack                                    0.05
[03/24 00:03:33    299s] setOptMode -usefulSkew                                          false
[03/24 00:03:33    299s] setOptMode -usefulSkewCTS                                       true
[03/24 00:03:33    299s] setSIMode -separate_delta_delay_on_data                         true
[03/24 00:03:33    299s] setPlaceMode -place_global_max_density                          0.8
[03/24 00:03:33    299s] setPlaceMode -place_global_uniform_density                      true
[03/24 00:03:33    299s] setPlaceMode -timingDriven                                      true
[03/24 00:03:33    299s] setAnalysisMode -analysisType                                   onChipVariation
[03/24 00:03:33    299s] setAnalysisMode -checkType                                      setup
[03/24 00:03:33    299s] setAnalysisMode -clkSrcPath                                     true
[03/24 00:03:33    299s] setAnalysisMode -clockPropagation                               sdcControl
[03/24 00:03:33    299s] setAnalysisMode -cppr                                           both
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:33    299s] Summary for sequential cells identification: 
[03/24 00:03:33    299s]   Identified SBFF number: 112
[03/24 00:03:33    299s]   Identified MBFF number: 0
[03/24 00:03:33    299s]   Identified SB Latch number: 0
[03/24 00:03:33    299s]   Identified MB Latch number: 0
[03/24 00:03:33    299s]   Not identified SBFF number: 8
[03/24 00:03:33    299s]   Not identified MBFF number: 0
[03/24 00:03:33    299s]   Not identified SB Latch number: 0
[03/24 00:03:33    299s]   Not identified MB Latch number: 0
[03/24 00:03:33    299s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:33    299s]  Visiting view : setupAnalysis
[03/24 00:03:33    299s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:33    299s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:33    299s]  Visiting view : holdAnalysis
[03/24 00:03:33    299s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:33    299s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:33    299s] TLC MultiMap info (StdDelay):
[03/24 00:03:33    299s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:33    299s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:33    299s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:33    299s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:33    299s]  Setting StdDelay to: 22.7ps
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:33    299s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:03:33    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:3772.6M, EPOCH TIME: 1679630613.589112
[03/24 00:03:33    299s] Processing tracks to init pin-track alignment.
[03/24 00:03:33    299s] z: 2, totalTracks: 1
[03/24 00:03:33    299s] z: 4, totalTracks: 1
[03/24 00:03:33    299s] z: 6, totalTracks: 1
[03/24 00:03:33    299s] z: 8, totalTracks: 1
[03/24 00:03:33    299s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:33    299s] All LLGs are deleted
[03/24 00:03:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3772.6M, EPOCH TIME: 1679630613.592237
[03/24 00:03:33    299s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3772.6M, EPOCH TIME: 1679630613.592494
[03/24 00:03:33    299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3772.6M, EPOCH TIME: 1679630613.593182
[03/24 00:03:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3868.6M, EPOCH TIME: 1679630613.595630
[03/24 00:03:33    299s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:33    299s] Core basic site is IBM13SITE
[03/24 00:03:33    299s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3868.6M, EPOCH TIME: 1679630613.604681
[03/24 00:03:33    299s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:33    299s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:33    299s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.003, MEM:3868.6M, EPOCH TIME: 1679630613.607308
[03/24 00:03:33    299s] Fast DP-INIT is on for default
[03/24 00:03:33    299s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:03:33    299s] Atter site array init, number of instance map data is 0.
[03/24 00:03:33    299s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.016, REAL:0.013, MEM:3868.6M, EPOCH TIME: 1679630613.608991
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:33    299s] OPERPROF:     Starting CMU at level 3, MEM:3868.6M, EPOCH TIME: 1679630613.609706
[03/24 00:03:33    299s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:3868.6M, EPOCH TIME: 1679630613.613826
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:03:33    299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.026, REAL:0.022, MEM:3772.6M, EPOCH TIME: 1679630613.614926
[03/24 00:03:33    299s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3772.6M, EPOCH TIME: 1679630613.615009
[03/24 00:03:33    299s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3772.6M, EPOCH TIME: 1679630613.616898
[03/24 00:03:33    299s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3772.6MB).
[03/24 00:03:33    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.035, REAL:0.029, MEM:3772.6M, EPOCH TIME: 1679630613.618218
[03/24 00:03:33    299s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3772.6M, EPOCH TIME: 1679630613.618325
[03/24 00:03:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:33    299s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:3738.6M, EPOCH TIME: 1679630613.625001
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] Creating Lib Analyzer ...
[03/24 00:03:33    299s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:33    299s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:33    299s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:33    299s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:33    299s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:33    299s] 
[03/24 00:03:33    299s] {RT rc-typ 0 4 4 0}
[03/24 00:03:34    300s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:00 mem=3744.7M
[03/24 00:03:34    300s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:00 mem=3744.7M
[03/24 00:03:34    300s] Creating Lib Analyzer, finished. 
[03/24 00:03:34    300s] Effort level <high> specified for reg2reg path_group
[03/24 00:03:34    300s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2884.4M, totSessionCpu=0:05:01 **
[03/24 00:03:34    300s] Existing Dirty Nets : 0
[03/24 00:03:34    300s] New Signature Flow (optDesignCheckOptions) ....
[03/24 00:03:34    300s] #Taking db snapshot
[03/24 00:03:34    300s] #Taking db snapshot ... done
[03/24 00:03:34    300s] OPERPROF: Starting checkPlace at level 1, MEM:3772.7M, EPOCH TIME: 1679630614.470697
[03/24 00:03:34    300s] Processing tracks to init pin-track alignment.
[03/24 00:03:34    300s] z: 2, totalTracks: 1
[03/24 00:03:34    300s] z: 4, totalTracks: 1
[03/24 00:03:34    300s] z: 6, totalTracks: 1
[03/24 00:03:34    300s] z: 8, totalTracks: 1
[03/24 00:03:34    300s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:34    300s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3772.7M, EPOCH TIME: 1679630614.473374
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:34    300s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:3804.7M, EPOCH TIME: 1679630614.493158
[03/24 00:03:34    300s] Begin checking placement ... (start mem=3772.7M, init mem=3804.7M)
[03/24 00:03:34    300s] Begin checking exclusive groups violation ...
[03/24 00:03:34    300s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:03:34    300s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] Running CheckPlace using 6 threads!...
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] ...checkPlace MT is done!
[03/24 00:03:34    300s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3804.7M, EPOCH TIME: 1679630614.512416
[03/24 00:03:34    300s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3804.7M, EPOCH TIME: 1679630614.514454
[03/24 00:03:34    300s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:03:34    300s] *info: Unplaced = 0           
[03/24 00:03:34    300s] Placement Density:30.59%(34410/112493)
[03/24 00:03:34    300s] Placement Density (including fixed std cells):30.59%(34410/112493)
[03/24 00:03:34    300s] All LLGs are deleted
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3804.7M, EPOCH TIME: 1679630614.516202
[03/24 00:03:34    300s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3804.7M, EPOCH TIME: 1679630614.516463
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3804.7M)
[03/24 00:03:34    300s] OPERPROF: Finished checkPlace at level 1, CPU:0.076, REAL:0.047, MEM:3804.7M, EPOCH TIME: 1679630614.517522
[03/24 00:03:34    300s]  Initial DC engine is -> aae
[03/24 00:03:34    300s]  
[03/24 00:03:34    300s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/24 00:03:34    300s]  
[03/24 00:03:34    300s]  
[03/24 00:03:34    300s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/24 00:03:34    300s]  
[03/24 00:03:34    300s] Reset EOS DB
[03/24 00:03:34    300s] Ignoring AAE DB Resetting ...
[03/24 00:03:34    300s]  Set Options for AAE Based Opt flow 
[03/24 00:03:34    300s] *** optDesign -postRoute ***
[03/24 00:03:34    300s] DRC Margin: user margin 0.1; extra margin 0
[03/24 00:03:34    300s] Setup Target Slack: user slack 0.05
[03/24 00:03:34    300s] Hold Target Slack: user slack 0.05
[03/24 00:03:34    300s] All LLGs are deleted
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3804.7M, EPOCH TIME: 1679630614.530452
[03/24 00:03:34    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3804.7M, EPOCH TIME: 1679630614.530763
[03/24 00:03:34    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3804.7M, EPOCH TIME: 1679630614.531542
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3868.7M, EPOCH TIME: 1679630614.534302
[03/24 00:03:34    300s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:34    300s] Core basic site is IBM13SITE
[03/24 00:03:34    300s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3868.7M, EPOCH TIME: 1679630614.548964
[03/24 00:03:34    300s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:34    300s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:34    300s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:3900.7M, EPOCH TIME: 1679630614.554735
[03/24 00:03:34    300s] Fast DP-INIT is on for default
[03/24 00:03:34    300s] Atter site array init, number of instance map data is 0.
[03/24 00:03:34    300s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.022, MEM:3900.7M, EPOCH TIME: 1679630614.556503
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:34    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.027, MEM:3804.7M, EPOCH TIME: 1679630614.558272
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] Multi-VT timing optimization disabled based on library information.
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:34    300s] Deleting Lib Analyzer.
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:34    300s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:34    300s] Summary for sequential cells identification: 
[03/24 00:03:34    300s]   Identified SBFF number: 112
[03/24 00:03:34    300s]   Identified MBFF number: 0
[03/24 00:03:34    300s]   Identified SB Latch number: 0
[03/24 00:03:34    300s]   Identified MB Latch number: 0
[03/24 00:03:34    300s]   Not identified SBFF number: 8
[03/24 00:03:34    300s]   Not identified MBFF number: 0
[03/24 00:03:34    300s]   Not identified SB Latch number: 0
[03/24 00:03:34    300s]   Not identified MB Latch number: 0
[03/24 00:03:34    300s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:34    300s]  Visiting view : setupAnalysis
[03/24 00:03:34    300s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:34    300s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:34    300s]  Visiting view : holdAnalysis
[03/24 00:03:34    300s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:34    300s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:34    300s] TLC MultiMap info (StdDelay):
[03/24 00:03:34    300s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:34    300s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:34    300s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:34    300s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:34    300s]  Setting StdDelay to: 22.7ps
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:34    300s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.4/0:00:01.1 (1.2), totSession cpu/real = 0:05:00.7/0:19:33.5 (0.3), mem = 3804.7M
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] =============================================================================================
[03/24 00:03:34    300s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.14-s109_1
[03/24 00:03:34    300s] =============================================================================================
[03/24 00:03:34    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:34    300s] ---------------------------------------------------------------------------------------------
[03/24 00:03:34    300s] [ CellServerInit         ]      2   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.5
[03/24 00:03:34    300s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  65.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:03:34    300s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:34    300s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:34    300s] [ CheckPlace             ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:34    300s] [ TimingUpdate           ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.2    4.3
[03/24 00:03:34    300s] [ MISC                   ]          0:00:00.3  (  24.5 % )     0:00:00.3 /  0:00:00.3    1.3
[03/24 00:03:34    300s] ---------------------------------------------------------------------------------------------
[03/24 00:03:34    300s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.4    1.2
[03/24 00:03:34    300s] ---------------------------------------------------------------------------------------------
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s] ** INFO : this run is activating 'postRoute' automaton
[03/24 00:03:34    300s] **INFO: flowCheckPoint #11 InitialSummary
[03/24 00:03:34    300s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 3804.727M)
[03/24 00:03:34    300s] tQuantus: Use design signature to decide re-extraction is ON
[03/24 00:03:34    300s] #Start Inst Signature in MT(0)
[03/24 00:03:34    300s] #Start Net Signature in MT(38620477)
[03/24 00:03:34    300s] #Calculate SNet Signature in MT (49665448)
[03/24 00:03:34    300s] #Run time and memory report for RC extraction:
[03/24 00:03:34    300s] #RC extraction running on  Xeon 4.03GHz 12288KB Cache 12CPU.
[03/24 00:03:34    300s] #Run Statistics for snet signature:
[03/24 00:03:34    300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.42/6, scale score = 0.24.
[03/24 00:03:34    300s] #    Increased memory =    -0.01 (MB), total memory =  2884.16 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:34    300s] #Run Statistics for Net Final Signature:
[03/24 00:03:34    300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:34    300s] #   Increased memory =     0.00 (MB), total memory =  2884.17 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:34    300s] #Run Statistics for Net launch:
[03/24 00:03:34    300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.21/6, scale score = 0.54.
[03/24 00:03:34    300s] #    Increased memory =     0.02 (MB), total memory =  2884.17 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:34    300s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:03:34    300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:34    300s] #   Increased memory =     0.00 (MB), total memory =  2884.15 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:34    300s] #Run Statistics for net signature:
[03/24 00:03:34    300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.48/6, scale score = 0.41.
[03/24 00:03:34    300s] #    Increased memory =     0.02 (MB), total memory =  2884.17 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:34    300s] #Run Statistics for inst signature:
[03/24 00:03:34    300s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.68/6, scale score = 0.28.
[03/24 00:03:34    300s] #    Increased memory =    -2.83 (MB), total memory =  2884.15 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:34    300s] tQuantus: Original signature = 106820545, new signature = 106820545
[03/24 00:03:34    300s] tQuantus: Design is clean by design signature
[03/24 00:03:34    300s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d' for reading (mem: 3796.727M)
[03/24 00:03:34    300s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3796.727M)
[03/24 00:03:34    300s] The design is extracted. Skipping TQuantus.
[03/24 00:03:34    300s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d' for reading (mem: 3796.727M)
[03/24 00:03:34    300s] Reading RCDB with compressed RC data.
[03/24 00:03:34    300s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3798.7M)
[03/24 00:03:34    300s] End AAE Lib Interpolated Model. (MEM=3798.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:34    300s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3798.7M, EPOCH TIME: 1679630614.677060
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:34    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.022, MEM:3798.7M, EPOCH TIME: 1679630614.698777
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3985.1M, EPOCH TIME: 1679630614.795575
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] 
[03/24 00:03:34    300s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:34    300s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3986.6M, EPOCH TIME: 1679630614.813153
[03/24 00:03:34    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:34    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    300s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2883.0M, totSessionCpu=0:05:01 **
[03/24 00:03:34    300s] OPTC: m1 20.0 20.0
[03/24 00:03:34    301s] Setting latch borrow mode to budget during optimization.
[03/24 00:03:34    301s] Info: Done creating the CCOpt slew target map.
[03/24 00:03:34    301s] **INFO: flowCheckPoint #12 OptimizationPass1
[03/24 00:03:34    301s] Glitch fixing enabled
[03/24 00:03:34    301s] *** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:05:01.3/0:19:33.9 (0.3), mem = 3765.6M
[03/24 00:03:34    301s] Running CCOpt-PRO on entire clock network
[03/24 00:03:34    301s] Net route status summary:
[03/24 00:03:34    301s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:34    301s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:34    301s] Clock tree cells fixed by user: 0 out of 17 (0%)
[03/24 00:03:34    301s] PRO...
[03/24 00:03:34    301s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/24 00:03:34    301s] Initializing clock structures...
[03/24 00:03:34    301s]   Creating own balancer
[03/24 00:03:34    301s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/24 00:03:34    301s]   Removing CTS place status from clock tree and sinks.
[03/24 00:03:34    301s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[03/24 00:03:34    301s]   Initializing legalizer
[03/24 00:03:34    301s]   Using cell based legalization.
[03/24 00:03:34    301s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:03:34    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:3765.6M, EPOCH TIME: 1679630614.972624
[03/24 00:03:34    301s] Processing tracks to init pin-track alignment.
[03/24 00:03:34    301s] z: 2, totalTracks: 1
[03/24 00:03:34    301s] z: 4, totalTracks: 1
[03/24 00:03:34    301s] z: 6, totalTracks: 1
[03/24 00:03:34    301s] z: 8, totalTracks: 1
[03/24 00:03:34    301s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:34    301s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3765.6M, EPOCH TIME: 1679630614.976188
[03/24 00:03:34    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:34    301s] 
[03/24 00:03:34    301s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:34    301s] 
[03/24 00:03:34    301s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:34    301s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.020, MEM:3797.6M, EPOCH TIME: 1679630614.996371
[03/24 00:03:34    301s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3797.6M, EPOCH TIME: 1679630614.996478
[03/24 00:03:35    301s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3797.6M, EPOCH TIME: 1679630614.999962
[03/24 00:03:35    301s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=3797.6MB).
[03/24 00:03:35    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.026, REAL:0.028, MEM:3797.6M, EPOCH TIME: 1679630615.000793
[03/24 00:03:35    301s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:35    301s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:35    301s] (I)      Load db... (mem=3797.6M)
[03/24 00:03:35    301s] (I)      Read data from FE... (mem=3797.6M)
[03/24 00:03:35    301s] (I)      Number of ignored instance 0
[03/24 00:03:35    301s] (I)      Number of inbound cells 0
[03/24 00:03:35    301s] (I)      Number of opened ILM blockages 0
[03/24 00:03:35    301s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/24 00:03:35    301s] (I)      numMoveCells=1900, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/24 00:03:35    301s] (I)      cell height: 3600, count: 2616
[03/24 00:03:35    301s] (I)      Read rows... (mem=3797.6M)
[03/24 00:03:35    301s] (I)      rowRegion is not equal to core box, resetting core box
[03/24 00:03:35    301s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/24 00:03:35    301s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/24 00:03:35    301s] (I)      Done Read rows (cpu=0.000s, mem=3797.6M)
[03/24 00:03:35    301s] (I)      Done Read data from FE (cpu=0.005s, mem=3797.6M)
[03/24 00:03:35    301s] (I)      Done Load db (cpu=0.005s, mem=3797.6M)
[03/24 00:03:35    301s] (I)      Constructing placeable region... (mem=3797.6M)
[03/24 00:03:35    301s] (I)      Constructing bin map
[03/24 00:03:35    301s] (I)      Initialize bin information with width=36000 height=36000
[03/24 00:03:35    301s] (I)      Done constructing bin map
[03/24 00:03:35    301s] (I)      Compute region effective width... (mem=3797.6M)
[03/24 00:03:35    301s] (I)      Done Compute region effective width (cpu=0.000s, mem=3797.6M)
[03/24 00:03:35    301s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3797.6M)
[03/24 00:03:35    301s]   Legalizer reserving space for clock trees
[03/24 00:03:35    301s]   Accumulated time to calculate placeable region: 0.0474
[03/24 00:03:35    301s]   Accumulated time to calculate placeable region: 0.0475
[03/24 00:03:35    301s]   Accumulated time to calculate placeable region: 0.0475
[03/24 00:03:35    301s]   Reconstructing clock tree datastructures, skew aware...
[03/24 00:03:35    301s]     Validating CTS configuration...
[03/24 00:03:35    301s]     Checking module port directions...
[03/24 00:03:35    301s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:35    301s]     Non-default CCOpt properties:
[03/24 00:03:35    301s]       Public non-default CCOpt properties:
[03/24 00:03:35    301s]         adjacent_rows_legal: true (default: false)
[03/24 00:03:35    301s]         cell_density is set for at least one object
[03/24 00:03:35    301s]         cell_halo_rows: 0 (default: 1)
[03/24 00:03:35    301s]         cell_halo_sites: 0 (default: 4)
[03/24 00:03:35    301s]         primary_delay_corner: worstDelay (default: )
[03/24 00:03:35    301s]         route_type is set for at least one object
[03/24 00:03:35    301s]         source_driver is set for at least one object
[03/24 00:03:35    301s]         target_insertion_delay is set for at least one object
[03/24 00:03:35    301s]         target_max_trans is set for at least one object
[03/24 00:03:35    301s]         target_max_trans_sdc is set for at least one object
[03/24 00:03:35    301s]         target_skew is set for at least one object
[03/24 00:03:35    301s]         target_skew_wire is set for at least one object
[03/24 00:03:35    301s]         use_inverters is set for at least one object
[03/24 00:03:35    301s]       Private non-default CCOpt properties:
[03/24 00:03:35    301s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/24 00:03:35    301s]         clock_nets_detailed_routed: 1 (default: false)
[03/24 00:03:35    301s]         cluster_when_starting_skewing: 1 (default: false)
[03/24 00:03:35    301s]         force_design_routing_status: 1 (default: auto)
[03/24 00:03:35    301s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/24 00:03:35    301s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/24 00:03:35    301s]         r2r_iterations: 5 (default: 1)
[03/24 00:03:35    301s]     Route type trimming info:
[03/24 00:03:35    301s]       No route type modifications were made.
[03/24 00:03:35    301s] End AAE Lib Interpolated Model. (MEM=3800.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0476
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0476
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0476
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0477
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0477
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.048
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.048
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.048
[03/24 00:03:35    301s] (I)      Initializing Steiner engine. 
[03/24 00:03:35    301s] (I)      ================== Layers ==================
[03/24 00:03:35    301s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:35    301s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:03:35    301s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:35    301s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:03:35    301s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:03:35    301s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:35    301s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:03:35    301s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:35    301s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/24 00:03:35    301s]     Original list had 8 cells:
[03/24 00:03:35    301s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:35    301s]     Library trimming was not able to trim any cells:
[03/24 00:03:35    301s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0484
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0486
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0487
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0608
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0721
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0843
[03/24 00:03:35    301s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/24 00:03:35    301s]     Original list had 9 cells:
[03/24 00:03:35    301s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/24 00:03:35    301s]     New trimmed list has 8 cells:
[03/24 00:03:35    301s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0847
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0848
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0849
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0849
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0847
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.085
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0874
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0929
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0931
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0931
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0931
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0932
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0933
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0933
[03/24 00:03:35    301s] Accumulated time to calculate placeable region: 0.0931
[03/24 00:03:35    301s]     Accumulated time to calculate placeable region: 0.0934
[03/24 00:03:35    302s]     Clock tree balancer configuration for clock_tree clk:
[03/24 00:03:35    302s]     Non-default CCOpt properties:
[03/24 00:03:35    302s]       Public non-default CCOpt properties:
[03/24 00:03:35    302s]         cell_density: 1 (default: 0.75)
[03/24 00:03:35    302s]         route_type (leaf): default_route_type_leaf (default: default)
[03/24 00:03:35    302s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/24 00:03:35    302s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/24 00:03:35    302s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/24 00:03:35    302s]         use_inverters: true (default: auto)
[03/24 00:03:35    302s]       No private non-default CCOpt properties
[03/24 00:03:35    302s]     For power domain auto-default:
[03/24 00:03:35    302s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:35    302s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/24 00:03:35    302s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/24 00:03:35    302s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/24 00:03:35    302s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
[03/24 00:03:35    302s]     Top Routing info:
[03/24 00:03:35    302s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:03:35    302s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:03:35    302s]     Trunk Routing info:
[03/24 00:03:35    302s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:35    302s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:35    302s]     Leaf Routing info:
[03/24 00:03:35    302s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:35    302s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:35    302s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/24 00:03:35    302s]       Slew time target (leaf):    0.100ns
[03/24 00:03:35    302s]       Slew time target (trunk):   0.100ns
[03/24 00:03:35    302s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/24 00:03:35    302s]       Buffer unit delay: 0.084ns
[03/24 00:03:35    302s]       Buffer max distance: 540.378um
[03/24 00:03:35    302s]     Fastest wire driving cells and distances:
[03/24 00:03:35    302s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/24 00:03:35    302s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/24 00:03:35    302s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/24 00:03:35    302s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Logic Sizing Table:
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     ----------------------------------------------------------
[03/24 00:03:35    302s]     Cell    Instance count    Source    Eligible library cells
[03/24 00:03:35    302s]     ----------------------------------------------------------
[03/24 00:03:35    302s]       (empty table)
[03/24 00:03:35    302s]     ----------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:03:35    302s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:35    302s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/24 00:03:35    302s]       Sources:                     pin clk
[03/24 00:03:35    302s]       Total number of sinks:       716
[03/24 00:03:35    302s]       Delay constrained sinks:     716
[03/24 00:03:35    302s]       Constrains:                  default
[03/24 00:03:35    302s]       Non-leaf sinks:              0
[03/24 00:03:35    302s]       Ignore pins:                 0
[03/24 00:03:35    302s]      Timing corner worstDelay:setup.late:
[03/24 00:03:35    302s]       Skew target:                 0.100ns
[03/24 00:03:35    302s]       Insertion delay target:      0.100ns
[03/24 00:03:35    302s]     Primary reporting skew groups are:
[03/24 00:03:35    302s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Clock DAG stats initial state:
[03/24 00:03:35    302s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:35    302s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:35    302s]       misc counts      : r=1, pp=0
[03/24 00:03:35    302s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:35    302s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:35    302s]     Clock DAG library cell distribution initial state {count}:
[03/24 00:03:35    302s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:35    302s]     Clock DAG hash initial state: 2098590881696194709 15159973724261800490
[03/24 00:03:35    302s]     CTS services accumulated run-time stats initial state:
[03/24 00:03:35    302s]       delay calculator: calls=28702, total_wall_time=0.999s, mean_wall_time=0.035ms
[03/24 00:03:35    302s]       legalizer: calls=1930, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:35    302s]       steiner router: calls=24679, total_wall_time=0.640s, mean_wall_time=0.026ms
[03/24 00:03:35    302s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:03:35    302s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:35    302s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     M1       N            H          0.317         0.288         0.091
[03/24 00:03:35    302s]     M2       Y            V          0.186         0.327         0.061
[03/24 00:03:35    302s]     M3       Y            H          0.186         0.328         0.061
[03/24 00:03:35    302s]     M4       Y            V          0.186         0.327         0.061
[03/24 00:03:35    302s]     M5       N            H          0.186         0.328         0.061
[03/24 00:03:35    302s]     M6       N            V          0.181         0.323         0.058
[03/24 00:03:35    302s]     MQ       N            H          0.075         0.283         0.021
[03/24 00:03:35    302s]     LM       N            V          0.068         0.289         0.020
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:35    302s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Layer information for route type default_route_type_leaf:
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:35    302s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     M1       N            H          0.317         0.213         0.068
[03/24 00:03:35    302s]     M2       N            V          0.186         0.267         0.050
[03/24 00:03:35    302s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:03:35    302s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:03:35    302s]     M5       N            H          0.186         0.263         0.049
[03/24 00:03:35    302s]     M6       N            V          0.181         0.254         0.046
[03/24 00:03:35    302s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:03:35    302s]     LM       N            V          0.068         0.231         0.016
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:35    302s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Layer information for route type default_route_type_nonleaf:
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:35    302s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     M1       N            H          0.317         0.213         0.068
[03/24 00:03:35    302s]     M2       N            V          0.186         0.267         0.050
[03/24 00:03:35    302s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:03:35    302s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:03:35    302s]     M5       N            H          0.186         0.263         0.049
[03/24 00:03:35    302s]     M6       N            V          0.181         0.254         0.046
[03/24 00:03:35    302s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:03:35    302s]     LM       N            V          0.068         0.231         0.016
[03/24 00:03:35    302s]     --------------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Via selection for estimated routes (rule default):
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     ------------------------------------------------------------
[03/24 00:03:35    302s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/24 00:03:35    302s]     Range                (Ohm)    (fF)     (fs)     Only
[03/24 00:03:35    302s]     ------------------------------------------------------------
[03/24 00:03:35    302s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/24 00:03:35    302s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/24 00:03:35    302s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/24 00:03:35    302s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/24 00:03:35    302s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/24 00:03:35    302s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/24 00:03:35    302s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/24 00:03:35    302s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/24 00:03:35    302s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/24 00:03:35    302s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/24 00:03:35    302s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/24 00:03:35    302s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/24 00:03:35    302s]     ------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/24 00:03:35    302s]     No ideal or dont_touch nets found in the clock tree
[03/24 00:03:35    302s]     No dont_touch hnets found in the clock tree
[03/24 00:03:35    302s]     No dont_touch hpins found in the clock network.
[03/24 00:03:35    302s]     Checking for illegal sizes of clock logic instances...
[03/24 00:03:35    302s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Filtering reasons for cell type: buffer
[03/24 00:03:35    302s]     =======================================
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:35    302s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:03:35    302s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:35    302s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/24 00:03:35    302s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Filtering reasons for cell type: inverter
[03/24 00:03:35    302s]     =========================================
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:35    302s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:03:35    302s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:35    302s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/24 00:03:35    302s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/24 00:03:35    302s]                                                                     INVXLTR }
[03/24 00:03:35    302s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/24 00:03:35    302s]     CCOpt configuration status: all checks passed.
[03/24 00:03:35    302s]   Reconstructing clock tree datastructures, skew aware done.
[03/24 00:03:35    302s] Initializing clock structures done.
[03/24 00:03:35    302s] PRO...
[03/24 00:03:35    302s]   PRO active optimizations:
[03/24 00:03:35    302s]    - DRV fixing with sizing
[03/24 00:03:35    302s]   
[03/24 00:03:35    302s]   Detected clock skew data from CTS
[03/24 00:03:35    302s]   Clock DAG stats PRO initial state:
[03/24 00:03:35    302s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:35    302s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:35    302s]     misc counts      : r=1, pp=0
[03/24 00:03:35    302s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:35    302s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:35    302s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:35    302s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:35    302s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:35    302s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:35    302s]   Clock DAG net violations PRO initial state:
[03/24 00:03:35    302s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:35    302s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/24 00:03:35    302s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:35    302s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:35    302s]   Clock DAG library cell distribution PRO initial state {count}:
[03/24 00:03:35    302s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:35    302s]   Clock DAG hash PRO initial state: 2098590881696194709 15159973724261800490
[03/24 00:03:35    302s]   CTS services accumulated run-time stats PRO initial state:
[03/24 00:03:35    302s]     delay calculator: calls=28702, total_wall_time=0.999s, mean_wall_time=0.035ms
[03/24 00:03:35    302s]     legalizer: calls=1930, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:35    302s]     steiner router: calls=24679, total_wall_time=0.640s, mean_wall_time=0.026ms
[03/24 00:03:35    302s]   Primary reporting skew groups PRO initial state:
[03/24 00:03:35    302s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:35    302s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:35    302s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:35    302s]   Skew group summary PRO initial state:
[03/24 00:03:35    302s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:03:35    302s]   Recomputing CTS skew targets...
[03/24 00:03:35    302s]   Resolving skew group constraints...
[03/24 00:03:35    302s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:03:35    302s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.256ns.
[03/24 00:03:35    302s] Type 'man IMPCCOPT-1059' for more detail.
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     Slackened skew group targets:
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     ---------------------------------------------------------------------
[03/24 00:03:35    302s]     Skew group               Desired    Slackened    Desired    Slackened
[03/24 00:03:35    302s]                              Target     Target       Target     Target
[03/24 00:03:35    302s]                              Max ID     Max ID       Skew       Skew
[03/24 00:03:35    302s]     ---------------------------------------------------------------------
[03/24 00:03:35    302s]     clk/typConstraintMode     0.150       0.256         -           -
[03/24 00:03:35    302s]     ---------------------------------------------------------------------
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]     
[03/24 00:03:35    302s]   Resolving skew group constraints done.
[03/24 00:03:35    302s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:03:35    302s]   PRO Fixing DRVs...
[03/24 00:03:35    302s]     Clock DAG hash before 'PRO Fixing DRVs': 2098590881696194709 15159973724261800490
[03/24 00:03:35    302s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/24 00:03:35    302s]       delay calculator: calls=28742, total_wall_time=1.000s, mean_wall_time=0.035ms
[03/24 00:03:35    302s]       legalizer: calls=1930, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:35    302s]       steiner router: calls=24719, total_wall_time=0.640s, mean_wall_time=0.026ms
[03/24 00:03:35    302s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:03:36    302s]     CCOpt-PRO: considered: 18, tested: 18, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
[03/24 00:03:36    302s]     
[03/24 00:03:36    302s]     PRO Statistics: Fix DRVs (cell sizing):
[03/24 00:03:36    302s]     =======================================
[03/24 00:03:36    302s]     
[03/24 00:03:36    302s]     Cell changes by Net Type:
[03/24 00:03:36    302s]     
[03/24 00:03:36    302s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/24 00:03:36    302s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]     top                0                    0           0            0                    0                  0
[03/24 00:03:36    302s]     trunk              0                    0           0            0                    0                  0
[03/24 00:03:36    302s]     leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:03:36    302s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]     Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:03:36    302s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]     
[03/24 00:03:36    302s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[03/24 00:03:36    302s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/24 00:03:36    302s]     
[03/24 00:03:36    302s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/24 00:03:36    302s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:36    302s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:36    302s]       misc counts      : r=1, pp=0
[03/24 00:03:36    302s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:36    302s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:36    302s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:36    302s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:36    302s]       wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:36    302s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:36    302s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/24 00:03:36    302s]       Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:36    302s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/24 00:03:36    302s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:36    302s]       Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:36    302s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/24 00:03:36    302s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:36    302s]     Clock DAG hash after 'PRO Fixing DRVs': 2098590881696194709 15159973724261800490
[03/24 00:03:36    302s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/24 00:03:36    302s]       delay calculator: calls=28827, total_wall_time=1.002s, mean_wall_time=0.035ms
[03/24 00:03:36    302s]       legalizer: calls=1935, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:36    302s]       steiner router: calls=24799, total_wall_time=0.641s, mean_wall_time=0.026ms
[03/24 00:03:36    302s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/24 00:03:36    302s]       skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:36    302s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:36    302s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:36    302s]     Skew group summary after 'PRO Fixing DRVs':
[03/24 00:03:36    302s]       skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256], skew [0.015 vs 0.100]
[03/24 00:03:36    302s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:03:36    302s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   Slew Diagnostics: After DRV fixing
[03/24 00:03:36    302s]   ==================================
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   Global Causes:
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   -------------------------------------
[03/24 00:03:36    302s]   Cause
[03/24 00:03:36    302s]   -------------------------------------
[03/24 00:03:36    302s]   DRV fixing with buffering is disabled
[03/24 00:03:36    302s]   -------------------------------------
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   Top 5 overslews:
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]   Overslew    Causes                                        Driving Pin
[03/24 00:03:36    302s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]   0.004ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:03:36    302s]   0.003ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00008/Y
[03/24 00:03:36    302s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00006/Y
[03/24 00:03:36    302s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/24 00:03:36    302s]   0.001ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00007/Y
[03/24 00:03:36    302s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   ------------------------------------------
[03/24 00:03:36    302s]   Cause                           Occurences
[03/24 00:03:36    302s]   ------------------------------------------
[03/24 00:03:36    302s]   Inst already optimally sized        5
[03/24 00:03:36    302s]   ------------------------------------------
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   Violation diagnostics counts from the 5 nodes that have violations:
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   ------------------------------------------
[03/24 00:03:36    302s]   Cause                           Occurences
[03/24 00:03:36    302s]   ------------------------------------------
[03/24 00:03:36    302s]   Inst already optimally sized        5
[03/24 00:03:36    302s]   ------------------------------------------
[03/24 00:03:36    302s]   
[03/24 00:03:36    302s]   Reconnecting optimized routes...
[03/24 00:03:36    302s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:36    302s]   Set dirty flag on 0 instances, 0 nets
[03/24 00:03:36    302s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:03:36    302s] End AAE Lib Interpolated Model. (MEM=4099.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:36    302s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:03:36    302s]   Clock DAG stats PRO final:
[03/24 00:03:36    302s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:36    302s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:36    302s]     misc counts      : r=1, pp=0
[03/24 00:03:36    302s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:36    302s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:36    302s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:36    302s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:36    302s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:36    302s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:36    302s]   Clock DAG net violations PRO final:
[03/24 00:03:36    302s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:36    302s]   Clock DAG primary half-corner transition distribution PRO final:
[03/24 00:03:36    302s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:36    302s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:36    302s]   Clock DAG library cell distribution PRO final {count}:
[03/24 00:03:36    302s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:36    302s]   Clock DAG hash PRO final: 2098590881696194709 15159973724261800490
[03/24 00:03:36    302s]   CTS services accumulated run-time stats PRO final:
[03/24 00:03:36    302s]     delay calculator: calls=28845, total_wall_time=1.005s, mean_wall_time=0.035ms
[03/24 00:03:36    302s]     legalizer: calls=1935, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:36    302s]     steiner router: calls=24799, total_wall_time=0.641s, mean_wall_time=0.026ms
[03/24 00:03:36    302s]   Primary reporting skew groups PRO final:
[03/24 00:03:36    302s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:36    302s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:36    302s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:36    302s]   Skew group summary PRO final:
[03/24 00:03:36    302s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:03:36    302s] PRO done.
[03/24 00:03:36    302s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/24 00:03:36    302s] numClockCells = 19, numClockCellsFixed = 0, numClockCellsRestored = 17, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/24 00:03:36    302s] Net route status summary:
[03/24 00:03:36    302s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:36    302s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:36    302s] Updating delays...
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:36    302s] Dumping Information for Job ...
[03/24 00:03:36    302s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/24 00:03:36    302s] Updating delays done.
[03/24 00:03:36    302s] PRO done. (took cpu=0:00:01.4 real=0:00:01.2)
[03/24 00:03:36    302s] Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:03:36    302s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4661.1M, EPOCH TIME: 1679630616.114862
[03/24 00:03:36    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:03:36    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:36    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:36    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:36    302s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.015, REAL:0.011, MEM:4155.9M, EPOCH TIME: 1679630616.125490
[03/24 00:03:36    302s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:36    302s] *** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.4/0:00:01.2 (1.2), totSession cpu/real = 0:05:02.7/0:19:35.0 (0.3), mem = 4147.9M
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s] =============================================================================================
[03/24 00:03:36    302s]  Step TAT Report : ClockDrv #1 / optDesign #5                                   21.14-s109_1
[03/24 00:03:36    302s] =============================================================================================
[03/24 00:03:36    302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:36    302s] ---------------------------------------------------------------------------------------------
[03/24 00:03:36    302s] [ OptimizationStep       ]      1   0:00:01.1  (  97.8 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:03:36    302s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[03/24 00:03:36    302s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    2.8
[03/24 00:03:36    302s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:36    302s] ---------------------------------------------------------------------------------------------
[03/24 00:03:36    302s]  ClockDrv #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:03:36    302s] ---------------------------------------------------------------------------------------------
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:36    302s] **INFO: Start fixing DRV (Mem = 3851.62M) ...
[03/24 00:03:36    302s] Begin: GigaOpt DRV Optimization
[03/24 00:03:36    302s] Glitch fixing enabled
[03/24 00:03:36    302s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/24 00:03:36    302s] *** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:05:02.8/0:19:35.1 (0.3), mem = 3851.6M
[03/24 00:03:36    302s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:36    302s] End AAE Lib Interpolated Model. (MEM=3851.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:36    302s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.26
[03/24 00:03:36    302s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:03:36    302s] ### Creating PhyDesignMc. totSessionCpu=0:05:03 mem=3851.6M
[03/24 00:03:36    302s] OPERPROF: Starting DPlace-Init at level 1, MEM:3851.6M, EPOCH TIME: 1679630616.193419
[03/24 00:03:36    302s] Processing tracks to init pin-track alignment.
[03/24 00:03:36    302s] z: 2, totalTracks: 1
[03/24 00:03:36    302s] z: 4, totalTracks: 1
[03/24 00:03:36    302s] z: 6, totalTracks: 1
[03/24 00:03:36    302s] z: 8, totalTracks: 1
[03/24 00:03:36    302s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:36    302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3851.6M, EPOCH TIME: 1679630616.198285
[03/24 00:03:36    302s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:36    302s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:36    302s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.017, MEM:3820.6M, EPOCH TIME: 1679630616.215565
[03/24 00:03:36    302s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3820.6M, EPOCH TIME: 1679630616.215677
[03/24 00:03:36    302s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:3820.6M, EPOCH TIME: 1679630616.218334
[03/24 00:03:36    302s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3820.6MB).
[03/24 00:03:36    302s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.026, MEM:3820.6M, EPOCH TIME: 1679630616.219360
[03/24 00:03:36    302s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:03:36    302s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:03 mem=3820.6M
[03/24 00:03:36    302s] #optDebug: Start CG creation (mem=3820.6M)
[03/24 00:03:36    302s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/24 00:03:36    302s] (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgPrt (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgEgp (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgPbk (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgNrb(cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgObs (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgCon (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s]  ...processing cgPdm (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3897.4M)
[03/24 00:03:36    302s] ### Creating RouteCongInterface, started
[03/24 00:03:36    302s] {MMLU 0 18 2683}
[03/24 00:03:36    302s] ### Creating LA Mngr. totSessionCpu=0:05:03 mem=3897.4M
[03/24 00:03:36    302s] ### Creating LA Mngr, finished. totSessionCpu=0:05:03 mem=3897.4M
[03/24 00:03:36    302s] ### Creating RouteCongInterface, finished
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s] Creating Lib Analyzer ...
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:36    302s] Summary for sequential cells identification: 
[03/24 00:03:36    302s]   Identified SBFF number: 112
[03/24 00:03:36    302s]   Identified MBFF number: 0
[03/24 00:03:36    302s]   Identified SB Latch number: 0
[03/24 00:03:36    302s]   Identified MB Latch number: 0
[03/24 00:03:36    302s]   Not identified SBFF number: 8
[03/24 00:03:36    302s]   Not identified MBFF number: 0
[03/24 00:03:36    302s]   Not identified SB Latch number: 0
[03/24 00:03:36    302s]   Not identified MB Latch number: 0
[03/24 00:03:36    302s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:36    302s]  Visiting view : setupAnalysis
[03/24 00:03:36    302s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:36    302s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:36    302s]  Visiting view : holdAnalysis
[03/24 00:03:36    302s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:36    302s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:36    302s] TLC MultiMap info (StdDelay):
[03/24 00:03:36    302s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:36    302s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:36    302s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:36    302s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:36    302s]  Setting StdDelay to: 22.7ps
[03/24 00:03:36    302s] 
[03/24 00:03:36    302s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:36    302s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:36    303s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:36    303s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:36    303s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:36    303s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:36    303s] 
[03/24 00:03:36    303s] {RT rc-typ 0 4 4 0}
[03/24 00:03:37    303s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:04 mem=3897.4M
[03/24 00:03:37    303s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:04 mem=3897.4M
[03/24 00:03:37    303s] Creating Lib Analyzer, finished. 
[03/24 00:03:37    303s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/24 00:03:37    303s] **INFO: Disabling fanout fix in postRoute stage.
[03/24 00:03:37    303s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:03:37    303s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:03:37    303s] [GPS-DRV] maxLocalDensity: 0.96
[03/24 00:03:37    303s] [GPS-DRV] MaintainWNS: 1
[03/24 00:03:37    303s] [GPS-DRV] All active and enabled setup views
[03/24 00:03:37    303s] [GPS-DRV]     setupAnalysis
[03/24 00:03:37    303s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:03:37    303s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:03:37    303s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:03:37    303s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/24 00:03:37    303s] [GPS-DRV] timing-driven DRV settings
[03/24 00:03:37    303s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:03:37    303s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4139.7M, EPOCH TIME: 1679630617.305525
[03/24 00:03:37    303s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4139.7M, EPOCH TIME: 1679630617.305703
[03/24 00:03:37    304s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:37    304s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:37    304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:37    304s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/24 00:03:37    304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:37    304s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:03:37    304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:37    304s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:03:37    304s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:03:37    304s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:03:37    304s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.59%|          |         |
[03/24 00:03:37    304s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:03:37    304s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:03:37    304s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:03:37    304s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.59%| 0:00:00.0|  4171.7M|
[03/24 00:03:37    304s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4171.7M) ***
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s] Begin: glitch net info
[03/24 00:03:37    304s] glitch slack range: number of glitch nets
[03/24 00:03:37    304s] glitch slack < -0.32 : 0
[03/24 00:03:37    304s] -0.32 < glitch slack < -0.28 : 0
[03/24 00:03:37    304s] -0.28 < glitch slack < -0.24 : 0
[03/24 00:03:37    304s] -0.24 < glitch slack < -0.2 : 0
[03/24 00:03:37    304s] -0.2 < glitch slack < -0.16 : 0
[03/24 00:03:37    304s] -0.16 < glitch slack < -0.12 : 0
[03/24 00:03:37    304s] -0.12 < glitch slack < -0.08 : 0
[03/24 00:03:37    304s] -0.08 < glitch slack < -0.04 : 0
[03/24 00:03:37    304s] -0.04 < glitch slack : 0
[03/24 00:03:37    304s] End: glitch net info
[03/24 00:03:37    304s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71625.2, Stn-len 0
[03/24 00:03:37    304s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4010.4M, EPOCH TIME: 1679630617.432614
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.008, MEM:3866.2M, EPOCH TIME: 1679630617.440492
[03/24 00:03:37    304s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:03:37    304s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.26
[03/24 00:03:37    304s] *** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.3/0:00:01.3 (1.1), totSession cpu/real = 0:05:04.1/0:19:36.4 (0.3), mem = 3866.2M
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s] =============================================================================================
[03/24 00:03:37    304s]  Step TAT Report : DrvOpt #1 / optDesign #5                                     21.14-s109_1
[03/24 00:03:37    304s] =============================================================================================
[03/24 00:03:37    304s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:37    304s] ---------------------------------------------------------------------------------------------
[03/24 00:03:37    304s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.5
[03/24 00:03:37    304s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:37    304s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  57.9 % )     0:00:00.7 /  0:00:00.8    1.0
[03/24 00:03:37    304s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:37    304s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    1.4
[03/24 00:03:37    304s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:37    304s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:37    304s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.1    0.9
[03/24 00:03:37    304s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.7
[03/24 00:03:37    304s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.1    4.1
[03/24 00:03:37    304s] [ DrvComputeSummary      ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.1    1.0
[03/24 00:03:37    304s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:37    304s] [ MISC                   ]          0:00:00.3  (  20.4 % )     0:00:00.3 /  0:00:00.2    1.0
[03/24 00:03:37    304s] ---------------------------------------------------------------------------------------------
[03/24 00:03:37    304s]  DrvOpt #1 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.1
[03/24 00:03:37    304s] ---------------------------------------------------------------------------------------------
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s] drv optimizer changes nothing and skips refinePlace
[03/24 00:03:37    304s] End: GigaOpt DRV Optimization
[03/24 00:03:37    304s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2945.3M, totSessionCpu=0:05:04 **
[03/24 00:03:37    304s] *info:
[03/24 00:03:37    304s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3866.16M).
[03/24 00:03:37    304s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3866.2M, EPOCH TIME: 1679630617.448325
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:37    304s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.025, MEM:3866.9M, EPOCH TIME: 1679630617.472909
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3866.2M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4055.3M, EPOCH TIME: 1679630617.548715
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:37    304s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.015, MEM:4056.8M, EPOCH TIME: 1679630617.563506
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] Density: 30.589%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2944.9M, totSessionCpu=0:05:04 **
[03/24 00:03:37    304s]   DRV Snapshot: (REF)
[03/24 00:03:37    304s]          Tran DRV: 0 (0)
[03/24 00:03:37    304s]           Cap DRV: 0 (0)
[03/24 00:03:37    304s]        Fanout DRV: 0 (12)
[03/24 00:03:37    304s]            Glitch: 0 (0)
[03/24 00:03:37    304s] *** Timing NOT met, worst failing slack is 0.049
[03/24 00:03:37    304s] *** Check timing (0:00:00.0)
[03/24 00:03:37    304s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:37    304s] Deleting Lib Analyzer.
[03/24 00:03:37    304s] Begin: GigaOpt Optimization in WNS mode
[03/24 00:03:37    304s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 6 -postRoute -nativePathGroupFlow
[03/24 00:03:37    304s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:37    304s] End AAE Lib Interpolated Model. (MEM=3999.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:37    304s] *** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:05:04.4/0:19:36.5 (0.3), mem = 3999.9M
[03/24 00:03:37    304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.27
[03/24 00:03:37    304s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:03:37    304s] ### Creating PhyDesignMc. totSessionCpu=0:05:04 mem=3999.9M
[03/24 00:03:37    304s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:03:37    304s] OPERPROF: Starting DPlace-Init at level 1, MEM:3999.9M, EPOCH TIME: 1679630617.616160
[03/24 00:03:37    304s] Processing tracks to init pin-track alignment.
[03/24 00:03:37    304s] z: 2, totalTracks: 1
[03/24 00:03:37    304s] z: 4, totalTracks: 1
[03/24 00:03:37    304s] z: 6, totalTracks: 1
[03/24 00:03:37    304s] z: 8, totalTracks: 1
[03/24 00:03:37    304s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:37    304s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3999.9M, EPOCH TIME: 1679630617.621047
[03/24 00:03:37    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:37    304s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.025, MEM:4001.3M, EPOCH TIME: 1679630617.646078
[03/24 00:03:37    304s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4001.3M, EPOCH TIME: 1679630617.646202
[03/24 00:03:37    304s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.003, MEM:4001.3M, EPOCH TIME: 1679630617.648723
[03/24 00:03:37    304s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4001.3MB).
[03/24 00:03:37    304s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.033, MEM:4001.3M, EPOCH TIME: 1679630617.649487
[03/24 00:03:37    304s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:03:37    304s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:04 mem=4001.3M
[03/24 00:03:37    304s] ### Creating RouteCongInterface, started
[03/24 00:03:37    304s] ### Creating RouteCongInterface, finished
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s] Creating Lib Analyzer ...
[03/24 00:03:37    304s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:37    304s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:37    304s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:37    304s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:37    304s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:37    304s] 
[03/24 00:03:37    304s] {RT rc-typ 0 4 4 0}
[03/24 00:03:38    305s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:05 mem=4001.3M
[03/24 00:03:38    305s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:05 mem=4001.3M
[03/24 00:03:38    305s] Creating Lib Analyzer, finished. 
[03/24 00:03:38    305s] *info: 18 clock nets excluded
[03/24 00:03:38    305s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.406155.3
[03/24 00:03:38    305s] PathGroup :  reg2reg  TargetSlack : 0.05 
[03/24 00:03:38    305s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:38    305s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:38    305s] ** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 30.59
[03/24 00:03:38    305s] Optimizer WNS Pass 0
[03/24 00:03:38    305s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.059|0.000|
|reg2reg   |0.049|0.000|
|HEPG      |0.049|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

[03/24 00:03:38    305s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4199.3M, EPOCH TIME: 1679630618.857036
[03/24 00:03:38    305s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4199.3M, EPOCH TIME: 1679630618.857147
[03/24 00:03:38    305s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[03/24 00:03:38    305s] Info: End MT loop @oiCellDelayCachingJob.
[03/24 00:03:38    305s] Active Path Group: reg2reg  
[03/24 00:03:38    305s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:38    305s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
[03/24 00:03:38    305s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:38    305s] |   0.049|    0.049|   0.000|    0.000|   30.59%|   0:00:00.0| 4199.3M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
[03/24 00:03:38    305s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:38    305s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:38    305s] Dumping Information for Job 3 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0261 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
[03/24 00:03:38    305s] |   0.050|    0.052|   0.000|    0.000|   30.60%|   0:00:00.0| 4362.9M|           NA|       NA| NA                                                 |
[03/24 00:03:38    305s] |   0.050|    0.052|   0.000|    0.000|   30.60%|   0:00:00.0| 4362.9M|setupAnalysis|       NA| NA                                                 |
[03/24 00:03:38    305s] +--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
[03/24 00:03:38    305s] 
[03/24 00:03:38    305s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4362.9M) ***
[03/24 00:03:38    305s] 
[03/24 00:03:38    305s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=4362.9M) ***
[03/24 00:03:39    305s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.059|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[03/24 00:03:39    305s] ** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 30.60
[03/24 00:03:39    305s] Update Timing Windows (Threshold 0.023) ...
[03/24 00:03:39    306s] Re Calculate Delays on 0 Nets
[03/24 00:03:39    306s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.059|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.052|0.000|
+----------+-----+-----+

[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] *** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=4362.9M) ***
[03/24 00:03:39    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.406155.3
[03/24 00:03:39    306s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71625.2, Stn-len 0
[03/24 00:03:39    306s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4201.6M, EPOCH TIME: 1679630619.023843
[03/24 00:03:39    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:39    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    306s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.013, REAL:0.009, MEM:3915.3M, EPOCH TIME: 1679630619.033208
[03/24 00:03:39    306s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:03:39    306s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.27
[03/24 00:03:39    306s] *** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.6/0:00:01.4 (1.1), totSession cpu/real = 0:05:06.0/0:19:37.9 (0.3), mem = 3915.3M
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] =============================================================================================
[03/24 00:03:39    306s]  Step TAT Report : WnsOpt #1 / optDesign #5                                     21.14-s109_1
[03/24 00:03:39    306s] =============================================================================================
[03/24 00:03:39    306s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:39    306s] ---------------------------------------------------------------------------------------------
[03/24 00:03:39    306s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  50.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:03:39    306s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.1    1.4
[03/24 00:03:39    306s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ TransformInit          ]      1   0:00:00.4  (  28.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/24 00:03:39    306s] [ SpefRCNetCheck         ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:03:39    306s] [ OptimizationStep       ]      1   0:00:00.0  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.6
[03/24 00:03:39    306s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    2.5
[03/24 00:03:39    306s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ OptEval                ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    3.5
[03/24 00:03:39    306s] [ OptCommit              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ SetupOptGetWorkingSet  ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ SetupOptGetActiveNode  ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:39    306s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.4
[03/24 00:03:39    306s] [ MISC                   ]          0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.3    2.0
[03/24 00:03:39    306s] ---------------------------------------------------------------------------------------------
[03/24 00:03:39    306s]  WnsOpt #1 TOTAL                    0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.6    1.1
[03/24 00:03:39    306s] ---------------------------------------------------------------------------------------------
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] **INFO: Skipping refine place as no non-legal commits were detected
[03/24 00:03:39    306s] End: GigaOpt Optimization in WNS mode
[03/24 00:03:39    306s] Skipping post route harden opt
[03/24 00:03:39    306s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:39    306s] Deleting Lib Analyzer.
[03/24 00:03:39    306s] GigaOpt: target slack met, skip TNS optimization
[03/24 00:03:39    306s]   Timing Snapshot: (REF)
[03/24 00:03:39    306s]      Weighted WNS: 0.000
[03/24 00:03:39    306s]       All  PG WNS: 0.000
[03/24 00:03:39    306s]       High PG WNS: 0.000
[03/24 00:03:39    306s]       All  PG TNS: 0.000
[03/24 00:03:39    306s]       High PG TNS: 0.000
[03/24 00:03:39    306s]       Low  PG TNS: 0.000
[03/24 00:03:39    306s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] Creating Lib Analyzer ...
[03/24 00:03:39    306s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:39    306s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:39    306s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:39    306s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:39    306s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] {RT rc-typ 0 4 4 0}
[03/24 00:03:39    306s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:07 mem=3918.1M
[03/24 00:03:39    306s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:07 mem=3918.1M
[03/24 00:03:39    306s] Creating Lib Analyzer, finished. 
[03/24 00:03:39    306s] **INFO: flowCheckPoint #13 OptimizationPreEco
[03/24 00:03:39    306s] Running postRoute recovery in preEcoRoute mode
[03/24 00:03:39    306s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 2978.8M, totSessionCpu=0:05:07 **
[03/24 00:03:39    306s]   DRV Snapshot: (TGT)
[03/24 00:03:39    306s]          Tran DRV: 0 (0)
[03/24 00:03:39    306s]           Cap DRV: 0 (0)
[03/24 00:03:39    306s]        Fanout DRV: 0 (12)
[03/24 00:03:39    306s]            Glitch: 0 (0)
[03/24 00:03:39    306s] Checking DRV degradation...
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] Recovery Manager:
[03/24 00:03:39    306s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:39    306s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:39    306s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:39    306s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:03:39    306s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3917.16M, totSessionCpu=0:05:07).
[03/24 00:03:39    306s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2978.8M, totSessionCpu=0:05:07 **
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s]   DRV Snapshot: (REF)
[03/24 00:03:39    306s]          Tran DRV: 0 (0)
[03/24 00:03:39    306s]           Cap DRV: 0 (0)
[03/24 00:03:39    306s]        Fanout DRV: 0 (12)
[03/24 00:03:39    306s]            Glitch: 0 (0)
[03/24 00:03:39    306s] Skipping post route harden opt
[03/24 00:03:39    306s] Running refinePlace -preserveRouting true -hardFence false
[03/24 00:03:39    306s] OPERPROF: Starting RefinePlace2 at level 1, MEM:4050.7M, EPOCH TIME: 1679630619.837489
[03/24 00:03:39    306s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:4050.7M, EPOCH TIME: 1679630619.837573
[03/24 00:03:39    306s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4050.7M, EPOCH TIME: 1679630619.837699
[03/24 00:03:39    306s] Processing tracks to init pin-track alignment.
[03/24 00:03:39    306s] z: 2, totalTracks: 1
[03/24 00:03:39    306s] z: 4, totalTracks: 1
[03/24 00:03:39    306s] z: 6, totalTracks: 1
[03/24 00:03:39    306s] z: 8, totalTracks: 1
[03/24 00:03:39    306s] #spOpts: N=130 gp_ipad=5 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:39    306s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4050.7M, EPOCH TIME: 1679630619.842353
[03/24 00:03:39    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:39    306s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.019, MEM:4052.2M, EPOCH TIME: 1679630619.861011
[03/24 00:03:39    306s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4052.2M, EPOCH TIME: 1679630619.861104
[03/24 00:03:39    306s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.002, MEM:4052.2M, EPOCH TIME: 1679630619.863200
[03/24 00:03:39    306s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4052.2MB).
[03/24 00:03:39    306s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.028, REAL:0.026, MEM:4052.2M, EPOCH TIME: 1679630619.863729
[03/24 00:03:39    306s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.029, REAL:0.026, MEM:4052.2M, EPOCH TIME: 1679630619.863787
[03/24 00:03:39    306s] TDRefine: refinePlace mode is spiral
[03/24 00:03:39    306s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.406155.15
[03/24 00:03:39    306s] OPERPROF:   Starting RefinePlace at level 2, MEM:4052.2M, EPOCH TIME: 1679630619.863937
[03/24 00:03:39    306s] *** Starting refinePlace (0:05:07 mem=4052.2M) ***
[03/24 00:03:39    306s] Total net bbox length = 5.914e+04 (2.792e+04 3.122e+04) (ext = 3.478e+03)
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:39    306s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:39    306s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:39    306s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:4052.2M, EPOCH TIME: 1679630619.870226
[03/24 00:03:39    306s] Starting refinePlace ...
[03/24 00:03:39    306s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:39    306s] One DDP V2 for no tweak run.
[03/24 00:03:39    306s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:39    306s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:4116.2M, EPOCH TIME: 1679630619.878643
[03/24 00:03:39    306s] DDP initSite1 nrRow 93 nrJob 93
[03/24 00:03:39    306s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:4116.2M, EPOCH TIME: 1679630619.878792
[03/24 00:03:39    306s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:4116.2M, EPOCH TIME: 1679630619.878978
[03/24 00:03:39    306s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:4116.2M, EPOCH TIME: 1679630619.879059
[03/24 00:03:39    306s] DDP markSite nrRow 93 nrJob 93
[03/24 00:03:39    306s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.001, REAL:0.000, MEM:4116.2M, EPOCH TIME: 1679630619.879254
[03/24 00:03:39    306s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.001, REAL:0.001, MEM:4116.2M, EPOCH TIME: 1679630619.879333
[03/24 00:03:39    306s]   Spread Effort: high, post-route mode, useDDP on.
[03/24 00:03:39    306s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4052.2MB) @(0:05:07 - 0:05:07).
[03/24 00:03:39    306s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:03:39    306s] wireLenOptFixPriorityInst 716 inst fixed
[03/24 00:03:39    306s] 
[03/24 00:03:39    306s] Running Spiral MT with 6 threads  fetchWidth=16 
[03/24 00:03:39    307s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[03/24 00:03:39    307s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:03:39    307s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[03/24 00:03:39    307s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4052.2MB) @(0:05:07 - 0:05:07).
[03/24 00:03:39    307s] Since WEEQ reclaim is enabled, PA align is changed to limited mode.
[03/24 00:03:39    307s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[03/24 00:03:39    307s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4052.2MB
[03/24 00:03:39    307s] Statistics of distance of Instance movement in refine placement:
[03/24 00:03:39    307s]   maximum (X+Y) =         0.00 um
[03/24 00:03:39    307s]   mean    (X+Y) =         0.00 um
[03/24 00:03:39    307s] Summary Report:
[03/24 00:03:39    307s] Instances move: 0 (out of 2599 movable)
[03/24 00:03:39    307s] Instances flipped: 0
[03/24 00:03:39    307s] Mean displacement: 0.00 um
[03/24 00:03:39    307s] Max displacement: 0.00 um 
[03/24 00:03:39    307s] Total instances moved : 0
[03/24 00:03:39    307s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.141, REAL:0.089, MEM:4052.2M, EPOCH TIME: 1679630619.959136
[03/24 00:03:39    307s] Total net bbox length = 5.914e+04 (2.792e+04 3.122e+04) (ext = 3.478e+03)
[03/24 00:03:39    307s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4052.2MB
[03/24 00:03:39    307s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4052.2MB) @(0:05:07 - 0:05:07).
[03/24 00:03:39    307s] *** Finished refinePlace (0:05:07 mem=4052.2M) ***
[03/24 00:03:39    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.406155.15
[03/24 00:03:39    307s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.149, REAL:0.097, MEM:4052.2M, EPOCH TIME: 1679630619.960773
[03/24 00:03:39    307s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4052.2M, EPOCH TIME: 1679630619.960860
[03/24 00:03:39    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:39    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:39    307s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.011, REAL:0.006, MEM:3919.2M, EPOCH TIME: 1679630619.967216
[03/24 00:03:39    307s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.189, REAL:0.130, MEM:3919.2M, EPOCH TIME: 1679630619.967354
[03/24 00:03:39    307s] {MMLU 0 18 2683}
[03/24 00:03:39    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=3919.2M
[03/24 00:03:39    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=3919.2M
[03/24 00:03:39    307s] Default Rule : ""
[03/24 00:03:39    307s] Non Default Rules :
[03/24 00:03:39    307s] Worst Slack : 0.002 ns
[03/24 00:03:39    307s] 
[03/24 00:03:39    307s] Start Layer Assignment ...
[03/24 00:03:39    307s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:03:39    307s] 
[03/24 00:03:39    307s] Select 4 cadidates out of 2685.
[03/24 00:03:39    307s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/24 00:03:39    307s] GigaOpt: setting up router preferences
[03/24 00:03:40    307s] GigaOpt: 0 nets assigned router directives
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] Start Assign Priority Nets ...
[03/24 00:03:40    307s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:03:40    307s] Existing Priority Nets 0 (0.0%)
[03/24 00:03:40    307s] Total Assign Priority Nets 73 (2.7%)
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] Set Prefer Layer Routing Effort ...
[03/24 00:03:40    307s] Total Net(2683) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] {MMLU 0 18 2683}
[03/24 00:03:40    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=3938.3M
[03/24 00:03:40    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=3938.3M
[03/24 00:03:40    307s] #optDebug: Start CG creation (mem=3938.3M)
[03/24 00:03:40    307s]  ...initializing CG  maxDriveDist 1613.203000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 161.320000 
[03/24 00:03:40    307s] (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgPrt (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgEgp (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgPbk (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgNrb(cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgObs (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgCon (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s]  ...processing cgPdm (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=3969.5M)
[03/24 00:03:40    307s] Default Rule : ""
[03/24 00:03:40    307s] Non Default Rules :
[03/24 00:03:40    307s] Worst Slack : 0.002 ns
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] Start Layer Assignment ...
[03/24 00:03:40    307s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] Select 29 cadidates out of 2685.
[03/24 00:03:40    307s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/24 00:03:40    307s] GigaOpt: setting up router preferences
[03/24 00:03:40    307s] GigaOpt: 0 nets assigned router directives
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] Start Assign Priority Nets ...
[03/24 00:03:40    307s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:03:40    307s] Existing Priority Nets 0 (0.0%)
[03/24 00:03:40    307s] Total Assign Priority Nets 79 (3.0%)
[03/24 00:03:40    307s] {MMLU 0 18 2683}
[03/24 00:03:40    307s] ### Creating LA Mngr. totSessionCpu=0:05:07 mem=3969.5M
[03/24 00:03:40    307s] ### Creating LA Mngr, finished. totSessionCpu=0:05:07 mem=3969.5M
[03/24 00:03:40    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3969.5M, EPOCH TIME: 1679630620.128391
[03/24 00:03:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:40    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:3969.5M, EPOCH TIME: 1679630620.145906
[03/24 00:03:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:40    307s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4074.9M, EPOCH TIME: 1679630620.231641
[03/24 00:03:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:40    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.021, MEM:4076.3M, EPOCH TIME: 1679630620.252984
[03/24 00:03:40    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:40    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:40    307s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2942.0M, totSessionCpu=0:05:07 **
[03/24 00:03:40    307s] **INFO: flowCheckPoint #14 GlobalDetailRoute
[03/24 00:03:40    307s] -routeWithEco false                       # bool, default=false
[03/24 00:03:40    307s] -routeSelectedNetOnly false               # bool, default=false
[03/24 00:03:40    307s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/24 00:03:40    307s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/24 00:03:40    307s] Existing Dirty Nets : 0
[03/24 00:03:40    307s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/24 00:03:40    307s] Reset Dirty Nets : 0
[03/24 00:03:40    307s] *** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:05:07.5/0:19:39.2 (0.3), mem = 3886.3M
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] globalDetailRoute
[03/24 00:03:40    307s] 
[03/24 00:03:40    307s] #Start globalDetailRoute on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### Time Record (globalDetailRoute) is installed.
[03/24 00:03:40    307s] ### Time Record (Pre Callback) is installed.
[03/24 00:03:40    307s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_BbqFP0.rcdb.d/PE_top.rcdb.d': 5356 access done (mem: 3886.344M)
[03/24 00:03:40    307s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:03:40    307s] ### Time Record (DB Import) is installed.
[03/24 00:03:40    307s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:03:40    307s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:03:40    307s] ### Net info: total nets: 2685
[03/24 00:03:40    307s] ### Net info: dirty nets: 0
[03/24 00:03:40    307s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:40    307s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:40    307s] #num needed restored net=0
[03/24 00:03:40    307s] #need_extraction net=0 (total=2685)
[03/24 00:03:40    307s] ### Net info: fully routed nets: 2683
[03/24 00:03:40    307s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:40    307s] ### Net info: unrouted nets: 0
[03/24 00:03:40    307s] ### Net info: re-extraction nets: 0
[03/24 00:03:40    307s] ### Net info: ignored nets: 0
[03/24 00:03:40    307s] ### Net info: skip routing nets: 0
[03/24 00:03:40    307s] ### import design signature (90): route=420847552 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1161230593 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:40    307s] ### Time Record (DB Import) is uninstalled.
[03/24 00:03:40    307s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:03:40    307s] #RTESIG:78da9594cb6ac3301045bbee570c4a162934ae666cebb14c21dbb484b45be3c47230f801
[03/24 00:03:40    307s] #       b60c6dbfbe4a2885945472bcd41cdf918ec69ecddfd75b60841126cb01b9ce10365b222e
[03/24 00:03:40    307s] #       482d51907e22cc5ce9ed99ddcfe62faf3b8c53c0889f1f58947597db471807d3c360acad
[03/24 00:03:40    307s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/24 00:03:40    307s] #       7ef4250a95006bbbd630580cb67785ab98e408ecdc39c0c571a8a3749b628d29aab1f167
[03/24 00:03:40    307s] #       29a901b950c4d3248545d55a7334fd5554cb14587fc89aae3075b4af5a7fb2d63aa81a91
[03/24 00:03:40    307s] #       2ee5f955e3e9fa6ec26f4a4f650c44910c4f9170f5e0d9048a09909c60492a02b6daecd6
[03/24 00:03:40    307s] #       9bcd6ab7f56b47a911c87f938e11d3c6031506a71b95726983cddb22ef0b9767dab1f98f
[03/24 00:03:40    307s] #       94bf1f8287d23cd8530b15628823861995061924ee6ce51f7e55842281c42f9e504e68e7
[03/24 00:03:40    307s] #       740619a7889da0c09e88dc2f25b255e3d6b2b2aa4d96708169ea96cae8f8f5efdb77dfe3
[03/24 00:03:40    307s] #       e3b1a5
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Skip comparing routing design signature in db-snapshot flow
[03/24 00:03:40    307s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:40    307s] #RTESIG:78da95944d6bc3300c8677deaf106e0f1dac99a524fe3876d06b374ab76b481ba704f201
[03/24 00:03:40    307s] #       8903db7efddc32061d9d9dfa683d7e25bf923d9bbfafb7c008234c9603729d216cb6445c
[03/24 00:03:40    307s] #       905aa220fd4498b9d0db33bb9fcd5f5e7718a780113f2f58947597db471807d3c360acad
[03/24 00:03:40    307s] #       dae3c30f972094793d1858ecbbaebeca9016974cf1d9e64d7580c294f958db3fb88825d8
[03/24 00:03:40    307s] #       7ef4290a95006bbbd630580cb67781ab98e408ec9c39c0c57128a37445b1c614d5d8f8b5
[03/24 00:03:40    307s] #       94d4805c28e26992c2a26aad399afe2aaa650aac3f644d57983ada57ad5f596b1db41a91
[03/24 00:03:40    307s] #       2ecdf35b8da7f6dd84dfa49eca188822199e22e1e2c1bb0914132039c125a908d86ab35b
[03/24 00:03:40    307s] #       6f36abddd66f3b4a8d40fe4e3a464c1b0f54189c6e54caa90d366f8bbc2f9c9e69c7e63f
[03/24 00:03:40    307s] #       52fe3e040fa57930a72635e9ada0162a24461c31cca834c82071676bfee12f89502490f8
[03/24 00:03:40    307s] #       3b442827a473be0719e7253b41819a88dcdf13d9aa717b5959d5264bb8c034755b6574fc
[03/24 00:03:40    307s] #       faf7f4dd375e1dbe5d
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:40    307s] ### Time Record (Global Routing) is installed.
[03/24 00:03:40    307s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:03:40    307s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:03:40    307s] #Total number of routable nets = 2683.
[03/24 00:03:40    307s] #Total number of nets in the design = 2685.
[03/24 00:03:40    307s] #5 routable nets do not have any wires.
[03/24 00:03:40    307s] #2678 routable nets have routed wires.
[03/24 00:03:40    307s] #5 nets will be global routed.
[03/24 00:03:40    307s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:40    307s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:40    307s] #Using multithreading with 6 threads.
[03/24 00:03:40    307s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:40    307s] #Start routing data preparation on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:40    307s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:40    307s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:40    307s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:40    307s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:40    307s] #Build and mark too close pins for the same net.
[03/24 00:03:40    307s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:03:40    307s] #Initial pin access analysis.
[03/24 00:03:40    307s] #Detail pin access analysis.
[03/24 00:03:40    307s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:03:40    307s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:40    307s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:40    307s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:40    307s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:40    307s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:40    307s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:40    307s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:40    307s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:40    307s] #Processed 3/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2951.94 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #Regenerating Ggrids automatically.
[03/24 00:03:40    307s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:40    307s] #Using automatically generated G-grids.
[03/24 00:03:40    307s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:40    307s] #Done routing data preparation.
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2953.74 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #Found 0 nets for post-route si or timing fixing.
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Finished routing data preparation on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Cpu time = 00:00:00
[03/24 00:03:40    307s] #Elapsed time = 00:00:00
[03/24 00:03:40    307s] #Increased memory = 5.73 (MB)
[03/24 00:03:40    307s] #Total memory = 2953.74 (MB)
[03/24 00:03:40    307s] #Peak memory = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:40    307s] ### Time Record (Global Routing) is installed.
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Start global routing on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Start global routing initialization on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Number of eco nets is 5
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Start global routing data preparation on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### build_merged_routing_blockage_rect_list starts on Fri Mar 24 00:03:40 2023 with memory = 2953.74 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.02 [6]--
[03/24 00:03:40    307s] #Start routing resource analysis on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### init_is_bin_blocked starts on Fri Mar 24 00:03:40 2023 with memory = 2953.74 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Mar 24 00:03:40 2023 with memory = 2954.00 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --4.27 [6]--
[03/24 00:03:40    307s] ### adjust_flow_cap starts on Fri Mar 24 00:03:40 2023 with memory = 2953.43 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.17 [6]--
[03/24 00:03:40    307s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### set_via_blocked starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.48 [6]--
[03/24 00:03:40    307s] ### copy_flow starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.19 [6]--
[03/24 00:03:40    307s] #Routing resource analysis is done on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### report_flow_cap starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #  Resource Analysis:
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/24 00:03:40    307s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/24 00:03:40    307s] #  --------------------------------------------------------------
[03/24 00:03:40    307s] #  M2             V         488         386        1936     0.00%
[03/24 00:03:40    307s] #  M3             H         539         335        1936     0.00%
[03/24 00:03:40    307s] #  M4             V         656         218        1936     0.00%
[03/24 00:03:40    307s] #  --------------------------------------------------------------
[03/24 00:03:40    307s] #  Total                   1684      35.77%        5808     0.00%
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #  21 nets (0.78%) with 1 preferred extra spacing.
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.03 [6]--
[03/24 00:03:40    307s] ### analyze_m2_tracks starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### report_initial_resource starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### mark_pg_pins_accessibility starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [6]--
[03/24 00:03:40    307s] ### set_net_region starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Global routing data preparation is done on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### prepare_level starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init level 1 starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### Level 1 hgrid = 44 X 44
[03/24 00:03:40    307s] ### prepare_level_flow starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Global routing initialization is done on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #start global routing iteration 1...
[03/24 00:03:40    307s] ### init_flow_edge starts on Fri Mar 24 00:03:40 2023 with memory = 2954.05 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.07 [6]--
[03/24 00:03:40    307s] ### routing at level 1 (topmost level) iter 0
[03/24 00:03:40    307s] ### measure_qor starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### measure_congestion starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.07 [6]--
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### route_end starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:03:40    307s] #Total number of routable nets = 2683.
[03/24 00:03:40    307s] #Total number of nets in the design = 2685.
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #2683 routable nets have routed wires.
[03/24 00:03:40    307s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:40    307s] #20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Routed nets constraints summary:
[03/24 00:03:40    307s] #------------------------------------------------
[03/24 00:03:40    307s] #        Rules   Pref Extra Space   Unconstrained  
[03/24 00:03:40    307s] #------------------------------------------------
[03/24 00:03:40    307s] #      Default                  2               3  
[03/24 00:03:40    307s] #------------------------------------------------
[03/24 00:03:40    307s] #        Total                  2               3  
[03/24 00:03:40    307s] #------------------------------------------------
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Routing constraints summary of the whole design:
[03/24 00:03:40    307s] #---------------------------------------------------------------
[03/24 00:03:40    307s] #        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
[03/24 00:03:40    307s] #---------------------------------------------------------------
[03/24 00:03:40    307s] #      Default                 21              1            2661  
[03/24 00:03:40    307s] #---------------------------------------------------------------
[03/24 00:03:40    307s] #        Total                 21              1            2661  
[03/24 00:03:40    307s] #---------------------------------------------------------------
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### adjust_flow_per_partial_route_obs starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.02 [6]--
[03/24 00:03:40    307s] ### cal_base_flow starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init_flow_edge starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.01 [6]--
[03/24 00:03:40    307s] ### cal_flow starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.98 [6]--
[03/24 00:03:40    307s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### report_overcon starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #                 OverCon          
[03/24 00:03:40    307s] #                  #Gcell    %Gcell
[03/24 00:03:40    307s] #     Layer           (1)   OverCon  Flow/Cap
[03/24 00:03:40    307s] #  ----------------------------------------------
[03/24 00:03:40    307s] #  M2            0(0.00%)   (0.00%)     0.42  
[03/24 00:03:40    307s] #  M3            0(0.00%)   (0.00%)     0.36  
[03/24 00:03:40    307s] #  M4            0(0.00%)   (0.00%)     0.08  
[03/24 00:03:40    307s] #  ----------------------------------------------
[03/24 00:03:40    307s] #     Total      0(0.00%)   (0.00%)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/24 00:03:40    307s] #  Overflow after GR: 0.00% H + 0.00% V
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### cal_base_flow starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init_flow_edge starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.10 [6]--
[03/24 00:03:40    307s] ### cal_flow starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [6]--
[03/24 00:03:40    307s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.05 [6]--
[03/24 00:03:40    307s] ### generate_cong_map_content starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.20 [6]--
[03/24 00:03:40    307s] ### update starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #Complete Global Routing.
[03/24 00:03:40    307s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:40    307s] #Total wire length = 71612 um.
[03/24 00:03:40    307s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M2 = 25888 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M3 = 33650 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:40    307s] #Total number of vias = 19999
[03/24 00:03:40    307s] #Total number of multi-cut vias = 12892 ( 64.5%)
[03/24 00:03:40    307s] #Total number of single cut vias = 7107 ( 35.5%)
[03/24 00:03:40    307s] #Up-Via Summary (total 19999):
[03/24 00:03:40    307s] #                   single-cut          multi-cut      Total
[03/24 00:03:40    307s] #-----------------------------------------------------------
[03/24 00:03:40    307s] # M1              6247 ( 66.2%)      3187 ( 33.8%)       9434
[03/24 00:03:40    307s] # M2               755 (  8.5%)      8105 ( 91.5%)       8860
[03/24 00:03:40    307s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:40    307s] #-----------------------------------------------------------
[03/24 00:03:40    307s] #                 7107 ( 35.5%)     12892 ( 64.5%)      19999 
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### update cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.30 [6]--
[03/24 00:03:40    307s] ### report_overcon starts on Fri Mar 24 00:03:40 2023 with memory = 2957.14 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [6]--
[03/24 00:03:40    307s] ### report_overcon starts on Fri Mar 24 00:03:40 2023 with memory = 2957.14 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #Max overcon = 0 track.
[03/24 00:03:40    307s] #Total overcon = 0.00%.
[03/24 00:03:40    307s] #Worst layer Gcell overcon rate = 0.00%.
[03/24 00:03:40    307s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [6]--
[03/24 00:03:40    307s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.08 [6]--
[03/24 00:03:40    307s] ### global_route design signature (93): route=7140532 net_attr=1200925279
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Global routing statistics:
[03/24 00:03:40    307s] #Cpu time = 00:00:00
[03/24 00:03:40    307s] #Elapsed time = 00:00:00
[03/24 00:03:40    307s] #Increased memory = 0.57 (MB)
[03/24 00:03:40    307s] #Total memory = 2954.30 (MB)
[03/24 00:03:40    307s] #Peak memory = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Finished global routing on Fri Mar 24 00:03:40 2023
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:03:40    307s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:40    307s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:40    307s] ### track-assign external-init starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### Time Record (Track Assignment) is installed.
[03/24 00:03:40    307s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:03:40    307s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.70 [6]--
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### track-assign engine-init starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] ### Time Record (Track Assignment) is installed.
[03/24 00:03:40    307s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.71 [6]--
[03/24 00:03:40    307s] ### track-assign core-engine starts on Fri Mar 24 00:03:40 2023 with memory = 2954.30 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #Start Track Assignment.
[03/24 00:03:40    307s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/24 00:03:40    307s] #Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
[03/24 00:03:40    307s] #Complete Track Assignment.
[03/24 00:03:40    307s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:40    307s] #Total wire length = 71612 um.
[03/24 00:03:40    307s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M2 = 25888 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M3 = 33650 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:40    307s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:40    307s] #Total number of vias = 19999
[03/24 00:03:40    307s] #Total number of multi-cut vias = 12892 ( 64.5%)
[03/24 00:03:40    307s] #Total number of single cut vias = 7107 ( 35.5%)
[03/24 00:03:40    307s] #Up-Via Summary (total 19999):
[03/24 00:03:40    307s] #                   single-cut          multi-cut      Total
[03/24 00:03:40    307s] #-----------------------------------------------------------
[03/24 00:03:40    307s] # M1              6247 ( 66.2%)      3187 ( 33.8%)       9434
[03/24 00:03:40    307s] # M2               755 (  8.5%)      8105 ( 91.5%)       8860
[03/24 00:03:40    307s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:40    307s] #-----------------------------------------------------------
[03/24 00:03:40    307s] #                 7107 ( 35.5%)     12892 ( 64.5%)      19999 
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] ### track_assign design signature (96): route=7140532
[03/24 00:03:40    307s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.29 [6]--
[03/24 00:03:40    307s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:03:40    307s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2953.71 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    307s] #
[03/24 00:03:40    307s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/24 00:03:40    307s] #Cpu time = 00:00:00
[03/24 00:03:40    307s] #Elapsed time = 00:00:00
[03/24 00:03:40    307s] #Increased memory = 5.70 (MB)
[03/24 00:03:40    307s] #Total memory = 2953.71 (MB)
[03/24 00:03:40    307s] #Peak memory = 3185.60 (MB)
[03/24 00:03:40    307s] #Using multithreading with 6 threads.
[03/24 00:03:40    307s] ### Time Record (Detail Routing) is installed.
[03/24 00:03:40    308s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:40    308s] #
[03/24 00:03:40    308s] #Start Detail Routing..
[03/24 00:03:40    308s] #start initial detail routing ...
[03/24 00:03:40    308s] ### Design has 0 dirty nets, 24 dirty-areas)
[03/24 00:03:40    308s] # ECO: 0.0% of the total area was rechecked for DRC, and 4.1% required routing.
[03/24 00:03:40    308s] #   number of violations = 1
[03/24 00:03:40    308s] #
[03/24 00:03:40    308s] #    By Layer and Type :
[03/24 00:03:40    308s] #	          Short   Totals
[03/24 00:03:40    308s] #	M1            0        0
[03/24 00:03:40    308s] #	M2            1        1
[03/24 00:03:40    308s] #	Totals        1        1
[03/24 00:03:40    308s] #2 out of 2616 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[03/24 00:03:40    308s] #0.0% of the total area is being checked for drcs
[03/24 00:03:40    308s] #0.0% of the total area was checked
[03/24 00:03:40    308s] ### Routing stats: routing = 4.70% dirty-area = 0.26%
[03/24 00:03:40    308s] #   number of violations = 0
[03/24 00:03:40    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2955.59 (MB), peak = 3185.60 (MB)
[03/24 00:03:40    308s] #Complete Detail Routing.
[03/24 00:03:40    308s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:40    308s] #Total wire length = 71630 um.
[03/24 00:03:40    308s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:40    308s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:40    308s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:40    308s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:40    308s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:40    308s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:40    308s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:40    308s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:40    308s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:40    308s] #Total number of vias = 20003
[03/24 00:03:40    308s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:40    308s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:40    308s] #Up-Via Summary (total 20003):
[03/24 00:03:40    308s] #                   single-cut          multi-cut      Total
[03/24 00:03:40    308s] #-----------------------------------------------------------
[03/24 00:03:40    308s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:40    308s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:40    308s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:40    308s] #-----------------------------------------------------------
[03/24 00:03:40    308s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:40    308s] #
[03/24 00:03:40    308s] #Total number of DRC violations = 0
[03/24 00:03:40    308s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:03:40    308s] #Cpu time = 00:00:00
[03/24 00:03:40    308s] #Elapsed time = 00:00:00
[03/24 00:03:40    308s] #Increased memory = 1.89 (MB)
[03/24 00:03:40    308s] #Total memory = 2955.59 (MB)
[03/24 00:03:40    308s] #Peak memory = 3185.60 (MB)
[03/24 00:03:40    308s] ### Time Record (Antenna Fixing) is installed.
[03/24 00:03:40    308s] #
[03/24 00:03:40    308s] #start routing for process antenna violation fix ...
[03/24 00:03:40    308s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:40    308s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:41    308s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2954.98 (MB), peak = 3185.60 (MB)
[03/24 00:03:41    308s] #
[03/24 00:03:41    308s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:41    308s] #Total wire length = 71630 um.
[03/24 00:03:41    308s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:41    308s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:41    308s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:41    308s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:41    308s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:41    308s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:41    308s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:41    308s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:41    308s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:41    308s] #Total number of vias = 20003
[03/24 00:03:41    308s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:41    308s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:41    308s] #Up-Via Summary (total 20003):
[03/24 00:03:41    308s] #                   single-cut          multi-cut      Total
[03/24 00:03:41    308s] #-----------------------------------------------------------
[03/24 00:03:41    308s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:41    308s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:41    308s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:41    308s] #-----------------------------------------------------------
[03/24 00:03:41    308s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:41    308s] #
[03/24 00:03:41    308s] #Total number of DRC violations = 0
[03/24 00:03:41    308s] #Total number of process antenna violations = 0
[03/24 00:03:41    308s] #Total number of net violated process antenna rule = 0
[03/24 00:03:41    308s] #
[03/24 00:03:41    308s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:41    308s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:41    309s] #Total wire length = 71630 um.
[03/24 00:03:41    309s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:41    309s] #Total number of vias = 20003
[03/24 00:03:41    309s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:41    309s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:41    309s] #Up-Via Summary (total 20003):
[03/24 00:03:41    309s] #                   single-cut          multi-cut      Total
[03/24 00:03:41    309s] #-----------------------------------------------------------
[03/24 00:03:41    309s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:41    309s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:41    309s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:41    309s] #-----------------------------------------------------------
[03/24 00:03:41    309s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #Total number of DRC violations = 0
[03/24 00:03:41    309s] #Total number of process antenna violations = 0
[03/24 00:03:41    309s] #Total number of net violated process antenna rule = 0
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] ### Time Record (Antenna Fixing) is uninstalled.
[03/24 00:03:41    309s] ### Time Record (Post Route Via Swapping) is installed.
[03/24 00:03:41    309s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #Start Post Route via swapping..
[03/24 00:03:41    309s] #4.70% of area are rerouted by ECO routing.
[03/24 00:03:41    309s] #   number of violations = 0
[03/24 00:03:41    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2955.81 (MB), peak = 3185.60 (MB)
[03/24 00:03:41    309s] #CELL_VIEW PE_top,init has no DRC violation.
[03/24 00:03:41    309s] #Total number of DRC violations = 0
[03/24 00:03:41    309s] #Total number of process antenna violations = 0
[03/24 00:03:41    309s] #Total number of net violated process antenna rule = 0
[03/24 00:03:41    309s] #No via is swapped.
[03/24 00:03:41    309s] #Post Route via swapping is done.
[03/24 00:03:41    309s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/24 00:03:41    309s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:41    309s] #Total wire length = 71630 um.
[03/24 00:03:41    309s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:41    309s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:41    309s] #Total number of vias = 20003
[03/24 00:03:41    309s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:41    309s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:41    309s] #Up-Via Summary (total 20003):
[03/24 00:03:41    309s] #                   single-cut          multi-cut      Total
[03/24 00:03:41    309s] #-----------------------------------------------------------
[03/24 00:03:41    309s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:41    309s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:41    309s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:41    309s] #-----------------------------------------------------------
[03/24 00:03:41    309s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #detailRoute Statistics:
[03/24 00:03:41    309s] #Cpu time = 00:00:01
[03/24 00:03:41    309s] #Elapsed time = 00:00:01
[03/24 00:03:41    309s] #Increased memory = 2.11 (MB)
[03/24 00:03:41    309s] #Total memory = 2955.81 (MB)
[03/24 00:03:41    309s] #Peak memory = 3185.60 (MB)
[03/24 00:03:41    309s] #Skip updating routing design signature in db-snapshot flow
[03/24 00:03:41    309s] ### global_detail_route design signature (109): route=888147224 flt_obj=0 vio=1905142130 shield_wire=1
[03/24 00:03:41    309s] ### Time Record (DB Export) is installed.
[03/24 00:03:41    309s] ### export design design signature (110): route=888147224 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2014298914 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:41    309s] #	no debugging net set
[03/24 00:03:41    309s] ### Time Record (DB Export) is uninstalled.
[03/24 00:03:41    309s] ### Time Record (Post Callback) is installed.
[03/24 00:03:41    309s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #globalDetailRoute statistics:
[03/24 00:03:41    309s] #Cpu time = 00:00:02
[03/24 00:03:41    309s] #Elapsed time = 00:00:01
[03/24 00:03:41    309s] #Increased memory = -194.10 (MB)
[03/24 00:03:41    309s] #Total memory = 2747.93 (MB)
[03/24 00:03:41    309s] #Peak memory = 3185.60 (MB)
[03/24 00:03:41    309s] #Number of warnings = 3
[03/24 00:03:41    309s] #Total number of warnings = 30
[03/24 00:03:41    309s] #Number of fails = 0
[03/24 00:03:41    309s] #Total number of fails = 0
[03/24 00:03:41    309s] #Complete globalDetailRoute on Fri Mar 24 00:03:41 2023
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] ### Time Record (globalDetailRoute) is uninstalled.
[03/24 00:03:41    309s] ### 
[03/24 00:03:41    309s] ###   Scalability Statistics
[03/24 00:03:41    309s] ### 
[03/24 00:03:41    309s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:41    309s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/24 00:03:41    309s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:41    309s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:41    309s] ###   Entire Command                |        00:00:02|        00:00:01|             2.0|
[03/24 00:03:41    309s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:41    309s] ### 
[03/24 00:03:41    309s] *** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:02.1/0:00:01.1 (2.0), totSession cpu/real = 0:05:09.6/0:19:40.3 (0.3), mem = 3740.5M
[03/24 00:03:41    309s] 
[03/24 00:03:41    309s] =============================================================================================
[03/24 00:03:41    309s]  Step TAT Report : EcoRoute #1 / optDesign #5                                   21.14-s109_1
[03/24 00:03:41    309s] =============================================================================================
[03/24 00:03:41    309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:41    309s] ---------------------------------------------------------------------------------------------
[03/24 00:03:41    309s] [ GlobalRoute            ]      1   0:00:00.1  (  10.2 % )     0:00:00.1 /  0:00:00.2    1.7
[03/24 00:03:41    309s] [ DetailRoute            ]      1   0:00:00.2  (  22.9 % )     0:00:00.2 /  0:00:00.3    1.1
[03/24 00:03:41    309s] [ MISC                   ]          0:00:00.7  (  66.9 % )     0:00:00.7 /  0:00:01.7    2.3
[03/24 00:03:41    309s] ---------------------------------------------------------------------------------------------
[03/24 00:03:41    309s]  EcoRoute #1 TOTAL                  0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:02.1    2.0
[03/24 00:03:41    309s] ---------------------------------------------------------------------------------------------
[03/24 00:03:41    309s] 
[03/24 00:03:41    309s] **optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2738.8M, totSessionCpu=0:05:10 **
[03/24 00:03:41    309s] New Signature Flow (restoreNanoRouteOptions) ....
[03/24 00:03:41    309s] **INFO: flowCheckPoint #15 PostEcoSummary
[03/24 00:03:41    309s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/24 00:03:41    309s] 
[03/24 00:03:41    309s] Trim Metal Layers:
[03/24 00:03:41    309s] LayerId::1 widthSet size::1
[03/24 00:03:41    309s] LayerId::2 widthSet size::1
[03/24 00:03:41    309s] LayerId::3 widthSet size::1
[03/24 00:03:41    309s] LayerId::4 widthSet size::1
[03/24 00:03:41    309s] LayerId::5 widthSet size::1
[03/24 00:03:41    309s] LayerId::6 widthSet size::1
[03/24 00:03:41    309s] LayerId::7 widthSet size::1
[03/24 00:03:41    309s] LayerId::8 widthSet size::1
[03/24 00:03:41    309s] eee: pegSigSF::1.070000
[03/24 00:03:41    309s] Initializing multi-corner resistance tables ...
[03/24 00:03:41    309s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:03:41    309s] eee: l::2 avDens::0.098306 usedTrk::769.734335 availTrk::7830.000000 sigTrk::769.734335
[03/24 00:03:41    309s] eee: l::3 avDens::0.131642 usedTrk::983.367468 availTrk::7470.000000 sigTrk::983.367468
[03/24 00:03:41    309s] eee: l::4 avDens::0.069015 usedTrk::621.133808 availTrk::9000.000000 sigTrk::621.133808
[03/24 00:03:41    309s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:41    309s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:41    309s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:41    309s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:41    309s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225679 uaWl=1.000000 uaWlH=0.145793 aWlH=0.000000 lMod=0 pMax=0.842700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/24 00:03:41    309s] ### Net info: total nets: 2685
[03/24 00:03:41    309s] ### Net info: dirty nets: 0
[03/24 00:03:41    309s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:41    309s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:41    309s] #num needed restored net=0
[03/24 00:03:41    309s] #need_extraction net=0 (total=2685)
[03/24 00:03:41    309s] ### Net info: fully routed nets: 2683
[03/24 00:03:41    309s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:41    309s] ### Net info: unrouted nets: 0
[03/24 00:03:41    309s] ### Net info: re-extraction nets: 0
[03/24 00:03:41    309s] ### Net info: ignored nets: 0
[03/24 00:03:41    309s] ### Net info: skip routing nets: 0
[03/24 00:03:41    309s] ### import design signature (111): route=660866686 fixed_route=660866686 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1517115214 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:41    309s] #Extract in post route mode
[03/24 00:03:41    309s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/24 00:03:41    309s] #Fast data preparation for tQuantus.
[03/24 00:03:41    309s] #Start routing data preparation on Fri Mar 24 00:03:41 2023
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:41    309s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:41    309s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:41    309s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:41    309s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:41    309s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:41    309s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:41    309s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:41    309s] #Regenerating Ggrids automatically.
[03/24 00:03:41    309s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:41    309s] #Using automatically generated G-grids.
[03/24 00:03:41    309s] #Done routing data preparation.
[03/24 00:03:41    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2744.80 (MB), peak = 3185.60 (MB)
[03/24 00:03:41    309s] #Start routing data preparation on Fri Mar 24 00:03:41 2023
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:41    309s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:41    309s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:41    309s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:41    309s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:41    309s] #Build and mark too close pins for the same net.
[03/24 00:03:41    309s] #Regenerating Ggrids automatically.
[03/24 00:03:41    309s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:41    309s] #Using automatically generated G-grids.
[03/24 00:03:41    309s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:41    309s] #Done routing data preparation.
[03/24 00:03:41    309s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2750.37 (MB), peak = 3185.60 (MB)
[03/24 00:03:41    309s] #
[03/24 00:03:41    309s] #Start tQuantus RC extraction...
[03/24 00:03:41    309s] #Start building rc corner(s)...
[03/24 00:03:41    309s] #Number of RC Corner = 1
[03/24 00:03:41    309s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:41    309s] #M1 -> M1 (1)
[03/24 00:03:41    309s] #M2 -> M2 (2)
[03/24 00:03:41    309s] #M3 -> M3 (3)
[03/24 00:03:41    309s] #M4 -> M4 (4)
[03/24 00:03:41    309s] #M5 -> M5 (5)
[03/24 00:03:41    309s] #M6 -> M6 (6)
[03/24 00:03:41    309s] #MQ -> MQ (7)
[03/24 00:03:41    309s] #LM -> LM (8)
[03/24 00:03:41    309s] #SADV-On
[03/24 00:03:41    309s] # Corner(s) : 
[03/24 00:03:41    309s] #rc-typ [25.00]
[03/24 00:03:42    310s] # Corner id: 0
[03/24 00:03:42    310s] # Layout Scale: 1.000000
[03/24 00:03:42    310s] # Has Metal Fill model: yes
[03/24 00:03:42    310s] # Temperature was set
[03/24 00:03:42    310s] # Temperature : 25.000000
[03/24 00:03:42    310s] # Ref. Temp   : 25.000000
[03/24 00:03:42    310s] #SADV-Off
[03/24 00:03:42    310s] #total pattern=120 [8, 324]
[03/24 00:03:42    310s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:42    310s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:42    310s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:42    310s] #number model r/c [1,1] [8,324] read
[03/24 00:03:42    310s] #0 rcmodel(s) requires rebuild
[03/24 00:03:42    310s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2753.77 (MB), peak = 3185.60 (MB)
[03/24 00:03:42    310s] #Start building rc corner(s)...
[03/24 00:03:42    310s] #Number of RC Corner = 1
[03/24 00:03:42    310s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:42    310s] #M1 -> M1 (1)
[03/24 00:03:42    310s] #M2 -> M2 (2)
[03/24 00:03:42    310s] #M3 -> M3 (3)
[03/24 00:03:42    310s] #M4 -> M4 (4)
[03/24 00:03:42    310s] #M5 -> M5 (5)
[03/24 00:03:42    310s] #M6 -> M6 (6)
[03/24 00:03:42    310s] #MQ -> MQ (7)
[03/24 00:03:42    310s] #LM -> LM (8)
[03/24 00:03:42    310s] #SADV-On
[03/24 00:03:42    310s] # Corner(s) : 
[03/24 00:03:42    310s] #rc-typ [25.00]
[03/24 00:03:42    310s] # Corner id: 0
[03/24 00:03:42    310s] # Layout Scale: 1.000000
[03/24 00:03:42    310s] # Has Metal Fill model: yes
[03/24 00:03:42    310s] # Temperature was set
[03/24 00:03:42    310s] # Temperature : 25.000000
[03/24 00:03:42    310s] # Ref. Temp   : 25.000000
[03/24 00:03:42    310s] #SADV-Off
[03/24 00:03:42    310s] #total pattern=120 [8, 324]
[03/24 00:03:42    310s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:42    310s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:42    310s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:42    310s] #number model r/c [1,1] [8,324] read
[03/24 00:03:42    310s] #0 rcmodel(s) requires rebuild
[03/24 00:03:42    310s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2753.78 (MB), peak = 3185.60 (MB)
[03/24 00:03:42    310s] #Finish check_net_pin_list step Enter extract
[03/24 00:03:42    310s] #Start init net ripin tree building
[03/24 00:03:42    310s] #Finish init net ripin tree building
[03/24 00:03:42    310s] #Cpu time = 00:00:00
[03/24 00:03:42    310s] #Elapsed time = 00:00:00
[03/24 00:03:42    310s] #Increased memory = 0.00 (MB)
[03/24 00:03:42    310s] #Total memory = 2753.78 (MB)
[03/24 00:03:42    310s] #Peak memory = 3185.60 (MB)
[03/24 00:03:42    310s] #Using multithreading with 6 threads.
[03/24 00:03:42    310s] #begin processing metal fill model file
[03/24 00:03:42    310s] #end processing metal fill model file
[03/24 00:03:42    310s] #Length limit = 200 pitches
[03/24 00:03:42    310s] #opt mode = 2
[03/24 00:03:42    310s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:03:42    310s] #Start generate extraction boxes.
[03/24 00:03:42    310s] #
[03/24 00:03:42    310s] #Extract using 30 x 30 Hboxes
[03/24 00:03:42    310s] #3x3 initial hboxes
[03/24 00:03:42    310s] #Use area based hbox pruning.
[03/24 00:03:42    310s] #0/0 hboxes pruned.
[03/24 00:03:42    310s] #Complete generating extraction boxes.
[03/24 00:03:42    310s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.11GHz 12288KB Cache 12CPU...
[03/24 00:03:42    310s] #Process 0 special clock nets for rc extraction
[03/24 00:03:42    310s] #Total 2683 nets were built. 37 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:03:43    311s] #Run Statistics for Extraction:
[03/24 00:03:43    311s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/24 00:03:43    311s] #   Increased memory =    58.79 (MB), total memory =  2813.20 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:43    311s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d
[03/24 00:03:43    311s] #Finish registering nets and terms for rcdb.
[03/24 00:03:43    311s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2767.10 (MB), peak = 3185.60 (MB)
[03/24 00:03:43    311s] #RC Statistics: 14524 Res, 7701 Ground Cap, 2550 XCap (Edge to Edge)
[03/24 00:03:43    311s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 2549.04 (7755), Avg L-Edge Length: 7534.98 (3444)
[03/24 00:03:43    311s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d.
[03/24 00:03:43    311s] #Start writing RC data.
[03/24 00:03:43    312s] #Finish writing RC data
[03/24 00:03:43    312s] #Finish writing rcdb with 17207 nodes, 14524 edges, and 5350 xcaps
[03/24 00:03:43    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2763.26 (MB), peak = 3185.60 (MB)
[03/24 00:03:43    312s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d' ...
[03/24 00:03:43    312s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d' for reading (mem: 3792.277M)
[03/24 00:03:43    312s] Reading RCDB with compressed RC data.
[03/24 00:03:43    312s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d' for content verification (mem: 3792.277M)
[03/24 00:03:43    312s] Reading RCDB with compressed RC data.
[03/24 00:03:43    312s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d': 0 access done (mem: 3792.277M)
[03/24 00:03:43    312s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d': 0 access done (mem: 3792.277M)
[03/24 00:03:43    312s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3792.277M)
[03/24 00:03:43    312s] Following multi-corner parasitics specified:
[03/24 00:03:43    312s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d (rcdb)
[03/24 00:03:43    312s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d' for reading (mem: 3792.277M)
[03/24 00:03:43    312s] Reading RCDB with compressed RC data.
[03/24 00:03:43    312s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d specified
[03/24 00:03:43    312s] Cell PE_top, hinst 
[03/24 00:03:43    312s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:03:43    312s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_nNbEsw.rcdb.d': 0 access done (mem: 3808.277M)
[03/24 00:03:43    312s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3792.277M)
[03/24 00:03:43    312s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d' for reading (mem: 3792.277M)
[03/24 00:03:43    312s] Reading RCDB with compressed RC data.
[03/24 00:03:44    312s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3792.277M)
[03/24 00:03:44    312s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=3792.277M)
[03/24 00:03:44    312s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3792.277M)
[03/24 00:03:44    312s] #
[03/24 00:03:44    312s] #Restore RCDB.
[03/24 00:03:44    312s] #
[03/24 00:03:44    312s] #Complete tQuantus RC extraction.
[03/24 00:03:44    312s] #Cpu time = 00:00:03
[03/24 00:03:44    312s] #Elapsed time = 00:00:03
[03/24 00:03:44    312s] #Increased memory = 12.89 (MB)
[03/24 00:03:44    312s] #Total memory = 2763.26 (MB)
[03/24 00:03:44    312s] #Peak memory = 3185.60 (MB)
[03/24 00:03:44    312s] #
[03/24 00:03:44    312s] #37 inserted nodes are removed
[03/24 00:03:44    312s] ### export design design signature (113): route=122023975 fixed_route=122023975 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2073836582 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:44    312s] #	no debugging net set
[03/24 00:03:44    312s] #Start Inst Signature in MT(0)
[03/24 00:03:44    312s] #Start Net Signature in MT(63667255)
[03/24 00:03:44    312s] #Calculate SNet Signature in MT (76073860)
[03/24 00:03:44    312s] #Run time and memory report for RC extraction:
[03/24 00:03:44    312s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:03:44    312s] #Run Statistics for snet signature:
[03/24 00:03:44    312s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.33/6, scale score = 0.22.
[03/24 00:03:44    312s] #    Increased memory =    -0.02 (MB), total memory =  2748.37 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:44    312s] #Run Statistics for Net Final Signature:
[03/24 00:03:44    312s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:44    312s] #   Increased memory =     0.00 (MB), total memory =  2748.38 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:44    312s] #Run Statistics for Net launch:
[03/24 00:03:44    312s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.44/6, scale score = 0.74.
[03/24 00:03:44    312s] #    Increased memory =     0.02 (MB), total memory =  2748.38 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:44    312s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:03:44    312s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:44    312s] #   Increased memory =     0.00 (MB), total memory =  2748.37 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:44    312s] #Run Statistics for net signature:
[03/24 00:03:44    312s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.57/6, scale score = 0.43.
[03/24 00:03:44    312s] #    Increased memory =     0.02 (MB), total memory =  2748.38 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:44    312s] #Run Statistics for inst signature:
[03/24 00:03:44    312s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.83/6, scale score = 0.30.
[03/24 00:03:44    312s] #    Increased memory =    -0.39 (MB), total memory =  2748.37 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:44    312s] **optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2748.4M, totSessionCpu=0:05:13 **
[03/24 00:03:44    312s] Starting delay calculation for Setup views
[03/24 00:03:44    312s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:03:44    312s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:03:44    312s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:03:44    312s] #################################################################################
[03/24 00:03:44    312s] # Design Stage: PostRoute
[03/24 00:03:44    312s] # Design Name: PE_top
[03/24 00:03:44    312s] # Design Mode: 130nm
[03/24 00:03:44    312s] # Analysis Mode: MMMC OCV 
[03/24 00:03:44    312s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:03:44    312s] # Signoff Settings: SI On 
[03/24 00:03:44    312s] #################################################################################
[03/24 00:03:44    313s] Topological Sorting (REAL = 0:00:00.0, MEM = 3780.4M, InitMEM = 3780.4M)
[03/24 00:03:44    313s] Setting infinite Tws ...
[03/24 00:03:44    313s] First Iteration Infinite Tw... 
[03/24 00:03:44    313s] Calculate early delays in OCV mode...
[03/24 00:03:44    313s] Calculate late delays in OCV mode...
[03/24 00:03:44    313s] Start delay calculation (fullDC) (6 T). (MEM=3780.4)
[03/24 00:03:44    313s] End AAE Lib Interpolated Model. (MEM=3792.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:44    313s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d' for reading (mem: 3792.012M)
[03/24 00:03:44    313s] Reading RCDB with compressed RC data.
[03/24 00:03:44    313s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3794.0M)
[03/24 00:03:44    313s] AAE_INFO: 6 threads acquired from CTE.
[03/24 00:03:45    314s] Total number of fetched objects 2683
[03/24 00:03:45    314s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:03:45    314s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:45    314s] End delay calculation. (MEM=4049.63 CPU=0:00:00.8 REAL=0:00:01.0)
[03/24 00:03:45    314s] End delay calculation (fullDC). (MEM=4049.63 CPU=0:00:00.9 REAL=0:00:01.0)
[03/24 00:03:45    314s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4049.6M) ***
[03/24 00:03:45    314s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4041.6M)
[03/24 00:03:45    314s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:03:45    314s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4041.6M)
[03/24 00:03:45    314s] Starting SI iteration 2
[03/24 00:03:45    314s] Calculate early delays in OCV mode...
[03/24 00:03:45    314s] Calculate late delays in OCV mode...
[03/24 00:03:45    314s] Start delay calculation (fullDC) (6 T). (MEM=3881.78)
[03/24 00:03:45    314s] End AAE Lib Interpolated Model. (MEM=3881.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:45    314s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:03:45    314s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:03:45    314s] Total number of fetched objects 2683
[03/24 00:03:45    314s] AAE_INFO-618: Total number of nets in the design is 2685,  1.9 percent of the nets selected for SI analysis
[03/24 00:03:45    314s] End delay calculation. (MEM=4150.91 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:03:45    314s] End delay calculation (fullDC). (MEM=4150.91 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:03:45    314s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4150.9M) ***
[03/24 00:03:45    314s] *** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:05:15 mem=4156.9M)
[03/24 00:03:45    314s] End AAE Lib Interpolated Model. (MEM=4156.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:45    314s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4156.9M, EPOCH TIME: 1679630625.471773
[03/24 00:03:45    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    314s] 
[03/24 00:03:45    314s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:45    314s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:4188.9M, EPOCH TIME: 1679630625.491249
[03/24 00:03:45    314s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:45    314s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    315s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4187.4M, EPOCH TIME: 1679630625.573744
[03/24 00:03:45    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:45    315s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4188.9M, EPOCH TIME: 1679630625.589482
[03/24 00:03:45    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:45    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    315s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2965.8M, totSessionCpu=0:05:15 **
[03/24 00:03:45    315s] Executing marking Critical Nets1
[03/24 00:03:45    315s] **INFO: flowCheckPoint #16 OptimizationRecovery
[03/24 00:03:45    315s] *** Timing Is met
[03/24 00:03:45    315s] *** Check timing (0:00:00.0)
[03/24 00:03:45    315s] Running postRoute recovery in postEcoRoute mode
[03/24 00:03:45    315s] **optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2965.8M, totSessionCpu=0:05:15 **
[03/24 00:03:45    315s]   Timing/DRV Snapshot: (TGT)
[03/24 00:03:45    315s]      Weighted WNS: 0.000
[03/24 00:03:45    315s]       All  PG WNS: 0.000
[03/24 00:03:45    315s]       High PG WNS: 0.000
[03/24 00:03:45    315s]       All  PG TNS: 0.000
[03/24 00:03:45    315s]       High PG TNS: 0.000
[03/24 00:03:45    315s]       Low  PG TNS: 0.000
[03/24 00:03:45    315s]          Tran DRV: 0 (0)
[03/24 00:03:45    315s]           Cap DRV: 0 (0)
[03/24 00:03:45    315s]        Fanout DRV: 0 (12)
[03/24 00:03:45    315s]            Glitch: 0 (0)
[03/24 00:03:45    315s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s] Checking setup slack degradation ...
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s] Recovery Manager:
[03/24 00:03:45    315s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/24 00:03:45    315s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/24 00:03:45    315s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/24 00:03:45    315s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s] Checking DRV degradation...
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s] Recovery Manager:
[03/24 00:03:45    315s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:45    315s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:45    315s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:45    315s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:03:45    315s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3932.98M, totSessionCpu=0:05:15).
[03/24 00:03:45    315s] **optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2965.8M, totSessionCpu=0:05:15 **
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s] Latch borrow mode reset to max_borrow
[03/24 00:03:45    315s] **INFO: flowCheckPoint #17 FinalSummary
[03/24 00:03:45    315s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/24 00:03:45    315s] **optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2964.5M, totSessionCpu=0:05:15 **
[03/24 00:03:45    315s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3895.5M, EPOCH TIME: 1679630625.800483
[03/24 00:03:45    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:45    315s] 
[03/24 00:03:45    315s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:45    315s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:3927.5M, EPOCH TIME: 1679630625.826574
[03/24 00:03:45    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:45    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    315s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:3936.0M, EPOCH TIME: 1679630628.434854
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:48    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.021, MEM:3937.5M, EPOCH TIME: 1679630628.455457
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:3937.5M, EPOCH TIME: 1679630628.463901
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:48    316s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:3937.5M, EPOCH TIME: 1679630628.489731
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] **optDesign ... cpu = 0:00:17, real = 0:00:15, mem = 2967.3M, totSessionCpu=0:05:16 **
[03/24 00:03:48    316s]  ReSet Options after AAE Based Opt flow 
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:48    316s] Deleting Lib Analyzer.
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:48    316s] *** Finished optDesign ***
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:17.0 real=0:00:15.1)
[03/24 00:03:48    316s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:48    316s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.2 real=0:00:03.1)
[03/24 00:03:48    316s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[03/24 00:03:48    316s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:48    316s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.5 real=0:00:01.2)
[03/24 00:03:48    316s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.6 real=0:00:01.4)
[03/24 00:03:48    316s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:02.7 real=0:00:02.4)
[03/24 00:03:48    316s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/24 00:03:48    316s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.1 real=0:00:01.1)
[03/24 00:03:48    316s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.4 real=0:00:01.2)
[03/24 00:03:48    316s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:48    316s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/24 00:03:48    316s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:48    316s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:48    316s] Info: Destroy the CCOpt slew target map.
[03/24 00:03:48    316s] clean pInstBBox. size 0
[03/24 00:03:48    316s] All LLGs are deleted
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3929.5M, EPOCH TIME: 1679630628.564876
[03/24 00:03:48    316s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3929.5M, EPOCH TIME: 1679630628.564978
[03/24 00:03:48    316s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:03:48    316s] *** optDesign #5 [finish] : cpu/real = 0:00:16.8/0:00:15.1 (1.1), totSession cpu/real = 0:05:16.1/0:19:47.5 (0.3), mem = 3929.5M
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] =============================================================================================
[03/24 00:03:48    316s]  Final TAT Report : optDesign #5                                                21.14-s109_1
[03/24 00:03:48    316s] =============================================================================================
[03/24 00:03:48    316s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:48    316s] ---------------------------------------------------------------------------------------------
[03/24 00:03:48    316s] [ InitOpt                ]      1   0:00:01.0  (   6.7 % )     0:00:01.1 /  0:00:01.4    1.2
[03/24 00:03:48    316s] [ WnsOpt                 ]      1   0:00:01.4  (   9.4 % )     0:00:01.4 /  0:00:01.6    1.1
[03/24 00:03:48    316s] [ DrvOpt                 ]      1   0:00:01.3  (   8.4 % )     0:00:01.3 /  0:00:01.3    1.1
[03/24 00:03:48    316s] [ ViewPruning            ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:48    316s] [ LayerAssignment        ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/24 00:03:48    316s] [ OptSummaryReport       ]      5   0:00:00.3  (   2.3 % )     0:00:03.2 /  0:00:01.4    0.4
[03/24 00:03:48    316s] [ DrvReport              ]      9   0:00:02.5  (  16.8 % )     0:00:02.5 /  0:00:00.5    0.2
[03/24 00:03:48    316s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:03:48    316s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.7 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:03:48    316s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:48    316s] [ RefinePlace            ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.5
[03/24 00:03:48    316s] [ ClockDrv               ]      1   0:00:01.2  (   7.8 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:03:48    316s] [ EcoRoute               ]      1   0:00:01.1  (   7.2 % )     0:00:01.1 /  0:00:02.1    2.0
[03/24 00:03:48    316s] [ ExtractRC              ]      2   0:00:03.1  (  20.5 % )     0:00:03.1 /  0:00:03.1    1.0
[03/24 00:03:48    316s] [ TimingUpdate           ]     20   0:00:01.0  (   6.4 % )     0:00:01.3 /  0:00:03.1    2.3
[03/24 00:03:48    316s] [ FullDelayCalc          ]      2   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:01.2    3.2
[03/24 00:03:48    316s] [ TimingReport           ]      5   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.4    2.1
[03/24 00:03:48    316s] [ GenerateReports        ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    0.8
[03/24 00:03:48    316s] [ MISC                   ]          0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[03/24 00:03:48    316s] ---------------------------------------------------------------------------------------------
[03/24 00:03:48    316s]  optDesign #5 TOTAL                 0:00:15.1  ( 100.0 % )     0:00:15.1 /  0:00:16.8    1.1
[03/24 00:03:48    316s] ---------------------------------------------------------------------------------------------
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] <CMD> optDesign -postRoute -setup -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/24 00:03:48    316s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2955.8M, totSessionCpu=0:05:16 **
[03/24 00:03:48    316s] *** optDesign #6 [begin] : totSession cpu/real = 0:05:16.1/0:19:47.5 (0.3), mem = 3923.5M
[03/24 00:03:48    316s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:03:48    316s] GigaOpt running with 6 threads.
[03/24 00:03:48    316s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:05:16.1/0:19:47.5 (0.3), mem = 3923.5M
[03/24 00:03:48    316s] **INFO: User settings:
[03/24 00:03:48    316s] setNanoRouteMode -drouteAntennaFactor                           1
[03/24 00:03:48    316s] setNanoRouteMode -drouteAutoStop                                false
[03/24 00:03:48    316s] setNanoRouteMode -drouteFixAntenna                              true
[03/24 00:03:48    316s] setNanoRouteMode -drouteOnGridOnly                              none
[03/24 00:03:48    316s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/24 00:03:48    316s] setNanoRouteMode -drouteStartIteration                          0
[03/24 00:03:48    316s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/24 00:03:48    316s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/24 00:03:48    316s] setNanoRouteMode -extractDesignSignature                        133228957
[03/24 00:03:48    316s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/24 00:03:48    316s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/24 00:03:48    316s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/24 00:03:48    316s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/24 00:03:48    316s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/24 00:03:48    316s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/24 00:03:48    316s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/24 00:03:48    316s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/24 00:03:48    316s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/24 00:03:48    316s] setNanoRouteMode -routeSiEffort                                 max
[03/24 00:03:48    316s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/24 00:03:48    316s] setNanoRouteMode -routeWithSiDriven                             true
[03/24 00:03:48    316s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/24 00:03:48    316s] setNanoRouteMode -routeWithTimingDriven                         true
[03/24 00:03:48    316s] setNanoRouteMode -routeWithViaInPin                             true
[03/24 00:03:48    316s] setNanoRouteMode -timingEngine                                  .timing_file_406155.tif.gz
[03/24 00:03:48    316s] setDesignMode -process                                          130
[03/24 00:03:48    316s] setExtractRCMode -coupled                                       true
[03/24 00:03:48    316s] setExtractRCMode -coupling_c_th                                 0.4
[03/24 00:03:48    316s] setExtractRCMode -effortLevel                                   medium
[03/24 00:03:48    316s] setExtractRCMode -engine                                        postRoute
[03/24 00:03:48    316s] setExtractRCMode -noCleanRCDB                                   true
[03/24 00:03:48    316s] setExtractRCMode -nrNetInMemory                                 100000
[03/24 00:03:48    316s] setExtractRCMode -relative_c_th                                 1
[03/24 00:03:48    316s] setExtractRCMode -total_c_th                                    0
[03/24 00:03:48    316s] setDelayCalMode -enable_high_fanout                             true
[03/24 00:03:48    316s] setDelayCalMode -engine                                         aae
[03/24 00:03:48    316s] setDelayCalMode -ignoreNetLoad                                  false
[03/24 00:03:48    316s] setDelayCalMode -reportOutBound                                 true
[03/24 00:03:48    316s] setDelayCalMode -SIAware                                        true
[03/24 00:03:48    316s] setDelayCalMode -socv_accuracy_mode                             low
[03/24 00:03:48    316s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/24 00:03:48    316s] setOptMode -addInst                                             true
[03/24 00:03:48    316s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/24 00:03:48    316s] setOptMode -allEndPoints                                        true
[03/24 00:03:48    316s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/24 00:03:48    316s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/24 00:03:48    316s] setOptMode -deleteInst                                          true
[03/24 00:03:48    316s] setOptMode -drcMargin                                           0.1
[03/24 00:03:48    316s] setOptMode -effort                                              high
[03/24 00:03:48    316s] setOptMode -fixDrc                                              true
[03/24 00:03:48    316s] setOptMode -fixFanoutLoad                                       true
[03/24 00:03:48    316s] setOptMode -holdTargetSlack                                     0.05
[03/24 00:03:48    316s] setOptMode -maxLength                                           1000
[03/24 00:03:48    316s] setOptMode -optimizeFF                                          true
[03/24 00:03:48    316s] setOptMode -preserveAllSequential                               false
[03/24 00:03:48    316s] setOptMode -restruct                                            false
[03/24 00:03:48    316s] setOptMode -setupTargetSlack                                    0.05
[03/24 00:03:48    316s] setOptMode -usefulSkew                                          false
[03/24 00:03:48    316s] setOptMode -usefulSkewCTS                                       true
[03/24 00:03:48    316s] setSIMode -separate_delta_delay_on_data                         true
[03/24 00:03:48    316s] setPlaceMode -place_global_max_density                          0.8
[03/24 00:03:48    316s] setPlaceMode -place_global_uniform_density                      true
[03/24 00:03:48    316s] setPlaceMode -timingDriven                                      true
[03/24 00:03:48    316s] setAnalysisMode -analysisType                                   onChipVariation
[03/24 00:03:48    316s] setAnalysisMode -checkType                                      setup
[03/24 00:03:48    316s] setAnalysisMode -clkSrcPath                                     true
[03/24 00:03:48    316s] setAnalysisMode -clockPropagation                               sdcControl
[03/24 00:03:48    316s] setAnalysisMode -cppr                                           both
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:48    316s] Summary for sequential cells identification: 
[03/24 00:03:48    316s]   Identified SBFF number: 112
[03/24 00:03:48    316s]   Identified MBFF number: 0
[03/24 00:03:48    316s]   Identified SB Latch number: 0
[03/24 00:03:48    316s]   Identified MB Latch number: 0
[03/24 00:03:48    316s]   Not identified SBFF number: 8
[03/24 00:03:48    316s]   Not identified MBFF number: 0
[03/24 00:03:48    316s]   Not identified SB Latch number: 0
[03/24 00:03:48    316s]   Not identified MB Latch number: 0
[03/24 00:03:48    316s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:48    316s]  Visiting view : setupAnalysis
[03/24 00:03:48    316s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:48    316s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:48    316s]  Visiting view : holdAnalysis
[03/24 00:03:48    316s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:48    316s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:48    316s] TLC MultiMap info (StdDelay):
[03/24 00:03:48    316s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:48    316s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:48    316s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:48    316s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:48    316s]  Setting StdDelay to: 22.7ps
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:48    316s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:03:48    316s] OPERPROF: Starting DPlace-Init at level 1, MEM:3927.5M, EPOCH TIME: 1679630628.632034
[03/24 00:03:48    316s] Processing tracks to init pin-track alignment.
[03/24 00:03:48    316s] z: 2, totalTracks: 1
[03/24 00:03:48    316s] z: 4, totalTracks: 1
[03/24 00:03:48    316s] z: 6, totalTracks: 1
[03/24 00:03:48    316s] z: 8, totalTracks: 1
[03/24 00:03:48    316s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:48    316s] All LLGs are deleted
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3927.5M, EPOCH TIME: 1679630628.636142
[03/24 00:03:48    316s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3927.5M, EPOCH TIME: 1679630628.636414
[03/24 00:03:48    316s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3927.5M, EPOCH TIME: 1679630628.637197
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3991.5M, EPOCH TIME: 1679630628.642883
[03/24 00:03:48    316s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:48    316s] Core basic site is IBM13SITE
[03/24 00:03:48    316s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3991.5M, EPOCH TIME: 1679630628.659039
[03/24 00:03:48    316s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:48    316s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:48    316s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.006, MEM:4023.5M, EPOCH TIME: 1679630628.664734
[03/24 00:03:48    316s] Fast DP-INIT is on for default
[03/24 00:03:48    316s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:03:48    316s] Atter site array init, number of instance map data is 0.
[03/24 00:03:48    316s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.027, REAL:0.024, MEM:4023.5M, EPOCH TIME: 1679630628.666862
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:48    316s] OPERPROF:     Starting CMU at level 3, MEM:4023.5M, EPOCH TIME: 1679630628.667574
[03/24 00:03:48    316s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.004, MEM:4023.5M, EPOCH TIME: 1679630628.671122
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:03:48    316s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.039, REAL:0.035, MEM:3927.5M, EPOCH TIME: 1679630628.672579
[03/24 00:03:48    316s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3927.5M, EPOCH TIME: 1679630628.672753
[03/24 00:03:48    316s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.003, MEM:3927.5M, EPOCH TIME: 1679630628.675961
[03/24 00:03:48    316s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3927.5MB).
[03/24 00:03:48    316s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:3927.5M, EPOCH TIME: 1679630628.677373
[03/24 00:03:48    316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3927.5M, EPOCH TIME: 1679630628.677537
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:48    316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.005, MEM:3923.5M, EPOCH TIME: 1679630628.682445
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] Creating Lib Analyzer ...
[03/24 00:03:48    316s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:48    316s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:48    316s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:48    316s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:48    316s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:48    316s] 
[03/24 00:03:48    316s] {RT rc-typ 0 4 4 0}
[03/24 00:03:49    317s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:17 mem=3929.5M
[03/24 00:03:49    317s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:17 mem=3929.5M
[03/24 00:03:49    317s] Creating Lib Analyzer, finished. 
[03/24 00:03:49    317s] Effort level <high> specified for reg2reg path_group
[03/24 00:03:49    317s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2967.2M, totSessionCpu=0:05:17 **
[03/24 00:03:49    317s] Existing Dirty Nets : 0
[03/24 00:03:49    317s] New Signature Flow (optDesignCheckOptions) ....
[03/24 00:03:49    317s] #Taking db snapshot
[03/24 00:03:49    317s] #Taking db snapshot ... done
[03/24 00:03:49    317s] OPERPROF: Starting checkPlace at level 1, MEM:3907.5M, EPOCH TIME: 1679630629.511916
[03/24 00:03:49    317s] Processing tracks to init pin-track alignment.
[03/24 00:03:49    317s] z: 2, totalTracks: 1
[03/24 00:03:49    317s] z: 4, totalTracks: 1
[03/24 00:03:49    317s] z: 6, totalTracks: 1
[03/24 00:03:49    317s] z: 8, totalTracks: 1
[03/24 00:03:49    317s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:49    317s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3907.5M, EPOCH TIME: 1679630629.514316
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:49    317s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.021, REAL:0.020, MEM:3939.5M, EPOCH TIME: 1679630629.534483
[03/24 00:03:49    317s] Begin checking placement ... (start mem=3907.5M, init mem=3939.5M)
[03/24 00:03:49    317s] Begin checking exclusive groups violation ...
[03/24 00:03:49    317s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:03:49    317s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] Running CheckPlace using 6 threads!...
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] ...checkPlace MT is done!
[03/24 00:03:49    317s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3939.5M, EPOCH TIME: 1679630629.553227
[03/24 00:03:49    317s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:3939.5M, EPOCH TIME: 1679630629.555323
[03/24 00:03:49    317s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:03:49    317s] *info: Unplaced = 0           
[03/24 00:03:49    317s] Placement Density:30.60%(34428/112493)
[03/24 00:03:49    317s] Placement Density (including fixed std cells):30.60%(34428/112493)
[03/24 00:03:49    317s] All LLGs are deleted
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3939.5M, EPOCH TIME: 1679630629.557176
[03/24 00:03:49    317s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:3939.5M, EPOCH TIME: 1679630629.557436
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3939.5M)
[03/24 00:03:49    317s] OPERPROF: Finished checkPlace at level 1, CPU:0.074, REAL:0.047, MEM:3939.5M, EPOCH TIME: 1679630629.558516
[03/24 00:03:49    317s]  Initial DC engine is -> aae
[03/24 00:03:49    317s]  
[03/24 00:03:49    317s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/24 00:03:49    317s]  
[03/24 00:03:49    317s]  
[03/24 00:03:49    317s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/24 00:03:49    317s]  
[03/24 00:03:49    317s] Reset EOS DB
[03/24 00:03:49    317s] Ignoring AAE DB Resetting ...
[03/24 00:03:49    317s]  Set Options for AAE Based Opt flow 
[03/24 00:03:49    317s] *** optDesign -postRoute ***
[03/24 00:03:49    317s] DRC Margin: user margin 0.1; extra margin 0
[03/24 00:03:49    317s] Setup Target Slack: user slack 0.05
[03/24 00:03:49    317s] Hold Target Slack: user slack 0.05
[03/24 00:03:49    317s] All LLGs are deleted
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3939.5M, EPOCH TIME: 1679630629.570289
[03/24 00:03:49    317s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:3939.5M, EPOCH TIME: 1679630629.570575
[03/24 00:03:49    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3939.5M, EPOCH TIME: 1679630629.571394
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4003.5M, EPOCH TIME: 1679630629.579993
[03/24 00:03:49    317s] Max number of tech site patterns supported in site array is 256.
[03/24 00:03:49    317s] Core basic site is IBM13SITE
[03/24 00:03:49    317s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4003.5M, EPOCH TIME: 1679630629.591717
[03/24 00:03:49    317s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:03:49    317s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:03:49    317s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.006, REAL:0.005, MEM:4035.5M, EPOCH TIME: 1679630629.596738
[03/24 00:03:49    317s] Fast DP-INIT is on for default
[03/24 00:03:49    317s] Atter site array init, number of instance map data is 0.
[03/24 00:03:49    317s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:4035.5M, EPOCH TIME: 1679630629.598711
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:49    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.029, MEM:3939.5M, EPOCH TIME: 1679630629.600625
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] Multi-VT timing optimization disabled based on library information.
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:49    317s] Deleting Lib Analyzer.
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:49    317s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:49    317s] Summary for sequential cells identification: 
[03/24 00:03:49    317s]   Identified SBFF number: 112
[03/24 00:03:49    317s]   Identified MBFF number: 0
[03/24 00:03:49    317s]   Identified SB Latch number: 0
[03/24 00:03:49    317s]   Identified MB Latch number: 0
[03/24 00:03:49    317s]   Not identified SBFF number: 8
[03/24 00:03:49    317s]   Not identified MBFF number: 0
[03/24 00:03:49    317s]   Not identified SB Latch number: 0
[03/24 00:03:49    317s]   Not identified MB Latch number: 0
[03/24 00:03:49    317s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:49    317s]  Visiting view : setupAnalysis
[03/24 00:03:49    317s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:49    317s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:49    317s]  Visiting view : holdAnalysis
[03/24 00:03:49    317s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:49    317s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:49    317s] TLC MultiMap info (StdDelay):
[03/24 00:03:49    317s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:49    317s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:49    317s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:49    317s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:49    317s]  Setting StdDelay to: 22.7ps
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:49    317s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:05:17.5/0:19:48.6 (0.3), mem = 3939.5M
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] =============================================================================================
[03/24 00:03:49    317s]  Step TAT Report : InitOpt #1 / optDesign #6                                    21.14-s109_1
[03/24 00:03:49    317s] =============================================================================================
[03/24 00:03:49    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:49    317s] ---------------------------------------------------------------------------------------------
[03/24 00:03:49    317s] [ CellServerInit         ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:03:49    317s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  64.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:03:49    317s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:49    317s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:49    317s] [ CheckPlace             ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:49    317s] [ TimingUpdate           ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    4.0
[03/24 00:03:49    317s] [ MISC                   ]          0:00:00.3  (  25.7 % )     0:00:00.3 /  0:00:00.4    1.3
[03/24 00:03:49    317s] ---------------------------------------------------------------------------------------------
[03/24 00:03:49    317s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:03:49    317s] ---------------------------------------------------------------------------------------------
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s] ** INFO : this run is activating 'postRoute' automaton
[03/24 00:03:49    317s] **INFO: flowCheckPoint #18 InitialSummary
[03/24 00:03:49    317s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 3939.469M)
[03/24 00:03:49    317s] tQuantus: Use design signature to decide re-extraction is ON
[03/24 00:03:49    317s] #Start Inst Signature in MT(0)
[03/24 00:03:49    317s] #Start Net Signature in MT(63667255)
[03/24 00:03:49    317s] #Calculate SNet Signature in MT (76073860)
[03/24 00:03:49    317s] #Run time and memory report for RC extraction:
[03/24 00:03:49    317s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:03:49    317s] #Run Statistics for snet signature:
[03/24 00:03:49    317s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.22.
[03/24 00:03:49    317s] #    Increased memory =     0.00 (MB), total memory =  2960.64 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:49    317s] #Run Statistics for Net Final Signature:
[03/24 00:03:49    317s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:49    317s] #   Increased memory =     0.00 (MB), total memory =  2960.64 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:49    317s] #Run Statistics for Net launch:
[03/24 00:03:49    317s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.62/6, scale score = 0.60.
[03/24 00:03:49    317s] #    Increased memory =     0.00 (MB), total memory =  2960.64 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:49    317s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:03:49    317s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:03:49    317s] #   Increased memory =     0.00 (MB), total memory =  2960.64 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:49    317s] #Run Statistics for net signature:
[03/24 00:03:49    317s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.53/6, scale score = 0.42.
[03/24 00:03:49    317s] #    Increased memory =     0.00 (MB), total memory =  2960.64 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:49    317s] #Run Statistics for inst signature:
[03/24 00:03:49    317s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/6, scale score = 0.23.
[03/24 00:03:49    317s] #    Increased memory =    -7.43 (MB), total memory =  2960.64 (MB), peak memory =  3185.60 (MB)
[03/24 00:03:49    317s] tQuantus: Original signature = 133228957, new signature = 133228957
[03/24 00:03:49    317s] tQuantus: Design is clean by design signature
[03/24 00:03:49    317s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d' for reading (mem: 3931.469M)
[03/24 00:03:49    317s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 3931.469M)
[03/24 00:03:49    317s] The design is extracted. Skipping TQuantus.
[03/24 00:03:49    317s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d' for reading (mem: 3931.469M)
[03/24 00:03:49    317s] Reading RCDB with compressed RC data.
[03/24 00:03:49    317s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3933.5M)
[03/24 00:03:49    317s] End AAE Lib Interpolated Model. (MEM=3933.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:49    317s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3933.5M, EPOCH TIME: 1679630629.738989
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:49    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:3933.5M, EPOCH TIME: 1679630629.757811
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4119.9M, EPOCH TIME: 1679630629.861073
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] 
[03/24 00:03:49    317s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:49    317s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:4121.4M, EPOCH TIME: 1679630629.885280
[03/24 00:03:49    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:49    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:49    317s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2958.7M, totSessionCpu=0:05:18 **
[03/24 00:03:49    317s] OPTC: m1 20.0 20.0
[03/24 00:03:49    317s] Setting latch borrow mode to budget during optimization.
[03/24 00:03:50    318s] Info: Done creating the CCOpt slew target map.
[03/24 00:03:50    318s] **INFO: flowCheckPoint #19 OptimizationPass1
[03/24 00:03:50    318s] Glitch fixing enabled
[03/24 00:03:50    318s] *** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:05:18.1/0:19:48.9 (0.3), mem = 3899.4M
[03/24 00:03:50    318s] Running CCOpt-PRO on entire clock network
[03/24 00:03:50    318s] Net route status summary:
[03/24 00:03:50    318s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:50    318s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:50    318s] Clock tree cells fixed by user: 0 out of 17 (0%)
[03/24 00:03:50    318s] PRO...
[03/24 00:03:50    318s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/24 00:03:50    318s] Initializing clock structures...
[03/24 00:03:50    318s]   Creating own balancer
[03/24 00:03:50    318s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/24 00:03:50    318s]   Removing CTS place status from clock tree and sinks.
[03/24 00:03:50    318s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[03/24 00:03:50    318s]   Initializing legalizer
[03/24 00:03:50    318s]   Using cell based legalization.
[03/24 00:03:50    318s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:03:50    318s] OPERPROF: Starting DPlace-Init at level 1, MEM:3899.4M, EPOCH TIME: 1679630630.040860
[03/24 00:03:50    318s] Processing tracks to init pin-track alignment.
[03/24 00:03:50    318s] z: 2, totalTracks: 1
[03/24 00:03:50    318s] z: 4, totalTracks: 1
[03/24 00:03:50    318s] z: 6, totalTracks: 1
[03/24 00:03:50    318s] z: 8, totalTracks: 1
[03/24 00:03:50    318s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:50    318s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3899.4M, EPOCH TIME: 1679630630.045471
[03/24 00:03:50    318s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:50    318s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:50    318s] 
[03/24 00:03:50    318s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:50    318s] 
[03/24 00:03:50    318s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:50    318s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:3931.4M, EPOCH TIME: 1679630630.064514
[03/24 00:03:50    318s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3931.4M, EPOCH TIME: 1679630630.064620
[03/24 00:03:50    318s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3931.4M, EPOCH TIME: 1679630630.066879
[03/24 00:03:50    318s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3931.4MB).
[03/24 00:03:50    318s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.028, REAL:0.026, MEM:3931.4M, EPOCH TIME: 1679630630.067334
[03/24 00:03:50    318s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:50    318s] (I)      Default pattern map key = PE_top_default.
[03/24 00:03:50    318s] (I)      Load db... (mem=3931.4M)
[03/24 00:03:50    318s] (I)      Read data from FE... (mem=3931.4M)
[03/24 00:03:50    318s] (I)      Number of ignored instance 0
[03/24 00:03:50    318s] (I)      Number of inbound cells 0
[03/24 00:03:50    318s] (I)      Number of opened ILM blockages 0
[03/24 00:03:50    318s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/24 00:03:50    318s] (I)      numMoveCells=1900, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/24 00:03:50    318s] (I)      cell height: 3600, count: 2616
[03/24 00:03:50    318s] (I)      Read rows... (mem=3931.4M)
[03/24 00:03:50    318s] (I)      rowRegion is not equal to core box, resetting core box
[03/24 00:03:50    318s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/24 00:03:50    318s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/24 00:03:50    318s] (I)      Done Read rows (cpu=0.000s, mem=3931.4M)
[03/24 00:03:50    318s] (I)      Done Read data from FE (cpu=0.003s, mem=3931.4M)
[03/24 00:03:50    318s] (I)      Done Load db (cpu=0.003s, mem=3931.4M)
[03/24 00:03:50    318s] (I)      Constructing placeable region... (mem=3931.4M)
[03/24 00:03:50    318s] (I)      Constructing bin map
[03/24 00:03:50    318s] (I)      Initialize bin information with width=36000 height=36000
[03/24 00:03:50    318s] (I)      Done constructing bin map
[03/24 00:03:50    318s] (I)      Compute region effective width... (mem=3931.4M)
[03/24 00:03:50    318s] (I)      Done Compute region effective width (cpu=0.000s, mem=3931.4M)
[03/24 00:03:50    318s] (I)      Done Constructing placeable region (cpu=0.001s, mem=3931.4M)
[03/24 00:03:50    318s]   Legalizer reserving space for clock trees
[03/24 00:03:50    318s]   Accumulated time to calculate placeable region: 0.0956
[03/24 00:03:50    318s]   Accumulated time to calculate placeable region: 0.0956
[03/24 00:03:50    318s]   Accumulated time to calculate placeable region: 0.0957
[03/24 00:03:50    318s]   Reconstructing clock tree datastructures, skew aware...
[03/24 00:03:50    318s]     Validating CTS configuration...
[03/24 00:03:50    318s]     Checking module port directions...
[03/24 00:03:50    318s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:50    318s]     Non-default CCOpt properties:
[03/24 00:03:50    318s]       Public non-default CCOpt properties:
[03/24 00:03:50    318s]         adjacent_rows_legal: true (default: false)
[03/24 00:03:50    318s]         cell_density is set for at least one object
[03/24 00:03:50    318s]         cell_halo_rows: 0 (default: 1)
[03/24 00:03:50    318s]         cell_halo_sites: 0 (default: 4)
[03/24 00:03:50    318s]         primary_delay_corner: worstDelay (default: )
[03/24 00:03:50    318s]         route_type is set for at least one object
[03/24 00:03:50    318s]         source_driver is set for at least one object
[03/24 00:03:50    318s]         target_insertion_delay is set for at least one object
[03/24 00:03:50    318s]         target_max_trans is set for at least one object
[03/24 00:03:50    318s]         target_max_trans_sdc is set for at least one object
[03/24 00:03:50    318s]         target_skew is set for at least one object
[03/24 00:03:50    318s]         target_skew_wire is set for at least one object
[03/24 00:03:50    318s]         use_inverters is set for at least one object
[03/24 00:03:50    318s]       Private non-default CCOpt properties:
[03/24 00:03:50    318s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/24 00:03:50    318s]         clock_nets_detailed_routed: 1 (default: false)
[03/24 00:03:50    318s]         cluster_when_starting_skewing: 1 (default: false)
[03/24 00:03:50    318s]         force_design_routing_status: 1 (default: auto)
[03/24 00:03:50    318s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/24 00:03:50    318s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/24 00:03:50    318s]         r2r_iterations: 5 (default: 1)
[03/24 00:03:50    318s]     Route type trimming info:
[03/24 00:03:50    318s]       No route type modifications were made.
[03/24 00:03:50    318s] End AAE Lib Interpolated Model. (MEM=3934.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0957
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0958
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0958
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0958
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0959
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0959
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0959
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.096
[03/24 00:03:50    318s] (I)      Initializing Steiner engine. 
[03/24 00:03:50    318s] (I)      ================== Layers ==================
[03/24 00:03:50    318s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:50    318s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:03:50    318s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:50    318s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:03:50    318s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:03:50    318s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:50    318s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:03:50    318s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:03:50    318s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/24 00:03:50    318s]     Original list had 8 cells:
[03/24 00:03:50    318s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:50    318s]     Library trimming was not able to trim any cells:
[03/24 00:03:50    318s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0966
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0967
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.0969
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.111
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.124
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.143
[03/24 00:03:50    318s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/24 00:03:50    318s]     Original list had 9 cells:
[03/24 00:03:50    318s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/24 00:03:50    318s]     New trimmed list has 8 cells:
[03/24 00:03:50    318s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.144
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.144
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.144
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.145
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.145
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.152
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.152
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.162
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.162
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.162
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.163
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.162
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.163
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.163
[03/24 00:03:50    318s] Accumulated time to calculate placeable region: 0.163
[03/24 00:03:50    318s]     Accumulated time to calculate placeable region: 0.163
[03/24 00:03:50    319s]     Clock tree balancer configuration for clock_tree clk:
[03/24 00:03:50    319s]     Non-default CCOpt properties:
[03/24 00:03:50    319s]       Public non-default CCOpt properties:
[03/24 00:03:50    319s]         cell_density: 1 (default: 0.75)
[03/24 00:03:50    319s]         route_type (leaf): default_route_type_leaf (default: default)
[03/24 00:03:50    319s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/24 00:03:50    319s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/24 00:03:50    319s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/24 00:03:50    319s]         use_inverters: true (default: auto)
[03/24 00:03:50    319s]       No private non-default CCOpt properties
[03/24 00:03:50    319s]     For power domain auto-default:
[03/24 00:03:50    319s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:03:50    319s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/24 00:03:50    319s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/24 00:03:50    319s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/24 00:03:50    319s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
[03/24 00:03:50    319s]     Top Routing info:
[03/24 00:03:50    319s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:03:50    319s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:03:50    319s]     Trunk Routing info:
[03/24 00:03:50    319s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:50    319s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:50    319s]     Leaf Routing info:
[03/24 00:03:50    319s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:50    319s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:50    319s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/24 00:03:50    319s]       Slew time target (leaf):    0.100ns
[03/24 00:03:50    319s]       Slew time target (trunk):   0.100ns
[03/24 00:03:50    319s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/24 00:03:50    319s]       Buffer unit delay: 0.084ns
[03/24 00:03:50    319s]       Buffer max distance: 540.378um
[03/24 00:03:50    319s]     Fastest wire driving cells and distances:
[03/24 00:03:50    319s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/24 00:03:50    319s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/24 00:03:50    319s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/24 00:03:50    319s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Logic Sizing Table:
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     ----------------------------------------------------------
[03/24 00:03:50    319s]     Cell    Instance count    Source    Eligible library cells
[03/24 00:03:50    319s]     ----------------------------------------------------------
[03/24 00:03:50    319s]       (empty table)
[03/24 00:03:50    319s]     ----------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:03:50    319s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:50    319s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/24 00:03:50    319s]       Sources:                     pin clk
[03/24 00:03:50    319s]       Total number of sinks:       716
[03/24 00:03:50    319s]       Delay constrained sinks:     716
[03/24 00:03:50    319s]       Constrains:                  default
[03/24 00:03:50    319s]       Non-leaf sinks:              0
[03/24 00:03:50    319s]       Ignore pins:                 0
[03/24 00:03:50    319s]      Timing corner worstDelay:setup.late:
[03/24 00:03:50    319s]       Skew target:                 0.100ns
[03/24 00:03:50    319s]       Insertion delay target:      0.100ns
[03/24 00:03:50    319s]     Primary reporting skew groups are:
[03/24 00:03:50    319s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Clock DAG stats initial state:
[03/24 00:03:50    319s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:50    319s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:50    319s]       misc counts      : r=1, pp=0
[03/24 00:03:50    319s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:50    319s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:50    319s]     Clock DAG library cell distribution initial state {count}:
[03/24 00:03:50    319s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:50    319s]     Clock DAG hash initial state: 2098590881696194709 15159973724261800490
[03/24 00:03:50    319s]     CTS services accumulated run-time stats initial state:
[03/24 00:03:50    319s]       delay calculator: calls=35902, total_wall_time=1.129s, mean_wall_time=0.031ms
[03/24 00:03:50    319s]       legalizer: calls=1952, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:50    319s]       steiner router: calls=31839, total_wall_time=0.677s, mean_wall_time=0.021ms
[03/24 00:03:50    319s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:03:50    319s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:50    319s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     M1       N            H          0.317         0.288         0.091
[03/24 00:03:50    319s]     M2       Y            V          0.186         0.327         0.061
[03/24 00:03:50    319s]     M3       Y            H          0.186         0.328         0.061
[03/24 00:03:50    319s]     M4       Y            V          0.186         0.327         0.061
[03/24 00:03:50    319s]     M5       N            H          0.186         0.328         0.061
[03/24 00:03:50    319s]     M6       N            V          0.181         0.323         0.058
[03/24 00:03:50    319s]     MQ       N            H          0.075         0.283         0.021
[03/24 00:03:50    319s]     LM       N            V          0.068         0.289         0.020
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:50    319s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Layer information for route type default_route_type_leaf:
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:50    319s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     M1       N            H          0.317         0.213         0.068
[03/24 00:03:50    319s]     M2       N            V          0.186         0.267         0.050
[03/24 00:03:50    319s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:03:50    319s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:03:50    319s]     M5       N            H          0.186         0.263         0.049
[03/24 00:03:50    319s]     M6       N            V          0.181         0.254         0.046
[03/24 00:03:50    319s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:03:50    319s]     LM       N            V          0.068         0.231         0.016
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:03:50    319s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Layer information for route type default_route_type_nonleaf:
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:03:50    319s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     M1       N            H          0.317         0.213         0.068
[03/24 00:03:50    319s]     M2       N            V          0.186         0.267         0.050
[03/24 00:03:50    319s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:03:50    319s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:03:50    319s]     M5       N            H          0.186         0.263         0.049
[03/24 00:03:50    319s]     M6       N            V          0.181         0.254         0.046
[03/24 00:03:50    319s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:03:50    319s]     LM       N            V          0.068         0.231         0.016
[03/24 00:03:50    319s]     --------------------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Via selection for estimated routes (rule default):
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     ------------------------------------------------------------
[03/24 00:03:50    319s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/24 00:03:50    319s]     Range                (Ohm)    (fF)     (fs)     Only
[03/24 00:03:50    319s]     ------------------------------------------------------------
[03/24 00:03:50    319s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/24 00:03:50    319s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/24 00:03:50    319s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/24 00:03:50    319s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/24 00:03:50    319s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/24 00:03:50    319s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/24 00:03:50    319s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/24 00:03:50    319s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/24 00:03:50    319s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/24 00:03:50    319s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/24 00:03:50    319s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/24 00:03:50    319s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/24 00:03:50    319s]     ------------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/24 00:03:50    319s]     No ideal or dont_touch nets found in the clock tree
[03/24 00:03:50    319s]     No dont_touch hnets found in the clock tree
[03/24 00:03:50    319s]     No dont_touch hpins found in the clock network.
[03/24 00:03:50    319s]     Checking for illegal sizes of clock logic instances...
[03/24 00:03:50    319s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Filtering reasons for cell type: buffer
[03/24 00:03:50    319s]     =======================================
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:50    319s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:03:50    319s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:50    319s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/24 00:03:50    319s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Filtering reasons for cell type: inverter
[03/24 00:03:50    319s]     =========================================
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:50    319s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:03:50    319s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:50    319s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/24 00:03:50    319s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/24 00:03:50    319s]                                                                     INVXLTR }
[03/24 00:03:50    319s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     
[03/24 00:03:50    319s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/24 00:03:50    319s]     CCOpt configuration status: all checks passed.
[03/24 00:03:50    319s]   Reconstructing clock tree datastructures, skew aware done.
[03/24 00:03:50    319s] Initializing clock structures done.
[03/24 00:03:50    319s] PRO...
[03/24 00:03:50    319s]   PRO active optimizations:
[03/24 00:03:50    319s]    - DRV fixing with sizing
[03/24 00:03:50    319s]   
[03/24 00:03:50    319s]   Detected clock skew data from CTS
[03/24 00:03:50    319s]   Clock DAG stats PRO initial state:
[03/24 00:03:50    319s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:50    319s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:50    319s]     misc counts      : r=1, pp=0
[03/24 00:03:50    319s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:50    319s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:50    319s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:50    319s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:50    319s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:50    319s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:50    319s]   Clock DAG net violations PRO initial state:
[03/24 00:03:50    319s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:50    319s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/24 00:03:50    319s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:50    319s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:50    319s]   Clock DAG library cell distribution PRO initial state {count}:
[03/24 00:03:50    319s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:50    319s]   Clock DAG hash PRO initial state: 2098590881696194709 15159973724261800490
[03/24 00:03:50    319s]   CTS services accumulated run-time stats PRO initial state:
[03/24 00:03:50    319s]     delay calculator: calls=35902, total_wall_time=1.129s, mean_wall_time=0.031ms
[03/24 00:03:50    319s]     legalizer: calls=1952, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:50    319s]     steiner router: calls=31839, total_wall_time=0.677s, mean_wall_time=0.021ms
[03/24 00:03:50    319s]   Primary reporting skew groups PRO initial state:
[03/24 00:03:50    319s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:50    319s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:50    319s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:50    319s]   Skew group summary PRO initial state:
[03/24 00:03:50    319s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:03:50    319s]   Recomputing CTS skew targets...
[03/24 00:03:50    319s]   Resolving skew group constraints...
[03/24 00:03:51    319s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:03:51    319s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.256ns.
[03/24 00:03:51    319s] Type 'man IMPCCOPT-1059' for more detail.
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     Slackened skew group targets:
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     ---------------------------------------------------------------------
[03/24 00:03:51    319s]     Skew group               Desired    Slackened    Desired    Slackened
[03/24 00:03:51    319s]                              Target     Target       Target     Target
[03/24 00:03:51    319s]                              Max ID     Max ID       Skew       Skew
[03/24 00:03:51    319s]     ---------------------------------------------------------------------
[03/24 00:03:51    319s]     clk/typConstraintMode     0.150       0.256         -           -
[03/24 00:03:51    319s]     ---------------------------------------------------------------------
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]   Resolving skew group constraints done.
[03/24 00:03:51    319s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:03:51    319s]   PRO Fixing DRVs...
[03/24 00:03:51    319s]     Clock DAG hash before 'PRO Fixing DRVs': 2098590881696194709 15159973724261800490
[03/24 00:03:51    319s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       delay calculator: calls=35942, total_wall_time=1.130s, mean_wall_time=0.031ms
[03/24 00:03:51    319s]       legalizer: calls=1952, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:51    319s]       steiner router: calls=31879, total_wall_time=0.677s, mean_wall_time=0.021ms
[03/24 00:03:51    319s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:03:51    319s]     CCOpt-PRO: considered: 18, tested: 18, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     PRO Statistics: Fix DRVs (cell sizing):
[03/24 00:03:51    319s]     =======================================
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     Cell changes by Net Type:
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/24 00:03:51    319s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]     top                0                    0           0            0                    0                  0
[03/24 00:03:51    319s]     trunk              0                    0           0            0                    0                  0
[03/24 00:03:51    319s]     leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:03:51    319s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]     Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:03:51    319s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[03/24 00:03:51    319s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/24 00:03:51    319s]     
[03/24 00:03:51    319s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:51    319s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:51    319s]       misc counts      : r=1, pp=0
[03/24 00:03:51    319s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:51    319s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:51    319s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:51    319s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:51    319s]       wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:51    319s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:51    319s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:51    319s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:51    319s]       Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:51    319s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/24 00:03:51    319s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:51    319s]     Clock DAG hash after 'PRO Fixing DRVs': 2098590881696194709 15159973724261800490
[03/24 00:03:51    319s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       delay calculator: calls=36027, total_wall_time=1.132s, mean_wall_time=0.031ms
[03/24 00:03:51    319s]       legalizer: calls=1957, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:51    319s]       steiner router: calls=31959, total_wall_time=0.678s, mean_wall_time=0.021ms
[03/24 00:03:51    319s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:51    319s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:51    319s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:51    319s]     Skew group summary after 'PRO Fixing DRVs':
[03/24 00:03:51    319s]       skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256], skew [0.015 vs 0.100]
[03/24 00:03:51    319s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:03:51    319s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   Slew Diagnostics: After DRV fixing
[03/24 00:03:51    319s]   ==================================
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   Global Causes:
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   -------------------------------------
[03/24 00:03:51    319s]   Cause
[03/24 00:03:51    319s]   -------------------------------------
[03/24 00:03:51    319s]   DRV fixing with buffering is disabled
[03/24 00:03:51    319s]   -------------------------------------
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   Top 5 overslews:
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]   Overslew    Causes                                        Driving Pin
[03/24 00:03:51    319s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]   0.004ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:03:51    319s]   0.003ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00008/Y
[03/24 00:03:51    319s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00006/Y
[03/24 00:03:51    319s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/24 00:03:51    319s]   0.001ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00007/Y
[03/24 00:03:51    319s]   ----------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   ------------------------------------------
[03/24 00:03:51    319s]   Cause                           Occurences
[03/24 00:03:51    319s]   ------------------------------------------
[03/24 00:03:51    319s]   Inst already optimally sized        5
[03/24 00:03:51    319s]   ------------------------------------------
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   Violation diagnostics counts from the 5 nodes that have violations:
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   ------------------------------------------
[03/24 00:03:51    319s]   Cause                           Occurences
[03/24 00:03:51    319s]   ------------------------------------------
[03/24 00:03:51    319s]   Inst already optimally sized        5
[03/24 00:03:51    319s]   ------------------------------------------
[03/24 00:03:51    319s]   
[03/24 00:03:51    319s]   Reconnecting optimized routes...
[03/24 00:03:51    319s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:51    319s]   Set dirty flag on 0 instances, 0 nets
[03/24 00:03:51    319s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:03:51    319s] End AAE Lib Interpolated Model. (MEM=4235.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:51    319s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:03:51    319s]   Clock DAG stats PRO final:
[03/24 00:03:51    319s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:03:51    319s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:03:51    319s]     misc counts      : r=1, pp=0
[03/24 00:03:51    319s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:03:51    319s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:03:51    319s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:03:51    319s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:03:51    319s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:03:51    319s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:03:51    319s]   Clock DAG net violations PRO final:
[03/24 00:03:51    319s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:03:51    319s]   Clock DAG primary half-corner transition distribution PRO final:
[03/24 00:03:51    319s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:03:51    319s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:03:51    319s]   Clock DAG library cell distribution PRO final {count}:
[03/24 00:03:51    319s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:03:51    319s]   Clock DAG hash PRO final: 2098590881696194709 15159973724261800490
[03/24 00:03:51    319s]   CTS services accumulated run-time stats PRO final:
[03/24 00:03:51    319s]     delay calculator: calls=36045, total_wall_time=1.135s, mean_wall_time=0.031ms
[03/24 00:03:51    319s]     legalizer: calls=1957, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:03:51    319s]     steiner router: calls=31959, total_wall_time=0.678s, mean_wall_time=0.021ms
[03/24 00:03:51    319s]   Primary reporting skew groups PRO final:
[03/24 00:03:51    319s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:03:51    319s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:03:51    319s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:03:51    319s]   Skew group summary PRO final:
[03/24 00:03:51    319s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:03:51    319s] PRO done.
[03/24 00:03:51    319s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/24 00:03:51    319s] numClockCells = 19, numClockCellsFixed = 0, numClockCellsRestored = 17, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/24 00:03:51    319s] Net route status summary:
[03/24 00:03:51    319s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:51    319s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:03:51    319s] Updating delays...
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:03:51    319s] Dumping Information for Job ...
[03/24 00:03:51    319s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/24 00:03:51    319s] Updating delays done.
[03/24 00:03:51    319s] PRO done. (took cpu=0:00:01.4 real=0:00:01.1)
[03/24 00:03:51    319s] Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:03:51    319s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4751.2M, EPOCH TIME: 1679630631.167380
[03/24 00:03:51    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:03:51    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:51    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:51    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:51    319s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.012, REAL:0.009, MEM:4281.0M, EPOCH TIME: 1679630631.176704
[03/24 00:03:51    319s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:03:51    319s] *** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:01.4/0:00:01.2 (1.2), totSession cpu/real = 0:05:19.4/0:19:50.1 (0.3), mem = 4281.0M
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s] =============================================================================================
[03/24 00:03:51    319s]  Step TAT Report : ClockDrv #1 / optDesign #6                                   21.14-s109_1
[03/24 00:03:51    319s] =============================================================================================
[03/24 00:03:51    319s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:51    319s] ---------------------------------------------------------------------------------------------
[03/24 00:03:51    319s] [ OptimizationStep       ]      1   0:00:01.1  (  98.8 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:03:51    319s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.2
[03/24 00:03:51    319s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:51    319s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:51    319s] ---------------------------------------------------------------------------------------------
[03/24 00:03:51    319s]  ClockDrv #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:03:51    319s] ---------------------------------------------------------------------------------------------
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:51    319s] **INFO: Start fixing DRV (Mem = 3981.73M) ...
[03/24 00:03:51    319s] Begin: GigaOpt DRV Optimization
[03/24 00:03:51    319s] Glitch fixing enabled
[03/24 00:03:51    319s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/24 00:03:51    319s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:05:19.5/0:19:50.2 (0.3), mem = 3981.7M
[03/24 00:03:51    319s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:51    319s] End AAE Lib Interpolated Model. (MEM=3981.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:51    319s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.28
[03/24 00:03:51    319s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:03:51    319s] ### Creating PhyDesignMc. totSessionCpu=0:05:20 mem=3981.7M
[03/24 00:03:51    319s] OPERPROF: Starting DPlace-Init at level 1, MEM:3981.7M, EPOCH TIME: 1679630631.250852
[03/24 00:03:51    319s] Processing tracks to init pin-track alignment.
[03/24 00:03:51    319s] z: 2, totalTracks: 1
[03/24 00:03:51    319s] z: 4, totalTracks: 1
[03/24 00:03:51    319s] z: 6, totalTracks: 1
[03/24 00:03:51    319s] z: 8, totalTracks: 1
[03/24 00:03:51    319s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:03:51    319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3981.7M, EPOCH TIME: 1679630631.254592
[03/24 00:03:51    319s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:51    319s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:03:51    319s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:3950.7M, EPOCH TIME: 1679630631.270387
[03/24 00:03:51    319s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3950.7M, EPOCH TIME: 1679630631.270533
[03/24 00:03:51    319s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.002, MEM:3950.7M, EPOCH TIME: 1679630631.272696
[03/24 00:03:51    319s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=3950.7MB).
[03/24 00:03:51    319s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.025, REAL:0.022, MEM:3950.7M, EPOCH TIME: 1679630631.273180
[03/24 00:03:51    319s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:03:51    319s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:20 mem=3950.7M
[03/24 00:03:51    319s] #optDebug: Start CG creation (mem=3950.7M)
[03/24 00:03:51    319s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/24 00:03:51    319s] (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgPrt (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgEgp (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgPbk (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgNrb(cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgObs (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgCon (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s]  ...processing cgPdm (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4027.3M)
[03/24 00:03:51    319s] ### Creating RouteCongInterface, started
[03/24 00:03:51    319s] {MMLU 0 18 2683}
[03/24 00:03:51    319s] ### Creating LA Mngr. totSessionCpu=0:05:20 mem=4027.3M
[03/24 00:03:51    319s] ### Creating LA Mngr, finished. totSessionCpu=0:05:20 mem=4027.3M
[03/24 00:03:51    319s] ### Creating RouteCongInterface, finished
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s] Creating Lib Analyzer ...
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:51    319s] Summary for sequential cells identification: 
[03/24 00:03:51    319s]   Identified SBFF number: 112
[03/24 00:03:51    319s]   Identified MBFF number: 0
[03/24 00:03:51    319s]   Identified SB Latch number: 0
[03/24 00:03:51    319s]   Identified MB Latch number: 0
[03/24 00:03:51    319s]   Not identified SBFF number: 8
[03/24 00:03:51    319s]   Not identified MBFF number: 0
[03/24 00:03:51    319s]   Not identified SB Latch number: 0
[03/24 00:03:51    319s]   Not identified MB Latch number: 0
[03/24 00:03:51    319s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:51    319s]  Visiting view : setupAnalysis
[03/24 00:03:51    319s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:51    319s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:51    319s]  Visiting view : holdAnalysis
[03/24 00:03:51    319s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:51    319s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:51    319s] TLC MultiMap info (StdDelay):
[03/24 00:03:51    319s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:51    319s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:51    319s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:51    319s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:51    319s]  Setting StdDelay to: 22.7ps
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:51    319s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:51    319s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:51    319s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:51    319s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:51    319s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:51    319s] 
[03/24 00:03:51    319s] {RT rc-typ 0 4 4 0}
[03/24 00:03:52    320s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:20 mem=4027.3M
[03/24 00:03:52    320s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:20 mem=4027.3M
[03/24 00:03:52    320s] Creating Lib Analyzer, finished. 
[03/24 00:03:52    320s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/24 00:03:52    320s] **INFO: Disabling fanout fix in postRoute stage.
[03/24 00:03:52    320s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:03:52    320s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:03:52    320s] [GPS-DRV] maxLocalDensity: 0.96
[03/24 00:03:52    320s] [GPS-DRV] MaintainWNS: 1
[03/24 00:03:52    320s] [GPS-DRV] All active and enabled setup views
[03/24 00:03:52    320s] [GPS-DRV]     setupAnalysis
[03/24 00:03:52    320s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:03:52    320s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:03:52    320s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:03:52    320s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/24 00:03:52    320s] [GPS-DRV] timing-driven DRV settings
[03/24 00:03:52    320s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:03:52    320s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4269.6M, EPOCH TIME: 1679630632.252228
[03/24 00:03:52    320s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4269.6M, EPOCH TIME: 1679630632.252364
[03/24 00:03:52    320s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:52    320s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:52    320s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:52    320s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/24 00:03:52    320s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:52    320s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:03:52    320s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:52    320s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:03:52    320s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:03:52    320s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:03:52    320s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.60%|          |         |
[03/24 00:03:52    320s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:03:52    320s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:03:52    320s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:03:52    320s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.60%| 0:00:00.0|  4301.6M|
[03/24 00:03:52    320s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4301.6M) ***
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] Begin: glitch net info
[03/24 00:03:52    320s] glitch slack range: number of glitch nets
[03/24 00:03:52    320s] glitch slack < -0.32 : 0
[03/24 00:03:52    320s] -0.32 < glitch slack < -0.28 : 0
[03/24 00:03:52    320s] -0.28 < glitch slack < -0.24 : 0
[03/24 00:03:52    320s] -0.24 < glitch slack < -0.2 : 0
[03/24 00:03:52    320s] -0.2 < glitch slack < -0.16 : 0
[03/24 00:03:52    320s] -0.16 < glitch slack < -0.12 : 0
[03/24 00:03:52    320s] -0.12 < glitch slack < -0.08 : 0
[03/24 00:03:52    320s] -0.08 < glitch slack < -0.04 : 0
[03/24 00:03:52    320s] -0.04 < glitch slack : 0
[03/24 00:03:52    320s] End: glitch net info
[03/24 00:03:52    320s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71629.6, Stn-len 0
[03/24 00:03:52    320s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4140.3M, EPOCH TIME: 1679630632.355017
[03/24 00:03:52    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:03:52    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:3995.0M, EPOCH TIME: 1679630632.361210
[03/24 00:03:52    320s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:03:52    320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.28
[03/24 00:03:52    320s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.2/0:00:01.1 (1.1), totSession cpu/real = 0:05:20.7/0:19:51.3 (0.3), mem = 3995.0M
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] =============================================================================================
[03/24 00:03:52    320s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     21.14-s109_1
[03/24 00:03:52    320s] =============================================================================================
[03/24 00:03:52    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:52    320s] ---------------------------------------------------------------------------------------------
[03/24 00:03:52    320s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.1    1.9
[03/24 00:03:52    320s] [ CellServerInit         ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:52    320s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  57.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/24 00:03:52    320s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:52    320s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   3.2 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:03:52    320s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:52    320s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:52    320s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:03:52    320s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:03:52    320s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    3.3
[03/24 00:03:52    320s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:03:52    320s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:52    320s] [ MISC                   ]          0:00:00.2  (  21.8 % )     0:00:00.2 /  0:00:00.3    1.0
[03/24 00:03:52    320s] ---------------------------------------------------------------------------------------------
[03/24 00:03:52    320s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.2    1.1
[03/24 00:03:52    320s] ---------------------------------------------------------------------------------------------
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] drv optimizer changes nothing and skips refinePlace
[03/24 00:03:52    320s] End: GigaOpt DRV Optimization
[03/24 00:03:52    320s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3007.7M, totSessionCpu=0:05:21 **
[03/24 00:03:52    320s] *info:
[03/24 00:03:52    320s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3995.02M).
[03/24 00:03:52    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3995.0M, EPOCH TIME: 1679630632.367368
[03/24 00:03:52    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:52    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.019, MEM:3995.8M, EPOCH TIME: 1679630632.386222
[03/24 00:03:52    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:52    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3995.0M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4184.2M, EPOCH TIME: 1679630632.485292
[03/24 00:03:52    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:52    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.015, REAL:0.014, MEM:4185.7M, EPOCH TIME: 1679630632.498858
[03/24 00:03:52    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:52    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    320s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3006.6M, totSessionCpu=0:05:21 **
[03/24 00:03:52    320s]   DRV Snapshot: (REF)
[03/24 00:03:52    320s]          Tran DRV: 0 (0)
[03/24 00:03:52    320s]           Cap DRV: 0 (0)
[03/24 00:03:52    320s]        Fanout DRV: 0 (12)
[03/24 00:03:52    320s]            Glitch: 0 (0)
[03/24 00:03:52    320s] *** Timing Is met
[03/24 00:03:52    320s] *** Check timing (0:00:00.0)
[03/24 00:03:52    320s] *** Setup timing is met (target slack 0.05ns)
[03/24 00:03:52    320s]   Timing Snapshot: (REF)
[03/24 00:03:52    320s]      Weighted WNS: 0.000
[03/24 00:03:52    320s]       All  PG WNS: 0.000
[03/24 00:03:52    320s]       High PG WNS: 0.000
[03/24 00:03:52    320s]       All  PG TNS: 0.000
[03/24 00:03:52    320s]       High PG TNS: 0.000
[03/24 00:03:52    320s]       Low  PG TNS: 0.000
[03/24 00:03:52    320s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] **INFO: flowCheckPoint #20 OptimizationHold
[03/24 00:03:52    320s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:52    320s] Deleting Lib Analyzer.
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:52    320s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:52    320s] 
[03/24 00:03:52    320s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:52    321s] Summary for sequential cells identification: 
[03/24 00:03:52    321s]   Identified SBFF number: 112
[03/24 00:03:52    321s]   Identified MBFF number: 0
[03/24 00:03:52    321s]   Identified SB Latch number: 0
[03/24 00:03:52    321s]   Identified MB Latch number: 0
[03/24 00:03:52    321s]   Not identified SBFF number: 8
[03/24 00:03:52    321s]   Not identified MBFF number: 0
[03/24 00:03:52    321s]   Not identified SB Latch number: 0
[03/24 00:03:52    321s]   Not identified MB Latch number: 0
[03/24 00:03:52    321s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:52    321s]  Visiting view : setupAnalysis
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:52    321s]  Visiting view : holdAnalysis
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:52    321s] TLC MultiMap info (StdDelay):
[03/24 00:03:52    321s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:52    321s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:52    321s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:52    321s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:52    321s]  Setting StdDelay to: 22.7ps
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:52    321s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4126.7M, EPOCH TIME: 1679630632.566756
[03/24 00:03:52    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:52    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.028, MEM:4128.2M, EPOCH TIME: 1679630632.594635
[03/24 00:03:52    321s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:52    321s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:52    321s] GigaOpt Hold Optimizer is used
[03/24 00:03:52    321s] End AAE Lib Interpolated Model. (MEM=4128.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] Creating Lib Analyzer ...
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:52    321s] Summary for sequential cells identification: 
[03/24 00:03:52    321s]   Identified SBFF number: 112
[03/24 00:03:52    321s]   Identified MBFF number: 0
[03/24 00:03:52    321s]   Identified SB Latch number: 0
[03/24 00:03:52    321s]   Identified MB Latch number: 0
[03/24 00:03:52    321s]   Not identified SBFF number: 8
[03/24 00:03:52    321s]   Not identified MBFF number: 0
[03/24 00:03:52    321s]   Not identified SB Latch number: 0
[03/24 00:03:52    321s]   Not identified MB Latch number: 0
[03/24 00:03:52    321s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:52    321s]  Visiting view : setupAnalysis
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:52    321s]  Visiting view : holdAnalysis
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:52    321s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:52    321s] TLC MultiMap info (StdDelay):
[03/24 00:03:52    321s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:52    321s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:52    321s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:52    321s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:52    321s]  Setting StdDelay to: 22.7ps
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:52    321s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:52    321s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:52    321s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:52    321s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:52    321s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:52    321s] 
[03/24 00:03:52    321s] {RT rc-typ 0 4 4 0}
[03/24 00:03:53    321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=4128.2M
[03/24 00:03:53    321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=4128.2M
[03/24 00:03:53    321s] Creating Lib Analyzer, finished. 
[03/24 00:03:53    321s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:22 mem=4128.2M ***
[03/24 00:03:53    321s] *** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:05:21.8/0:19:52.2 (0.3), mem = 4128.2M
[03/24 00:03:53    321s] Saving timing graph ...
[03/24 00:03:53    322s] Done save timing graph
[03/24 00:03:53    322s] Latch borrow mode reset to max_borrow
[03/24 00:03:53    322s] 
[03/24 00:03:53    322s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:53    322s] Deleting Lib Analyzer.
[03/24 00:03:53    322s] 
[03/24 00:03:53    322s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:53    322s] Starting delay calculation for Hold views
[03/24 00:03:53    322s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:03:53    322s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:03:53    322s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:03:54    322s] #################################################################################
[03/24 00:03:54    322s] # Design Stage: PostRoute
[03/24 00:03:54    322s] # Design Name: PE_top
[03/24 00:03:54    322s] # Design Mode: 130nm
[03/24 00:03:54    322s] # Analysis Mode: MMMC OCV 
[03/24 00:03:54    322s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:03:54    322s] # Signoff Settings: SI On 
[03/24 00:03:54    322s] #################################################################################
[03/24 00:03:54    322s] Topological Sorting (REAL = 0:00:00.0, MEM = 4201.6M, InitMEM = 4201.6M)
[03/24 00:03:54    322s] Setting infinite Tws ...
[03/24 00:03:54    322s] First Iteration Infinite Tw... 
[03/24 00:03:54    322s] Calculate late delays in OCV mode...
[03/24 00:03:54    322s] Calculate early delays in OCV mode...
[03/24 00:03:54    322s] Start delay calculation (fullDC) (6 T). (MEM=4201.58)
[03/24 00:03:54    322s] End AAE Lib Interpolated Model. (MEM=4213.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:54    323s] Total number of fetched objects 2683
[03/24 00:03:54    323s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:03:54    323s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:54    323s] End delay calculation. (MEM=4197.19 CPU=0:00:00.7 REAL=0:00:00.0)
[03/24 00:03:54    323s] End delay calculation (fullDC). (MEM=4197.19 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:03:54    323s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4197.2M) ***
[03/24 00:03:54    323s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4189.2M)
[03/24 00:03:54    323s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:03:54    323s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4189.2M)
[03/24 00:03:54    323s] 
[03/24 00:03:54    323s] Executing IPO callback for view pruning ..
[03/24 00:03:54    323s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:03:54    323s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:03:54    323s] 
[03/24 00:03:54    323s] Active hold views:
[03/24 00:03:54    323s]  holdAnalysis
[03/24 00:03:54    323s]   Dominating endpoints: 0
[03/24 00:03:54    323s]   Dominating TNS: -0.000
[03/24 00:03:54    323s] 
[03/24 00:03:54    323s] Starting SI iteration 2
[03/24 00:03:54    323s] Calculate late delays in OCV mode...
[03/24 00:03:54    323s] Calculate early delays in OCV mode...
[03/24 00:03:54    323s] Start delay calculation (fullDC) (6 T). (MEM=3994.87)
[03/24 00:03:54    323s] End AAE Lib Interpolated Model. (MEM=3994.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:03:54    324s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:03:54    324s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:03:54    324s] Total number of fetched objects 2683
[03/24 00:03:54    324s] AAE_INFO-618: Total number of nets in the design is 2685,  0.1 percent of the nets selected for SI analysis
[03/24 00:03:54    324s] End delay calculation. (MEM=4206.38 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:03:54    324s] End delay calculation (fullDC). (MEM=4206.38 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:03:54    324s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4206.4M) ***
[03/24 00:03:54    324s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:05:24 mem=4212.4M)
[03/24 00:03:54    324s] Done building cte hold timing graph (fixHold) cpu=0:00:02.5 real=0:00:01.0 totSessionCpu=0:05:24 mem=4212.4M ***
[03/24 00:03:54    324s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.7 real=0:00:01.0 totSessionCpu=0:05:24 mem=4242.9M ***
[03/24 00:03:54    324s] Restoring timing graph ...
[03/24 00:03:55    324s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:03:55    324s] Done restore timing graph
[03/24 00:03:55    324s] Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:02.0 totSessionCpu=0:05:25 mem=4408.0M ***
[03/24 00:03:55    325s] *info: category slack lower bound [L 0.0] default
[03/24 00:03:55    325s] *info: category slack lower bound [H 0.0] reg2reg 
[03/24 00:03:55    325s] --------------------------------------------------- 
[03/24 00:03:55    325s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/24 00:03:55    325s] --------------------------------------------------- 
[03/24 00:03:55    325s]          WNS    reg2regWNS
[03/24 00:03:55    325s]     0.002 ns      0.002 ns
[03/24 00:03:55    325s] --------------------------------------------------- 
[03/24 00:03:55    325s] OPTC: m1 20.0 20.0
[03/24 00:03:55    325s] Setting latch borrow mode to budget during optimization.
[03/24 00:03:55    325s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:55    325s] Summary for sequential cells identification: 
[03/24 00:03:55    325s]   Identified SBFF number: 112
[03/24 00:03:55    325s]   Identified MBFF number: 0
[03/24 00:03:55    325s]   Identified SB Latch number: 0
[03/24 00:03:55    325s]   Identified MB Latch number: 0
[03/24 00:03:55    325s]   Not identified SBFF number: 8
[03/24 00:03:55    325s]   Not identified MBFF number: 0
[03/24 00:03:55    325s]   Not identified SB Latch number: 0
[03/24 00:03:55    325s]   Not identified MB Latch number: 0
[03/24 00:03:55    325s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:55    325s]  Visiting view : setupAnalysis
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:55    325s]  Visiting view : holdAnalysis
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:55    325s] TLC MultiMap info (StdDelay):
[03/24 00:03:55    325s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:55    325s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:55    325s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:55    325s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:55    325s]  Setting StdDelay to: 22.7ps
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] Creating Lib Analyzer ...
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:55    325s] Summary for sequential cells identification: 
[03/24 00:03:55    325s]   Identified SBFF number: 112
[03/24 00:03:55    325s]   Identified MBFF number: 0
[03/24 00:03:55    325s]   Identified SB Latch number: 0
[03/24 00:03:55    325s]   Identified MB Latch number: 0
[03/24 00:03:55    325s]   Not identified SBFF number: 8
[03/24 00:03:55    325s]   Not identified MBFF number: 0
[03/24 00:03:55    325s]   Not identified SB Latch number: 0
[03/24 00:03:55    325s]   Not identified MB Latch number: 0
[03/24 00:03:55    325s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:55    325s]  Visiting view : setupAnalysis
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:55    325s]  Visiting view : holdAnalysis
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:55    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:55    325s] TLC MultiMap info (StdDelay):
[03/24 00:03:55    325s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:55    325s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:55    325s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:55    325s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:55    325s]  Setting StdDelay to: 22.7ps
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:55    325s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:55    325s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:55    325s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:55    325s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:03:55    325s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:55    325s] 
[03/24 00:03:55    325s] {RT rc-typ 0 4 4 0}
[03/24 00:03:56    325s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:26 mem=4417.5M
[03/24 00:03:56    325s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:26 mem=4417.5M
[03/24 00:03:56    325s] Creating Lib Analyzer, finished. 
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/24 00:03:56    325s] *Info: worst delay setup view: setupAnalysis
[03/24 00:03:56    325s] Footprint list for hold buffering (delay unit: ps)
[03/24 00:03:56    325s] =================================================================
[03/24 00:03:56    325s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/24 00:03:56    325s] ------------------------------------------------------------------
[03/24 00:03:56    325s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/24 00:03:56    325s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/24 00:03:56    325s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/24 00:03:56    325s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/24 00:03:56    325s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/24 00:03:56    325s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/24 00:03:56    325s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/24 00:03:56    325s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/24 00:03:56    325s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/24 00:03:56    325s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/24 00:03:56    325s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/24 00:03:56    325s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/24 00:03:56    325s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/24 00:03:56    325s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/24 00:03:56    325s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/24 00:03:56    325s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/24 00:03:56    325s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/24 00:03:56    325s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/24 00:03:56    325s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/24 00:03:56    325s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/24 00:03:56    325s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/24 00:03:56    325s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/24 00:03:56    325s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/24 00:03:56    325s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/24 00:03:56    325s] =================================================================
[03/24 00:03:56    325s] Hold Timer stdDelay = 22.7ps
[03/24 00:03:56    325s]  Visiting view : holdAnalysis
[03/24 00:03:56    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:56    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:56    325s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/24 00:03:56    325s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4417.5M, EPOCH TIME: 1679630636.026126
[03/24 00:03:56    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:56    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:56    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:4417.5M, EPOCH TIME: 1679630636.041808
[03/24 00:03:56    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:56    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:56    325s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.199  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4416.0M, EPOCH TIME: 1679630636.100389
[03/24 00:03:56    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:56    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:56    325s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.017, MEM:4417.5M, EPOCH TIME: 1679630636.117744
[03/24 00:03:56    325s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:56    325s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:56    325s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 3009.7M, totSessionCpu=0:05:26 **
[03/24 00:03:56    325s] *** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:04.1/0:00:02.8 (1.5), totSession cpu/real = 0:05:25.9/0:19:55.1 (0.3), mem = 4000.5M
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] =============================================================================================
[03/24 00:03:56    325s]  Step TAT Report : BuildHoldData #1 / optDesign #6                              21.14-s109_1
[03/24 00:03:56    325s] =============================================================================================
[03/24 00:03:56    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:56    325s] ---------------------------------------------------------------------------------------------
[03/24 00:03:56    325s] [ ViewPruning            ]     10   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.7
[03/24 00:03:56    325s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:03:56    325s] [ DrvReport              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.8
[03/24 00:03:56    325s] [ SlackTraversorInit     ]      2   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:03:56    325s] [ CellServerInit         ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:03:56    325s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  23.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:03:56    325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:56    325s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:56    325s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:56    325s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:03:56    325s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:56    325s] [ TimingUpdate           ]      6   0:00:00.6  (  22.4 % )     0:00:00.9 /  0:00:01.9    2.0
[03/24 00:03:56    325s] [ FullDelayCalc          ]      3   0:00:00.3  (   9.6 % )     0:00:00.3 /  0:00:00.9    3.4
[03/24 00:03:56    325s] [ TimingReport           ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    2.0
[03/24 00:03:56    325s] [ SaveTimingGraph        ]      1   0:00:00.3  (   9.0 % )     0:00:00.3 /  0:00:00.3    1.3
[03/24 00:03:56    325s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/24 00:03:56    325s] [ MISC                   ]          0:00:00.5  (  16.7 % )     0:00:00.5 /  0:00:00.5    1.1
[03/24 00:03:56    325s] ---------------------------------------------------------------------------------------------
[03/24 00:03:56    325s]  BuildHoldData #1 TOTAL             0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:04.1    1.5
[03/24 00:03:56    325s] ---------------------------------------------------------------------------------------------
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] *** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:05:25.9/0:19:55.1 (0.3), mem = 4000.5M
[03/24 00:03:56    325s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.29
[03/24 00:03:56    325s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:56    325s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:56    325s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:56    325s] HoldSingleBuffer minRootGain=0.000
[03/24 00:03:56    325s] *info: Run optDesign holdfix with 6 threads.
[03/24 00:03:56    325s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:03:56    325s] --------------------------------------------------- 
[03/24 00:03:56    325s]    Hold Timing Summary  - Initial 
[03/24 00:03:56    325s] --------------------------------------------------- 
[03/24 00:03:56    325s]  Target slack:       0.0500 ns
[03/24 00:03:56    325s]  View: holdAnalysis 
[03/24 00:03:56    325s]    WNS:       0.0916  >>>  WNS:       0.0416 with TargetSlack
[03/24 00:03:56    325s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/24 00:03:56    325s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/24 00:03:56    325s]    Worst hold path end point: buff_mult_arr0/clk_r_REG82_S1/D
[03/24 00:03:56    325s] --------------------------------------------------- 
[03/24 00:03:56    325s] *** Hold timing is met. Hold fixing is not needed 
[03/24 00:03:56    325s] **INFO: total 0 insts, 0 nets marked don't touch
[03/24 00:03:56    325s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/24 00:03:56    325s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] Capturing REF for hold ...
[03/24 00:03:56    325s]    Hold Timing Snapshot: (REF)
[03/24 00:03:56    325s]              All PG WNS: 0.000
[03/24 00:03:56    325s]              All PG TNS: 0.000
[03/24 00:03:56    325s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.29
[03/24 00:03:56    325s] *** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:05:25.9/0:19:55.1 (0.3), mem = 4132.6M
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] =============================================================================================
[03/24 00:03:56    325s]  Step TAT Report : HoldOpt #1 / optDesign #6                                    21.14-s109_1
[03/24 00:03:56    325s] =============================================================================================
[03/24 00:03:56    325s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:56    325s] ---------------------------------------------------------------------------------------------
[03/24 00:03:56    325s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:56    325s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:56    325s] [ MISC                   ]          0:00:00.0  (  99.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:03:56    325s] ---------------------------------------------------------------------------------------------
[03/24 00:03:56    325s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:03:56    325s] ---------------------------------------------------------------------------------------------
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:56    325s] Deleting Lib Analyzer.
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:56    325s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:56    325s] Summary for sequential cells identification: 
[03/24 00:03:56    325s]   Identified SBFF number: 112
[03/24 00:03:56    325s]   Identified MBFF number: 0
[03/24 00:03:56    325s]   Identified SB Latch number: 0
[03/24 00:03:56    325s]   Identified MB Latch number: 0
[03/24 00:03:56    325s]   Not identified SBFF number: 8
[03/24 00:03:56    325s]   Not identified MBFF number: 0
[03/24 00:03:56    325s]   Not identified SB Latch number: 0
[03/24 00:03:56    325s]   Not identified MB Latch number: 0
[03/24 00:03:56    325s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:56    325s]  Visiting view : setupAnalysis
[03/24 00:03:56    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:56    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:56    325s]  Visiting view : holdAnalysis
[03/24 00:03:56    325s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:56    325s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:56    325s] TLC MultiMap info (StdDelay):
[03/24 00:03:56    325s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:56    325s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:56    325s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:56    325s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:56    325s]  Setting StdDelay to: 22.7ps
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:03:56    325s] 
[03/24 00:03:56    325s] TimeStamp Deleting Cell Server End ...
[03/24 00:03:56    325s] **INFO: flowCheckPoint #21 OptimizationPreEco
[03/24 00:03:56    325s] Running postRoute recovery in preEcoRoute mode
[03/24 00:03:56    325s] **optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 3005.5M, totSessionCpu=0:05:26 **
[03/24 00:03:56    326s]   DRV Snapshot: (TGT)
[03/24 00:03:56    326s]          Tran DRV: 0 (0)
[03/24 00:03:56    326s]           Cap DRV: 0 (0)
[03/24 00:03:56    326s]        Fanout DRV: 0 (12)
[03/24 00:03:56    326s]            Glitch: 0 (0)
[03/24 00:03:56    326s] 
[03/24 00:03:56    326s] Creating Lib Analyzer ...
[03/24 00:03:56    326s] 
[03/24 00:03:56    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:03:56    326s] Summary for sequential cells identification: 
[03/24 00:03:56    326s]   Identified SBFF number: 112
[03/24 00:03:56    326s]   Identified MBFF number: 0
[03/24 00:03:56    326s]   Identified SB Latch number: 0
[03/24 00:03:56    326s]   Identified MB Latch number: 0
[03/24 00:03:56    326s]   Not identified SBFF number: 8
[03/24 00:03:56    326s]   Not identified MBFF number: 0
[03/24 00:03:56    326s]   Not identified SB Latch number: 0
[03/24 00:03:56    326s]   Not identified MB Latch number: 0
[03/24 00:03:56    326s]   Number of sequential cells which are not FFs: 34
[03/24 00:03:56    326s]  Visiting view : setupAnalysis
[03/24 00:03:56    326s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:56    326s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:56    326s]  Visiting view : holdAnalysis
[03/24 00:03:56    326s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:03:56    326s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:03:56    326s] TLC MultiMap info (StdDelay):
[03/24 00:03:56    326s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:56    326s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:03:56    326s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:56    326s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:03:56    326s]  Setting StdDelay to: 22.7ps
[03/24 00:03:56    326s] 
[03/24 00:03:56    326s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:03:56    326s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:03:56    326s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:03:56    326s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:03:56    326s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:03:56    326s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:03:56    326s] 
[03/24 00:03:56    326s] {RT rc-typ 0 4 4 0}
[03/24 00:03:57    326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:27 mem=4126.6M
[03/24 00:03:57    326s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:27 mem=4126.6M
[03/24 00:03:57    326s] Creating Lib Analyzer, finished. 
[03/24 00:03:57    326s] Checking DRV degradation...
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Recovery Manager:
[03/24 00:03:57    326s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:57    326s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:57    326s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:57    326s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:03:57    326s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=3998.62M, totSessionCpu=0:05:27).
[03/24 00:03:57    326s] **optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 3011.5M, totSessionCpu=0:05:27 **
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s]   DRV Snapshot: (REF)
[03/24 00:03:57    326s]          Tran DRV: 0 (0)
[03/24 00:03:57    326s]           Cap DRV: 0 (0)
[03/24 00:03:57    326s]        Fanout DRV: 0 (12)
[03/24 00:03:57    326s]            Glitch: 0 (0)
[03/24 00:03:57    326s] Skipping post route harden opt
[03/24 00:03:57    326s] **INFO: Skipping refine place as no legal commits were detected
[03/24 00:03:57    326s] {MMLU 0 18 2683}
[03/24 00:03:57    326s] ### Creating LA Mngr. totSessionCpu=0:05:27 mem=4130.7M
[03/24 00:03:57    326s] ### Creating LA Mngr, finished. totSessionCpu=0:05:27 mem=4130.7M
[03/24 00:03:57    326s] Default Rule : ""
[03/24 00:03:57    326s] Non Default Rules :
[03/24 00:03:57    326s] Worst Slack : 0.002 ns
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Start Layer Assignment ...
[03/24 00:03:57    326s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Select 4 cadidates out of 2685.
[03/24 00:03:57    326s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/24 00:03:57    326s] GigaOpt: setting up router preferences
[03/24 00:03:57    326s] GigaOpt: 0 nets assigned router directives
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Start Assign Priority Nets ...
[03/24 00:03:57    326s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:03:57    326s] Existing Priority Nets 0 (0.0%)
[03/24 00:03:57    326s] Total Assign Priority Nets 73 (2.7%)
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Set Prefer Layer Routing Effort ...
[03/24 00:03:57    326s] Total Net(2683) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] {MMLU 0 18 2683}
[03/24 00:03:57    326s] ### Creating LA Mngr. totSessionCpu=0:05:27 mem=4130.7M
[03/24 00:03:57    326s] ### Creating LA Mngr, finished. totSessionCpu=0:05:27 mem=4130.7M
[03/24 00:03:57    326s] #optDebug: Start CG creation (mem=4130.7M)
[03/24 00:03:57    326s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/24 00:03:57    326s] (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgPrt (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgEgp (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgPbk (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgNrb(cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgObs (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgCon (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s]  ...processing cgPdm (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4130.7M)
[03/24 00:03:57    326s] Default Rule : ""
[03/24 00:03:57    326s] Non Default Rules :
[03/24 00:03:57    326s] Worst Slack : 0.002 ns
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Start Layer Assignment ...
[03/24 00:03:57    326s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Select 29 cadidates out of 2685.
[03/24 00:03:57    326s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/24 00:03:57    326s] GigaOpt: setting up router preferences
[03/24 00:03:57    326s] GigaOpt: 0 nets assigned router directives
[03/24 00:03:57    326s] 
[03/24 00:03:57    326s] Start Assign Priority Nets ...
[03/24 00:03:57    326s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:03:57    326s] Existing Priority Nets 0 (0.0%)
[03/24 00:03:57    326s] Total Assign Priority Nets 79 (3.0%)
[03/24 00:03:57    326s] {MMLU 0 18 2683}
[03/24 00:03:57    326s] ### Creating LA Mngr. totSessionCpu=0:05:27 mem=4130.7M
[03/24 00:03:57    326s] ### Creating LA Mngr, finished. totSessionCpu=0:05:27 mem=4130.7M
[03/24 00:03:57    326s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4130.7M, EPOCH TIME: 1679630637.192718
[03/24 00:03:57    326s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:57    326s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:57    327s] 
[03/24 00:03:57    327s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:57    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:4132.2M, EPOCH TIME: 1679630637.218777
[03/24 00:03:57    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:57    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:57    327s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4130.7M, EPOCH TIME: 1679630637.289452
[03/24 00:03:57    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:57    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:57    327s] 
[03/24 00:03:57    327s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:03:57    327s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.025, REAL:0.024, MEM:4132.2M, EPOCH TIME: 1679630637.313387
[03/24 00:03:57    327s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:03:57    327s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:03:57    327s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2974.5M, totSessionCpu=0:05:27 **
[03/24 00:03:57    327s] **INFO: flowCheckPoint #22 GlobalDetailRoute
[03/24 00:03:57    327s] -routeWithEco false                       # bool, default=false
[03/24 00:03:57    327s] -routeSelectedNetOnly false               # bool, default=false
[03/24 00:03:57    327s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/24 00:03:57    327s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/24 00:03:57    327s] Existing Dirty Nets : 0
[03/24 00:03:57    327s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/24 00:03:57    327s] Reset Dirty Nets : 0
[03/24 00:03:57    327s] *** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:05:27.2/0:19:56.3 (0.3), mem = 3967.2M
[03/24 00:03:57    327s] 
[03/24 00:03:57    327s] globalDetailRoute
[03/24 00:03:57    327s] 
[03/24 00:03:57    327s] #Start globalDetailRoute on Fri Mar 24 00:03:57 2023
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] ### Time Record (globalDetailRoute) is installed.
[03/24 00:03:57    327s] ### Time Record (Pre Callback) is installed.
[03/24 00:03:57    327s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_kv6R6z.rcdb.d/PE_top.rcdb.d': 2720 access done (mem: 3967.164M)
[03/24 00:03:57    327s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:03:57    327s] ### Time Record (DB Import) is installed.
[03/24 00:03:57    327s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:03:57    327s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:03:57    327s] ### Net info: total nets: 2685
[03/24 00:03:57    327s] ### Net info: dirty nets: 0
[03/24 00:03:57    327s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:57    327s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:57    327s] #num needed restored net=0
[03/24 00:03:57    327s] #need_extraction net=0 (total=2685)
[03/24 00:03:57    327s] ### Net info: fully routed nets: 2683
[03/24 00:03:57    327s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:57    327s] ### Net info: unrouted nets: 0
[03/24 00:03:57    327s] ### Net info: re-extraction nets: 0
[03/24 00:03:57    327s] ### Net info: ignored nets: 0
[03/24 00:03:57    327s] ### Net info: skip routing nets: 0
[03/24 00:03:57    327s] ### import design signature (114): route=1010030228 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1517115214 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:57    327s] ### Time Record (DB Import) is uninstalled.
[03/24 00:03:57    327s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:03:57    327s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/24 00:03:57    327s] #       85b6bfbe9b500a29e9aef1b8f3f8ceeeb3a38be5fb660b8c30c4643562a472846c4b1471
[03/24 00:03:57    327s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/24 00:03:57    327s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/24 00:03:57    327s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/24 00:03:57    327s] #       2914601c1349950a08eacee8a31eaea24aa4c08643def6a56ec27dddb99395525ed58874
[03/24 00:03:57    327s] #       29cfad1a4fd777137e537a2a62200a857f8ab8ad7bcfc691cf80c40c4b4212b075b6db64
[03/24 00:03:57    327s] #       d97ab7756b47a110c87d9396e1f3c603257aa71ba5b469a329bab2184a9ba7bba9fd8f14
[03/24 00:03:57    327s] #       bf1f82835291b7a7e2d2c75084e86764ea6590226babf870ab22e409246ef18462463bab
[03/24 00:03:57    327s] #       d3cb5845ec0479f644647f29a1a95bbb965775a3f324e298a676a90a8f5fffbe7df70d08
[03/24 00:03:57    327s] #       64b1ae
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Skip comparing routing design signature in db-snapshot flow
[03/24 00:03:57    327s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:57    327s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/24 00:03:57    327s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/24 00:03:57    327s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/24 00:03:57    327s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/24 00:03:57    327s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/24 00:03:57    327s] #       a45080714c24552a20a83ba38f7ab88a2a91021b0e79db97ba09f775e756564a79ad46a4
[03/24 00:03:57    327s] #       4bf3dc56e3a97d37e137a9a72206a250f8a788dbb8f76e1cf90c48cc70494802b6ce769b
[03/24 00:03:57    327s] #       2c5befb66edb5128047277d2327cde78a044ef74a394566d344557164369f57437b5ff91
[03/24 00:03:57    327s] #       e2f72138281579732a92b3de0a2a2e7d621421fa19997a19a4c8da5a7cb84b22e40924ee
[03/24 00:03:57    327s] #       0e118a19e9acef5ec67ac94e90a72622fbf784a66eed5e5ed58dce9388639adaad2a3c7e
[03/24 00:03:57    327s] #       fd7bfaee1b8400be66
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:57    327s] ### Time Record (Global Routing) is installed.
[03/24 00:03:57    327s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:03:57    327s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:03:57    327s] #Total number of routable nets = 2683.
[03/24 00:03:57    327s] #Total number of nets in the design = 2685.
[03/24 00:03:57    327s] #2683 routable nets have routed wires.
[03/24 00:03:57    327s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:03:57    327s] #No nets have been global routed.
[03/24 00:03:57    327s] #Using multithreading with 6 threads.
[03/24 00:03:57    327s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:57    327s] #Start routing data preparation on Fri Mar 24 00:03:57 2023
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:57    327s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:57    327s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:57    327s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:57    327s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:57    327s] #Build and mark too close pins for the same net.
[03/24 00:03:57    327s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:03:57    327s] #Initial pin access analysis.
[03/24 00:03:57    327s] #Detail pin access analysis.
[03/24 00:03:57    327s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:03:57    327s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:57    327s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:57    327s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:57    327s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:57    327s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:57    327s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:57    327s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:57    327s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:57    327s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/24 00:03:57    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2986.00 (MB), peak = 3352.93 (MB)
[03/24 00:03:57    327s] #Regenerating Ggrids automatically.
[03/24 00:03:57    327s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:57    327s] #Using automatically generated G-grids.
[03/24 00:03:57    327s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:57    327s] #Done routing data preparation.
[03/24 00:03:57    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2987.80 (MB), peak = 3352.93 (MB)
[03/24 00:03:57    327s] #Found 0 nets for post-route si or timing fixing.
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Finished routing data preparation on Fri Mar 24 00:03:57 2023
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Cpu time = 00:00:00
[03/24 00:03:57    327s] #Elapsed time = 00:00:00
[03/24 00:03:57    327s] #Increased memory = 5.73 (MB)
[03/24 00:03:57    327s] #Total memory = 2987.80 (MB)
[03/24 00:03:57    327s] #Peak memory = 3352.93 (MB)
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:57    327s] ### Time Record (Global Routing) is installed.
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Start global routing on Fri Mar 24 00:03:57 2023
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Start global routing initialization on Fri Mar 24 00:03:57 2023
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #WARNING (NRGR-22) Design is already detail routed.
[03/24 00:03:57    327s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:03:57    327s] ### Time Record (Data Preparation) is installed.
[03/24 00:03:57    327s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:03:57    327s] ### track-assign external-init starts on Fri Mar 24 00:03:57 2023 with memory = 2987.80 (MB), peak = 3352.93 (MB)
[03/24 00:03:57    327s] ### Time Record (Track Assignment) is installed.
[03/24 00:03:57    327s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:03:57    327s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.3 GB --1.60 [6]--
[03/24 00:03:57    327s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/24 00:03:57    327s] #Cpu time = 00:00:00
[03/24 00:03:57    327s] #Elapsed time = 00:00:00
[03/24 00:03:57    327s] #Increased memory = 5.73 (MB)
[03/24 00:03:57    327s] #Total memory = 2987.80 (MB)
[03/24 00:03:57    327s] #Peak memory = 3352.93 (MB)
[03/24 00:03:57    327s] #Using multithreading with 6 threads.
[03/24 00:03:57    327s] ### Time Record (Detail Routing) is installed.
[03/24 00:03:57    327s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Start Detail Routing..
[03/24 00:03:57    327s] #start initial detail routing ...
[03/24 00:03:57    327s] ### Design has 0 dirty nets, has valid drcs
[03/24 00:03:57    327s] ### Routing stats:
[03/24 00:03:57    327s] #   number of violations = 0
[03/24 00:03:57    327s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2987.80 (MB), peak = 3352.93 (MB)
[03/24 00:03:57    327s] #Complete Detail Routing.
[03/24 00:03:57    327s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:57    327s] #Total wire length = 71630 um.
[03/24 00:03:57    327s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:57    327s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:57    327s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:57    327s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:57    327s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:57    327s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:57    327s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:57    327s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:57    327s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:57    327s] #Total number of vias = 20003
[03/24 00:03:57    327s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:57    327s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:57    327s] #Up-Via Summary (total 20003):
[03/24 00:03:57    327s] #                   single-cut          multi-cut      Total
[03/24 00:03:57    327s] #-----------------------------------------------------------
[03/24 00:03:57    327s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:57    327s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:57    327s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:57    327s] #-----------------------------------------------------------
[03/24 00:03:57    327s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #Total number of DRC violations = 0
[03/24 00:03:57    327s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:03:57    327s] #Cpu time = 00:00:00
[03/24 00:03:57    327s] #Elapsed time = 00:00:00
[03/24 00:03:57    327s] #Increased memory = 0.10 (MB)
[03/24 00:03:57    327s] #Total memory = 2987.90 (MB)
[03/24 00:03:57    327s] #Peak memory = 3352.93 (MB)
[03/24 00:03:57    327s] ### Time Record (Antenna Fixing) is installed.
[03/24 00:03:57    327s] #
[03/24 00:03:57    327s] #start routing for process antenna violation fix ...
[03/24 00:03:57    327s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:57    327s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:57    328s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3002.41 (MB), peak = 3352.93 (MB)
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:57    328s] #Total wire length = 71630 um.
[03/24 00:03:57    328s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:57    328s] #Total number of vias = 20003
[03/24 00:03:57    328s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:57    328s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:57    328s] #Up-Via Summary (total 20003):
[03/24 00:03:57    328s] #                   single-cut          multi-cut      Total
[03/24 00:03:57    328s] #-----------------------------------------------------------
[03/24 00:03:57    328s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:57    328s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:57    328s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:57    328s] #-----------------------------------------------------------
[03/24 00:03:57    328s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #Total number of DRC violations = 0
[03/24 00:03:57    328s] #Total number of process antenna violations = 0
[03/24 00:03:57    328s] #Total number of net violated process antenna rule = 0
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:57    328s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:57    328s] #Total wire length = 71630 um.
[03/24 00:03:57    328s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:57    328s] #Total number of vias = 20003
[03/24 00:03:57    328s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:57    328s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:57    328s] #Up-Via Summary (total 20003):
[03/24 00:03:57    328s] #                   single-cut          multi-cut      Total
[03/24 00:03:57    328s] #-----------------------------------------------------------
[03/24 00:03:57    328s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:57    328s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:57    328s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:57    328s] #-----------------------------------------------------------
[03/24 00:03:57    328s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #Total number of DRC violations = 0
[03/24 00:03:57    328s] #Total number of process antenna violations = 0
[03/24 00:03:57    328s] #Total number of net violated process antenna rule = 0
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] ### Time Record (Antenna Fixing) is uninstalled.
[03/24 00:03:57    328s] ### Time Record (Post Route Via Swapping) is installed.
[03/24 00:03:57    328s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #Start Post Route via swapping..
[03/24 00:03:57    328s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[03/24 00:03:57    328s] #   number of violations = 0
[03/24 00:03:57    328s] #cpu time = 00:05:29, elapsed time = 466564:03:58, memory = 3002.45 (MB), peak = 3352.93 (MB)
[03/24 00:03:57    328s] #CELL_VIEW PE_top,init has no DRC violation.
[03/24 00:03:57    328s] #Total number of DRC violations = 0
[03/24 00:03:57    328s] #Total number of process antenna violations = 0
[03/24 00:03:57    328s] #Total number of net violated process antenna rule = 0
[03/24 00:03:57    328s] #No via is swapped.
[03/24 00:03:57    328s] #Post Route via swapping is done.
[03/24 00:03:57    328s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/24 00:03:57    328s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:03:57    328s] #Total wire length = 71630 um.
[03/24 00:03:57    328s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:03:57    328s] #Total wire length on LAYER LM = 0 um.
[03/24 00:03:57    328s] #Total number of vias = 20003
[03/24 00:03:57    328s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:03:57    328s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:03:57    328s] #Up-Via Summary (total 20003):
[03/24 00:03:57    328s] #                   single-cut          multi-cut      Total
[03/24 00:03:57    328s] #-----------------------------------------------------------
[03/24 00:03:57    328s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:03:57    328s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:03:57    328s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:03:57    328s] #-----------------------------------------------------------
[03/24 00:03:57    328s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #detailRoute Statistics:
[03/24 00:03:57    328s] #Cpu time = 00:00:01
[03/24 00:03:57    328s] #Elapsed time = 00:00:00
[03/24 00:03:57    328s] #Increased memory = 14.64 (MB)
[03/24 00:03:57    328s] #Total memory = 3002.45 (MB)
[03/24 00:03:57    328s] #Peak memory = 3352.93 (MB)
[03/24 00:03:57    328s] #Skip updating routing design signature in db-snapshot flow
[03/24 00:03:57    328s] ### global_detail_route design signature (128): route=39045779 flt_obj=0 vio=1905142130 shield_wire=1
[03/24 00:03:57    328s] ### Time Record (DB Export) is installed.
[03/24 00:03:57    328s] ### export design design signature (129): route=39045779 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1487673912 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:57    328s] #	no debugging net set
[03/24 00:03:57    328s] ### Time Record (DB Export) is uninstalled.
[03/24 00:03:57    328s] ### Time Record (Post Callback) is installed.
[03/24 00:03:57    328s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] #globalDetailRoute statistics:
[03/24 00:03:57    328s] #Cpu time = 00:00:02
[03/24 00:03:57    328s] #Elapsed time = 00:00:01
[03/24 00:03:57    328s] #Increased memory = 26.68 (MB)
[03/24 00:03:57    328s] #Total memory = 3001.18 (MB)
[03/24 00:03:57    328s] #Peak memory = 3352.93 (MB)
[03/24 00:03:57    328s] #Number of warnings = 4
[03/24 00:03:57    328s] #Total number of warnings = 34
[03/24 00:03:57    328s] #Number of fails = 0
[03/24 00:03:57    328s] #Total number of fails = 0
[03/24 00:03:57    328s] #Complete globalDetailRoute on Fri Mar 24 00:03:57 2023
[03/24 00:03:57    328s] #
[03/24 00:03:57    328s] ### Time Record (globalDetailRoute) is uninstalled.
[03/24 00:03:57    328s] ### 
[03/24 00:03:57    328s] ###   Scalability Statistics
[03/24 00:03:57    328s] ### 
[03/24 00:03:57    328s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:57    328s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/24 00:03:57    328s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:57    328s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/24 00:03:57    328s] ###   Entire Command                |        00:00:02|        00:00:01|             2.6|
[03/24 00:03:57    328s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:03:57    328s] ### 
[03/24 00:03:57    328s] *** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:01.6/0:00:00.6 (2.5), totSession cpu/real = 0:05:28.8/0:19:56.9 (0.3), mem = 3962.8M
[03/24 00:03:57    328s] 
[03/24 00:03:57    328s] =============================================================================================
[03/24 00:03:57    328s]  Step TAT Report : EcoRoute #1 / optDesign #6                                   21.14-s109_1
[03/24 00:03:57    328s] =============================================================================================
[03/24 00:03:57    328s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:03:57    328s] ---------------------------------------------------------------------------------------------
[03/24 00:03:57    328s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:03:57    328s] [ DetailRoute            ]      1   0:00:00.0  (   7.4 % )     0:00:00.0 /  0:00:00.1    1.5
[03/24 00:03:57    328s] [ MISC                   ]          0:00:00.6  (  92.5 % )     0:00:00.6 /  0:00:01.5    2.6
[03/24 00:03:57    328s] ---------------------------------------------------------------------------------------------
[03/24 00:03:57    328s]  EcoRoute #1 TOTAL                  0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.6    2.5
[03/24 00:03:57    328s] ---------------------------------------------------------------------------------------------
[03/24 00:03:57    328s] 
[03/24 00:03:57    328s] **optDesign ... cpu = 0:00:13, real = 0:00:09, mem = 2993.1M, totSessionCpu=0:05:29 **
[03/24 00:03:57    328s] New Signature Flow (restoreNanoRouteOptions) ....
[03/24 00:03:57    328s] **INFO: flowCheckPoint #23 PostEcoSummary
[03/24 00:03:57    328s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/24 00:03:57    328s] 
[03/24 00:03:57    328s] Trim Metal Layers:
[03/24 00:03:57    328s] LayerId::1 widthSet size::1
[03/24 00:03:57    328s] LayerId::2 widthSet size::1
[03/24 00:03:57    328s] LayerId::3 widthSet size::1
[03/24 00:03:57    328s] LayerId::4 widthSet size::1
[03/24 00:03:57    328s] LayerId::5 widthSet size::1
[03/24 00:03:57    328s] LayerId::6 widthSet size::1
[03/24 00:03:57    328s] LayerId::7 widthSet size::1
[03/24 00:03:57    328s] LayerId::8 widthSet size::1
[03/24 00:03:58    328s] eee: pegSigSF::1.070000
[03/24 00:03:58    328s] Initializing multi-corner resistance tables ...
[03/24 00:03:58    328s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:03:58    328s] eee: l::2 avDens::0.098306 usedTrk::769.734335 availTrk::7830.000000 sigTrk::769.734335
[03/24 00:03:58    328s] eee: l::3 avDens::0.131642 usedTrk::983.367468 availTrk::7470.000000 sigTrk::983.367468
[03/24 00:03:58    328s] eee: l::4 avDens::0.069015 usedTrk::621.133808 availTrk::9000.000000 sigTrk::621.133808
[03/24 00:03:58    328s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:58    328s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:58    328s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:58    328s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:03:58    328s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225679 uaWl=1.000000 uaWlH=0.145793 aWlH=0.000000 lMod=0 pMax=0.842700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/24 00:03:58    328s] ### Net info: total nets: 2685
[03/24 00:03:58    328s] ### Net info: dirty nets: 0
[03/24 00:03:58    328s] ### Net info: marked as disconnected nets: 0
[03/24 00:03:58    328s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:03:58    328s] #num needed restored net=0
[03/24 00:03:58    328s] #need_extraction net=0 (total=2685)
[03/24 00:03:58    328s] ### Net info: fully routed nets: 2683
[03/24 00:03:58    328s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:03:58    328s] ### Net info: unrouted nets: 0
[03/24 00:03:58    328s] ### Net info: re-extraction nets: 0
[03/24 00:03:58    328s] ### Net info: ignored nets: 0
[03/24 00:03:58    328s] ### Net info: skip routing nets: 0
[03/24 00:03:58    328s] ### import design signature (130): route=660866686 fixed_route=660866686 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1517115214 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:03:58    328s] #Extract in post route mode
[03/24 00:03:58    328s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/24 00:03:58    328s] #Fast data preparation for tQuantus.
[03/24 00:03:58    328s] #Start routing data preparation on Fri Mar 24 00:03:58 2023
[03/24 00:03:58    328s] #
[03/24 00:03:58    328s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:03:58    328s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:58    328s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:58    328s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:58    328s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:58    328s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:03:58    328s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:58    328s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:03:58    328s] #Regenerating Ggrids automatically.
[03/24 00:03:58    328s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:58    328s] #Using automatically generated G-grids.
[03/24 00:03:58    328s] #Done routing data preparation.
[03/24 00:03:58    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3005.20 (MB), peak = 3352.93 (MB)
[03/24 00:03:58    328s] #Start routing data preparation on Fri Mar 24 00:03:58 2023
[03/24 00:03:58    328s] #
[03/24 00:03:58    328s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:03:58    328s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:03:58    328s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:03:58    328s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:03:58    328s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:03:58    329s] #Build and mark too close pins for the same net.
[03/24 00:03:58    329s] #Regenerating Ggrids automatically.
[03/24 00:03:58    329s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:03:58    329s] #Using automatically generated G-grids.
[03/24 00:03:58    329s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:03:58    329s] #Done routing data preparation.
[03/24 00:03:58    329s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3010.77 (MB), peak = 3352.93 (MB)
[03/24 00:03:58    329s] #
[03/24 00:03:58    329s] #Start tQuantus RC extraction...
[03/24 00:03:58    329s] #Start building rc corner(s)...
[03/24 00:03:58    329s] #Number of RC Corner = 1
[03/24 00:03:58    329s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:58    329s] #M1 -> M1 (1)
[03/24 00:03:58    329s] #M2 -> M2 (2)
[03/24 00:03:58    329s] #M3 -> M3 (3)
[03/24 00:03:58    329s] #M4 -> M4 (4)
[03/24 00:03:58    329s] #M5 -> M5 (5)
[03/24 00:03:58    329s] #M6 -> M6 (6)
[03/24 00:03:58    329s] #MQ -> MQ (7)
[03/24 00:03:58    329s] #LM -> LM (8)
[03/24 00:03:58    329s] #SADV-On
[03/24 00:03:58    329s] # Corner(s) : 
[03/24 00:03:58    329s] #rc-typ [25.00]
[03/24 00:03:58    329s] # Corner id: 0
[03/24 00:03:58    329s] # Layout Scale: 1.000000
[03/24 00:03:58    329s] # Has Metal Fill model: yes
[03/24 00:03:58    329s] # Temperature was set
[03/24 00:03:58    329s] # Temperature : 25.000000
[03/24 00:03:58    329s] # Ref. Temp   : 25.000000
[03/24 00:03:58    329s] #SADV-Off
[03/24 00:03:58    329s] #total pattern=120 [8, 324]
[03/24 00:03:58    329s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:58    329s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:58    329s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:58    329s] #number model r/c [1,1] [8,324] read
[03/24 00:03:58    329s] #0 rcmodel(s) requires rebuild
[03/24 00:03:58    329s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3013.29 (MB), peak = 3352.93 (MB)
[03/24 00:03:58    329s] #Start building rc corner(s)...
[03/24 00:03:58    329s] #Number of RC Corner = 1
[03/24 00:03:58    329s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:03:58    329s] #M1 -> M1 (1)
[03/24 00:03:58    329s] #M2 -> M2 (2)
[03/24 00:03:58    329s] #M3 -> M3 (3)
[03/24 00:03:58    329s] #M4 -> M4 (4)
[03/24 00:03:58    329s] #M5 -> M5 (5)
[03/24 00:03:58    329s] #M6 -> M6 (6)
[03/24 00:03:58    329s] #MQ -> MQ (7)
[03/24 00:03:58    329s] #LM -> LM (8)
[03/24 00:03:58    329s] #SADV-On
[03/24 00:03:58    329s] # Corner(s) : 
[03/24 00:03:58    329s] #rc-typ [25.00]
[03/24 00:03:59    329s] # Corner id: 0
[03/24 00:03:59    329s] # Layout Scale: 1.000000
[03/24 00:03:59    329s] # Has Metal Fill model: yes
[03/24 00:03:59    329s] # Temperature was set
[03/24 00:03:59    329s] # Temperature : 25.000000
[03/24 00:03:59    329s] # Ref. Temp   : 25.000000
[03/24 00:03:59    329s] #SADV-Off
[03/24 00:03:59    329s] #total pattern=120 [8, 324]
[03/24 00:03:59    329s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:03:59    329s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:03:59    329s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:03:59    329s] #number model r/c [1,1] [8,324] read
[03/24 00:03:59    329s] #0 rcmodel(s) requires rebuild
[03/24 00:03:59    329s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3014.06 (MB), peak = 3352.93 (MB)
[03/24 00:03:59    329s] #Finish check_net_pin_list step Enter extract
[03/24 00:03:59    329s] #Start init net ripin tree building
[03/24 00:03:59    329s] #Finish init net ripin tree building
[03/24 00:03:59    329s] #Cpu time = 00:00:00
[03/24 00:03:59    329s] #Elapsed time = 00:00:00
[03/24 00:03:59    329s] #Increased memory = 0.00 (MB)
[03/24 00:03:59    329s] #Total memory = 3014.06 (MB)
[03/24 00:03:59    329s] #Peak memory = 3352.93 (MB)
[03/24 00:03:59    329s] #Using multithreading with 6 threads.
[03/24 00:03:59    329s] #begin processing metal fill model file
[03/24 00:03:59    329s] #end processing metal fill model file
[03/24 00:03:59    329s] #Length limit = 200 pitches
[03/24 00:03:59    329s] #opt mode = 2
[03/24 00:03:59    329s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:03:59    329s] #Start generate extraction boxes.
[03/24 00:03:59    329s] #
[03/24 00:03:59    329s] #Extract using 30 x 30 Hboxes
[03/24 00:03:59    329s] #3x3 initial hboxes
[03/24 00:03:59    329s] #Use area based hbox pruning.
[03/24 00:03:59    329s] #0/0 hboxes pruned.
[03/24 00:03:59    329s] #Complete generating extraction boxes.
[03/24 00:03:59    329s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.09GHz 12288KB Cache 12CPU...
[03/24 00:03:59    329s] #Process 0 special clock nets for rc extraction
[03/24 00:03:59    330s] #Total 2683 nets were built. 37 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:04:00    331s] #Run Statistics for Extraction:
[03/24 00:04:00    331s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/24 00:04:00    331s] #   Increased memory =    71.31 (MB), total memory =  3086.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:00    331s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d
[03/24 00:04:00    331s] #Finish registering nets and terms for rcdb.
[03/24 00:04:00    331s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3046.34 (MB), peak = 3352.93 (MB)
[03/24 00:04:00    331s] #RC Statistics: 14524 Res, 7701 Ground Cap, 2550 XCap (Edge to Edge)
[03/24 00:04:00    331s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 2549.04 (7755), Avg L-Edge Length: 7534.98 (3444)
[03/24 00:04:00    331s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d.
[03/24 00:04:00    331s] #Start writing RC data.
[03/24 00:04:00    331s] #Finish writing RC data
[03/24 00:04:00    331s] #Finish writing rcdb with 17207 nodes, 14524 edges, and 5350 xcaps
[03/24 00:04:00    331s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3042.38 (MB), peak = 3352.93 (MB)
[03/24 00:04:00    331s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d' ...
[03/24 00:04:00    331s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d' for reading (mem: 4051.602M)
[03/24 00:04:00    331s] Reading RCDB with compressed RC data.
[03/24 00:04:00    331s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d' for content verification (mem: 4051.602M)
[03/24 00:04:00    331s] Reading RCDB with compressed RC data.
[03/24 00:04:00    331s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d': 0 access done (mem: 4051.602M)
[03/24 00:04:00    331s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d': 0 access done (mem: 4051.602M)
[03/24 00:04:00    331s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4051.602M)
[03/24 00:04:00    331s] Following multi-corner parasitics specified:
[03/24 00:04:00    331s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d (rcdb)
[03/24 00:04:00    331s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d' for reading (mem: 4051.602M)
[03/24 00:04:00    331s] Reading RCDB with compressed RC data.
[03/24 00:04:00    331s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d specified
[03/24 00:04:00    331s] Cell PE_top, hinst 
[03/24 00:04:00    331s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:04:00    331s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_CWOfnH.rcdb.d': 0 access done (mem: 4067.602M)
[03/24 00:04:00    331s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4051.602M)
[03/24 00:04:00    331s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d' for reading (mem: 4051.602M)
[03/24 00:04:00    331s] Reading RCDB with compressed RC data.
[03/24 00:04:00    331s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4051.602M)
[03/24 00:04:00    331s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4051.602M)
[03/24 00:04:00    331s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4051.602M)
[03/24 00:04:00    331s] #
[03/24 00:04:00    331s] #Restore RCDB.
[03/24 00:04:00    331s] #
[03/24 00:04:00    331s] #Complete tQuantus RC extraction.
[03/24 00:04:00    331s] #Cpu time = 00:00:03
[03/24 00:04:00    331s] #Elapsed time = 00:00:03
[03/24 00:04:00    331s] #Increased memory = 31.60 (MB)
[03/24 00:04:00    331s] #Total memory = 3042.38 (MB)
[03/24 00:04:00    331s] #Peak memory = 3352.93 (MB)
[03/24 00:04:00    331s] #
[03/24 00:04:00    331s] #37 inserted nodes are removed
[03/24 00:04:00    331s] ### export design design signature (132): route=122023975 fixed_route=122023975 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2073836582 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:04:01    331s] #	no debugging net set
[03/24 00:04:01    331s] #Start Inst Signature in MT(0)
[03/24 00:04:01    332s] #Start Net Signature in MT(63667255)
[03/24 00:04:01    332s] #Calculate SNet Signature in MT (76073860)
[03/24 00:04:01    332s] #Run time and memory report for RC extraction:
[03/24 00:04:01    332s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:04:01    332s] #Run Statistics for snet signature:
[03/24 00:04:01    332s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.34/6, scale score = 0.22.
[03/24 00:04:01    332s] #    Increased memory =     0.00 (MB), total memory =  2819.84 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:01    332s] #Run Statistics for Net Final Signature:
[03/24 00:04:01    332s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:01    332s] #   Increased memory =     0.00 (MB), total memory =  2819.84 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:01    332s] #Run Statistics for Net launch:
[03/24 00:04:01    332s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.43/6, scale score = 0.74.
[03/24 00:04:01    332s] #    Increased memory =     0.00 (MB), total memory =  2819.84 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:01    332s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:04:01    332s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:01    332s] #   Increased memory =     0.00 (MB), total memory =  2819.84 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:01    332s] #Run Statistics for net signature:
[03/24 00:04:01    332s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.88/6, scale score = 0.48.
[03/24 00:04:01    332s] #    Increased memory =     0.00 (MB), total memory =  2819.84 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:01    332s] #Run Statistics for inst signature:
[03/24 00:04:01    332s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.19/6, scale score = 0.20.
[03/24 00:04:01    332s] #    Increased memory =  -106.87 (MB), total memory =  2819.84 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:01    332s] **optDesign ... cpu = 0:00:16, real = 0:00:13, mem = 2819.8M, totSessionCpu=0:05:32 **
[03/24 00:04:01    332s] Starting delay calculation for Setup views
[03/24 00:04:01    332s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:04:01    332s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:04:01    332s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:04:01    332s] #################################################################################
[03/24 00:04:01    332s] # Design Stage: PostRoute
[03/24 00:04:01    332s] # Design Name: PE_top
[03/24 00:04:01    332s] # Design Mode: 130nm
[03/24 00:04:01    332s] # Analysis Mode: MMMC OCV 
[03/24 00:04:01    332s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:04:01    332s] # Signoff Settings: SI On 
[03/24 00:04:01    332s] #################################################################################
[03/24 00:04:01    332s] Topological Sorting (REAL = 0:00:00.0, MEM = 3883.5M, InitMEM = 3883.5M)
[03/24 00:04:01    332s] Setting infinite Tws ...
[03/24 00:04:01    332s] First Iteration Infinite Tw... 
[03/24 00:04:01    332s] Calculate early delays in OCV mode...
[03/24 00:04:01    332s] Calculate late delays in OCV mode...
[03/24 00:04:01    332s] Start delay calculation (fullDC) (6 T). (MEM=3883.48)
[03/24 00:04:01    332s] End AAE Lib Interpolated Model. (MEM=3895.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:01    332s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d' for reading (mem: 3895.090M)
[03/24 00:04:01    332s] Reading RCDB with compressed RC data.
[03/24 00:04:01    332s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3895.1M)
[03/24 00:04:01    332s] AAE_INFO: 6 threads acquired from CTE.
[03/24 00:04:01    333s] Total number of fetched objects 2683
[03/24 00:04:01    333s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:04:01    333s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:01    333s] End delay calculation. (MEM=4117.57 CPU=0:00:00.7 REAL=0:00:00.0)
[03/24 00:04:01    333s] End delay calculation (fullDC). (MEM=4117.57 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:04:01    333s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4117.6M) ***
[03/24 00:04:01    333s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4109.6M)
[03/24 00:04:01    333s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:04:01    333s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4109.6M)
[03/24 00:04:01    333s] Starting SI iteration 2
[03/24 00:04:01    333s] Calculate early delays in OCV mode...
[03/24 00:04:01    333s] Calculate late delays in OCV mode...
[03/24 00:04:01    333s] Start delay calculation (fullDC) (6 T). (MEM=3984.72)
[03/24 00:04:01    333s] End AAE Lib Interpolated Model. (MEM=3984.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:01    333s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:04:01    333s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:04:01    333s] Total number of fetched objects 2683
[03/24 00:04:01    333s] AAE_INFO-618: Total number of nets in the design is 2685,  1.9 percent of the nets selected for SI analysis
[03/24 00:04:01    333s] End delay calculation. (MEM=4249.85 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:04:01    333s] End delay calculation (fullDC). (MEM=4249.85 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:04:01    333s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4249.9M) ***
[03/24 00:04:02    334s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:05:34 mem=4255.9M)
[03/24 00:04:02    334s] End AAE Lib Interpolated Model. (MEM=4255.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:02    334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4255.9M, EPOCH TIME: 1679630642.149651
[03/24 00:04:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:02    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.021, MEM:4287.9M, EPOCH TIME: 1679630642.170422
[03/24 00:04:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4286.4M, EPOCH TIME: 1679630642.251241
[03/24 00:04:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:02    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.024, MEM:4287.9M, EPOCH TIME: 1679630642.275052
[03/24 00:04:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:14, mem = 3046.2M, totSessionCpu=0:05:34 **
[03/24 00:04:02    334s] Executing marking Critical Nets1
[03/24 00:04:02    334s] **INFO: flowCheckPoint #24 OptimizationRecovery
[03/24 00:04:02    334s] *** Timing Is met
[03/24 00:04:02    334s] *** Check timing (0:00:00.0)
[03/24 00:04:02    334s] Running postRoute recovery in postEcoRoute mode
[03/24 00:04:02    334s] **optDesign ... cpu = 0:00:18, real = 0:00:14, mem = 3046.2M, totSessionCpu=0:05:34 **
[03/24 00:04:02    334s]   Timing/DRV Snapshot: (TGT)
[03/24 00:04:02    334s]      Weighted WNS: 0.000
[03/24 00:04:02    334s]       All  PG WNS: 0.000
[03/24 00:04:02    334s]       High PG WNS: 0.000
[03/24 00:04:02    334s]       All  PG TNS: 0.000
[03/24 00:04:02    334s]       High PG TNS: 0.000
[03/24 00:04:02    334s]       Low  PG TNS: 0.000
[03/24 00:04:02    334s]          Tran DRV: 0 (0)
[03/24 00:04:02    334s]           Cap DRV: 0 (0)
[03/24 00:04:02    334s]        Fanout DRV: 0 (12)
[03/24 00:04:02    334s]            Glitch: 0 (0)
[03/24 00:04:02    334s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s] Checking setup slack degradation ...
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s] Recovery Manager:
[03/24 00:04:02    334s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/24 00:04:02    334s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/24 00:04:02    334s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/24 00:04:02    334s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s] Checking DRV degradation...
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s] Recovery Manager:
[03/24 00:04:02    334s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:02    334s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:02    334s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:02    334s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:04:02    334s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4034.92M, totSessionCpu=0:05:34).
[03/24 00:04:02    334s] **optDesign ... cpu = 0:00:18, real = 0:00:14, mem = 3046.2M, totSessionCpu=0:05:34 **
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s] Latch borrow mode reset to max_borrow
[03/24 00:04:02    334s] **INFO: flowCheckPoint #25 FinalSummary
[03/24 00:04:02    334s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
[03/24 00:04:02    334s] **optDesign ... cpu = 0:00:19, real = 0:00:14, mem = 3042.6M, totSessionCpu=0:05:35 **
[03/24 00:04:02    334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3999.4M, EPOCH TIME: 1679630642.523112
[03/24 00:04:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] 
[03/24 00:04:02    334s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:02    334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.019, REAL:0.018, MEM:4031.4M, EPOCH TIME: 1679630642.540683
[03/24 00:04:02    334s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:02    334s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:02    334s] Saving timing graph ...
[03/24 00:04:02    335s] Done save timing graph
[03/24 00:04:02    335s] 
[03/24 00:04:02    335s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:02    335s] 
[03/24 00:04:02    335s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:03    335s] Starting delay calculation for Hold views
[03/24 00:04:03    335s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:04:03    335s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:04:03    335s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:04:03    335s] #################################################################################
[03/24 00:04:03    335s] # Design Stage: PostRoute
[03/24 00:04:03    335s] # Design Name: PE_top
[03/24 00:04:03    335s] # Design Mode: 130nm
[03/24 00:04:03    335s] # Analysis Mode: MMMC OCV 
[03/24 00:04:03    335s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:04:03    335s] # Signoff Settings: SI On 
[03/24 00:04:03    335s] #################################################################################
[03/24 00:04:03    335s] Topological Sorting (REAL = 0:00:00.0, MEM = 4122.3M, InitMEM = 4122.3M)
[03/24 00:04:03    335s] Setting infinite Tws ...
[03/24 00:04:03    335s] First Iteration Infinite Tw... 
[03/24 00:04:03    335s] Calculate late delays in OCV mode...
[03/24 00:04:03    335s] Calculate early delays in OCV mode...
[03/24 00:04:03    335s] Start delay calculation (fullDC) (6 T). (MEM=4122.32)
[03/24 00:04:03    335s] End AAE Lib Interpolated Model. (MEM=4133.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:03    336s] Total number of fetched objects 2683
[03/24 00:04:03    336s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:04:03    336s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:03    336s] End delay calculation. (MEM=4199.16 CPU=0:00:00.7 REAL=0:00:00.0)
[03/24 00:04:03    336s] End delay calculation (fullDC). (MEM=4199.16 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:04:03    336s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 4199.2M) ***
[03/24 00:04:03    336s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4191.2M)
[03/24 00:04:03    336s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:04:03    336s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4191.2M)
[03/24 00:04:03    336s] Starting SI iteration 2
[03/24 00:04:03    336s] Calculate late delays in OCV mode...
[03/24 00:04:03    336s] Calculate early delays in OCV mode...
[03/24 00:04:03    336s] Start delay calculation (fullDC) (6 T). (MEM=4010.31)
[03/24 00:04:03    337s] End AAE Lib Interpolated Model. (MEM=4010.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:03    337s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:04:03    337s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:04:03    337s] Total number of fetched objects 2683
[03/24 00:04:03    337s] AAE_INFO-618: Total number of nets in the design is 2685,  0.1 percent of the nets selected for SI analysis
[03/24 00:04:03    337s] End delay calculation. (MEM=4255.35 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:04:03    337s] End delay calculation (fullDC). (MEM=4255.35 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:04:03    337s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 4255.4M) ***
[03/24 00:04:03    337s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:00.0 totSessionCpu=0:05:37 mem=4261.4M)
[03/24 00:04:04    337s] Restoring timing graph ...
[03/24 00:04:04    338s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:04:04    338s] Done restore timing graph
[03/24 00:04:07    338s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.199  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:04:07    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4042.4M, EPOCH TIME: 1679630647.066664
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] 
[03/24 00:04:07    338s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:07    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.027, REAL:0.026, MEM:4043.8M, EPOCH TIME: 1679630647.092555
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4043.8M, EPOCH TIME: 1679630647.101230
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] 
[03/24 00:04:07    338s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:07    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.030, MEM:4043.8M, EPOCH TIME: 1679630647.131516
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4043.8M, EPOCH TIME: 1679630647.139835
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] 
[03/24 00:04:07    338s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:07    338s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:4043.8M, EPOCH TIME: 1679630647.165180
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] *** Final Summary (holdfix) CPU=0:00:03.8, REAL=0:00:05.0, MEM=4043.8M
[03/24 00:04:07    338s] **optDesign ... cpu = 0:00:22, real = 0:00:19, mem = 3032.6M, totSessionCpu=0:05:39 **
[03/24 00:04:07    338s]  ReSet Options after AAE Based Opt flow 
[03/24 00:04:07    338s] *** Finished optDesign ***
[03/24 00:04:07    338s] 
[03/24 00:04:07    338s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:22.7 real=0:00:18.8)
[03/24 00:04:07    338s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:07    338s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.3 real=0:00:03.2)
[03/24 00:04:07    338s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[03/24 00:04:07    338s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:07    338s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.4 real=0:00:01.2)
[03/24 00:04:07    338s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.3)
[03/24 00:04:07    338s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:07    338s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:05.8 real=0:00:04.5)
[03/24 00:04:07    338s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/24 00:04:07    338s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.6 real=0:00:00.7)
[03/24 00:04:07    338s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.3 real=0:00:01.1)
[03/24 00:04:07    338s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:07    338s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/24 00:04:07    338s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:07    338s] Info: Destroy the CCOpt slew target map.
[03/24 00:04:07    338s] clean pInstBBox. size 0
[03/24 00:04:07    338s] All LLGs are deleted
[03/24 00:04:07    338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:07    338s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4035.8M, EPOCH TIME: 1679630647.237039
[03/24 00:04:07    338s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4035.8M, EPOCH TIME: 1679630647.237135
[03/24 00:04:07    338s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:04:07    338s] *** optDesign #6 [finish] : cpu/real = 0:00:22.4/0:00:18.7 (1.2), totSession cpu/real = 0:05:38.6/0:20:06.2 (0.3), mem = 4035.8M
[03/24 00:04:07    338s] 
[03/24 00:04:07    338s] =============================================================================================
[03/24 00:04:07    338s]  Final TAT Report : optDesign #6                                                21.14-s109_1
[03/24 00:04:07    338s] =============================================================================================
[03/24 00:04:07    338s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:07    338s] ---------------------------------------------------------------------------------------------
[03/24 00:04:07    338s] [ InitOpt                ]      1   0:00:01.0  (   5.4 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:04:07    338s] [ DrvOpt                 ]      1   0:00:01.1  (   6.0 % )     0:00:01.1 /  0:00:01.2    1.1
[03/24 00:04:07    338s] [ HoldOpt                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:04:07    338s] [ ViewPruning            ]     19   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:04:07    338s] [ LayerAssignment        ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.0
[03/24 00:04:07    338s] [ BuildHoldData          ]      1   0:00:01.7  (   9.3 % )     0:00:02.8 /  0:00:04.1    1.5
[03/24 00:04:07    338s] [ OptSummaryReport       ]      6   0:00:01.4  (   7.3 % )     0:00:05.3 /  0:00:04.7    0.9
[03/24 00:04:07    338s] [ DrvReport              ]     10   0:00:02.5  (  13.6 % )     0:00:02.5 /  0:00:00.5    0.2
[03/24 00:04:07    338s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[03/24 00:04:07    338s] [ CellServerInit         ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:04:07    338s] [ LibAnalyzerInit        ]      2   0:00:01.4  (   7.7 % )     0:00:01.4 /  0:00:01.5    1.0
[03/24 00:04:07    338s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:04:07    338s] [ ClockDrv               ]      1   0:00:01.2  (   6.2 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:04:07    338s] [ EcoRoute               ]      1   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:01.6    2.5
[03/24 00:04:07    338s] [ ExtractRC              ]      2   0:00:03.2  (  17.2 % )     0:00:03.2 /  0:00:03.3    1.0
[03/24 00:04:07    338s] [ TimingUpdate           ]     27   0:00:02.2  (  11.8 % )     0:00:03.1 /  0:00:06.7    2.1
[03/24 00:04:07    338s] [ FullDelayCalc          ]      8   0:00:00.9  (   4.8 % )     0:00:00.9 /  0:00:03.0    3.3
[03/24 00:04:07    338s] [ TimingReport           ]      8   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.5    2.0
[03/24 00:04:07    338s] [ GenerateReports        ]      2   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    0.9
[03/24 00:04:07    338s] [ MISC                   ]          0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    0.9
[03/24 00:04:07    338s] ---------------------------------------------------------------------------------------------
[03/24 00:04:07    338s]  optDesign #6 TOTAL                 0:00:18.7  ( 100.0 % )     0:00:18.7 /  0:00:22.4    1.2
[03/24 00:04:07    338s] ---------------------------------------------------------------------------------------------
[03/24 00:04:07    338s] 
[03/24 00:04:07    338s] <CMD> saveDesign db/PE_top_postroute_1.enc
[03/24 00:04:07    338s] The in-memory database contained RC information but was not saved. To save 
[03/24 00:04:07    338s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/24 00:04:07    338s] so it should only be saved when it is really desired.
[03/24 00:04:07    338s] #% Begin save design ... (date=03/24 00:04:07, mem=3031.6M)
[03/24 00:04:07    338s] % Begin Save ccopt configuration ... (date=03/24 00:04:07, mem=3031.6M)
[03/24 00:04:07    338s] % End Save ccopt configuration ... (date=03/24 00:04:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=3031.6M, current mem=3031.6M)
[03/24 00:04:07    338s] % Begin Save netlist data ... (date=03/24 00:04:07, mem=3031.6M)
[03/24 00:04:07    338s] Writing Binary DB to db/PE_top_postroute_1.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:04:07    338s] % End Save netlist data ... (date=03/24 00:04:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=3033.0M, current mem=3033.0M)
[03/24 00:04:07    338s] Saving symbol-table file in separate thread ...
[03/24 00:04:07    338s] Saving congestion map file in separate thread ...
[03/24 00:04:07    338s] Saving congestion map file db/PE_top_postroute_1.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:04:07    338s] % Begin Save AAE data ... (date=03/24 00:04:07, mem=3033.0M)
[03/24 00:04:07    338s] Saving AAE Data ...
[03/24 00:04:07    338s] % End Save AAE data ... (date=03/24 00:04:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=3033.0M, current mem=3033.0M)
[03/24 00:04:07    338s] Saving preference file db/PE_top_postroute_1.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:04:07    338s] Saving mode setting ...
[03/24 00:04:07    338s] Saving global file ...
[03/24 00:04:08    338s] Saving Drc markers ...
[03/24 00:04:08    338s] ... No Drc file written since there is no markers found.
[03/24 00:04:08    338s] % Begin Save routing data ... (date=03/24 00:04:08, mem=3033.5M)
[03/24 00:04:08    338s] Saving route file ...
[03/24 00:04:08    338s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4038.4M) ***
[03/24 00:04:08    339s] % End Save routing data ... (date=03/24 00:04:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=3033.6M, current mem=3033.6M)
[03/24 00:04:08    339s] Saving special route data file in separate thread ...
[03/24 00:04:08    339s] Saving PG file in separate thread ...
[03/24 00:04:08    339s] Saving placement file in separate thread ...
[03/24 00:04:08    339s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:04:08    339s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:08    339s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:04:08    339s] Saving PG file db/PE_top_postroute_1.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:04:08 2023)
[03/24 00:04:08    339s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4068.4M) ***
[03/24 00:04:08    339s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4068.4M) ***
[03/24 00:04:08    339s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:08    339s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:09    339s] Saving property file db/PE_top_postroute_1.enc.dat.tmp/PE_top.prop
[03/24 00:04:09    339s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4060.4M) ***
[03/24 00:04:09    339s] #Saving pin access data to file db/PE_top_postroute_1.enc.dat.tmp/PE_top.apa ...
[03/24 00:04:09    339s] #
[03/24 00:04:09    339s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_1.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:04:09    339s] Saving preRoute extraction data in directory 'db/PE_top_postroute_1.enc.dat.tmp/extraction/' ...
[03/24 00:04:09    339s] Checksum of RCGrid density data::96
[03/24 00:04:09    339s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:09    339s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:09    339s] % Begin Save power constraints data ... (date=03/24 00:04:09, mem=3033.7M)
[03/24 00:04:10    339s] % End Save power constraints data ... (date=03/24 00:04:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=3033.7M, current mem=3033.7M)
[03/24 00:04:10    339s] Generated self-contained design PE_top_postroute_1.enc.dat.tmp
[03/24 00:04:10    339s] #% End save design ... (date=03/24 00:04:10, total cpu=0:00:00.8, real=0:00:03.0, peak res=3033.9M, current mem=3033.9M)
[03/24 00:04:10    339s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] <CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
[03/24 00:04:10    339s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3033.9M, totSessionCpu=0:05:39 **
[03/24 00:04:10    339s] *** optDesign #7 [begin] : totSession cpu/real = 0:05:39.4/0:20:09.4 (0.3), mem = 4038.4M
[03/24 00:04:10    339s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:04:10    339s] GigaOpt running with 6 threads.
[03/24 00:04:10    339s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:05:39.4/0:20:09.4 (0.3), mem = 4038.4M
[03/24 00:04:10    339s] **INFO: User settings:
[03/24 00:04:10    339s] setNanoRouteMode -drouteAntennaFactor                           1
[03/24 00:04:10    339s] setNanoRouteMode -drouteAutoStop                                false
[03/24 00:04:10    339s] setNanoRouteMode -drouteFixAntenna                              true
[03/24 00:04:10    339s] setNanoRouteMode -drouteOnGridOnly                              none
[03/24 00:04:10    339s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/24 00:04:10    339s] setNanoRouteMode -drouteStartIteration                          0
[03/24 00:04:10    339s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/24 00:04:10    339s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/24 00:04:10    339s] setNanoRouteMode -extractDesignSignature                        133228957
[03/24 00:04:10    339s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/24 00:04:10    339s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/24 00:04:10    339s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/24 00:04:10    339s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/24 00:04:10    339s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/24 00:04:10    339s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/24 00:04:10    339s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/24 00:04:10    339s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/24 00:04:10    339s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/24 00:04:10    339s] setNanoRouteMode -routeSiEffort                                 max
[03/24 00:04:10    339s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/24 00:04:10    339s] setNanoRouteMode -routeWithSiDriven                             true
[03/24 00:04:10    339s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/24 00:04:10    339s] setNanoRouteMode -routeWithTimingDriven                         true
[03/24 00:04:10    339s] setNanoRouteMode -routeWithViaInPin                             true
[03/24 00:04:10    339s] setNanoRouteMode -timingEngine                                  .timing_file_406155.tif.gz
[03/24 00:04:10    339s] setDesignMode -process                                          130
[03/24 00:04:10    339s] setExtractRCMode -coupled                                       true
[03/24 00:04:10    339s] setExtractRCMode -coupling_c_th                                 0.4
[03/24 00:04:10    339s] setExtractRCMode -effortLevel                                   medium
[03/24 00:04:10    339s] setExtractRCMode -engine                                        postRoute
[03/24 00:04:10    339s] setExtractRCMode -noCleanRCDB                                   true
[03/24 00:04:10    339s] setExtractRCMode -nrNetInMemory                                 100000
[03/24 00:04:10    339s] setExtractRCMode -relative_c_th                                 1
[03/24 00:04:10    339s] setExtractRCMode -total_c_th                                    0
[03/24 00:04:10    339s] setDelayCalMode -enable_high_fanout                             true
[03/24 00:04:10    339s] setDelayCalMode -engine                                         aae
[03/24 00:04:10    339s] setDelayCalMode -ignoreNetLoad                                  false
[03/24 00:04:10    339s] setDelayCalMode -reportOutBound                                 true
[03/24 00:04:10    339s] setDelayCalMode -SIAware                                        true
[03/24 00:04:10    339s] setDelayCalMode -socv_accuracy_mode                             low
[03/24 00:04:10    339s] setOptMode -activeHoldViews                                     { holdAnalysis }
[03/24 00:04:10    339s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/24 00:04:10    339s] setOptMode -addInst                                             true
[03/24 00:04:10    339s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/24 00:04:10    339s] setOptMode -allEndPoints                                        true
[03/24 00:04:10    339s] setOptMode -autoHoldViews                                       { holdAnalysis}
[03/24 00:04:10    339s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/24 00:04:10    339s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/24 00:04:10    339s] setOptMode -autoViewHoldTargetSlack                             500
[03/24 00:04:10    339s] setOptMode -deleteInst                                          true
[03/24 00:04:10    339s] setOptMode -drcMargin                                           0.1
[03/24 00:04:10    339s] setOptMode -effort                                              high
[03/24 00:04:10    339s] setOptMode -fixDrc                                              true
[03/24 00:04:10    339s] setOptMode -fixFanoutLoad                                       true
[03/24 00:04:10    339s] setOptMode -holdTargetSlack                                     0.05
[03/24 00:04:10    339s] setOptMode -maxLength                                           1000
[03/24 00:04:10    339s] setOptMode -optimizeFF                                          true
[03/24 00:04:10    339s] setOptMode -preserveAllSequential                               false
[03/24 00:04:10    339s] setOptMode -restruct                                            false
[03/24 00:04:10    339s] setOptMode -setupTargetSlack                                    0.05
[03/24 00:04:10    339s] setOptMode -usefulSkew                                          false
[03/24 00:04:10    339s] setOptMode -usefulSkewCTS                                       true
[03/24 00:04:10    339s] setSIMode -separate_delta_delay_on_data                         true
[03/24 00:04:10    339s] setPlaceMode -place_global_max_density                          0.8
[03/24 00:04:10    339s] setPlaceMode -place_global_uniform_density                      true
[03/24 00:04:10    339s] setPlaceMode -timingDriven                                      true
[03/24 00:04:10    339s] setAnalysisMode -analysisType                                   onChipVariation
[03/24 00:04:10    339s] setAnalysisMode -checkType                                      setup
[03/24 00:04:10    339s] setAnalysisMode -clkSrcPath                                     true
[03/24 00:04:10    339s] setAnalysisMode -clockPropagation                               sdcControl
[03/24 00:04:10    339s] setAnalysisMode -cppr                                           both
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:10    339s] Summary for sequential cells identification: 
[03/24 00:04:10    339s]   Identified SBFF number: 112
[03/24 00:04:10    339s]   Identified MBFF number: 0
[03/24 00:04:10    339s]   Identified SB Latch number: 0
[03/24 00:04:10    339s]   Identified MB Latch number: 0
[03/24 00:04:10    339s]   Not identified SBFF number: 8
[03/24 00:04:10    339s]   Not identified MBFF number: 0
[03/24 00:04:10    339s]   Not identified SB Latch number: 0
[03/24 00:04:10    339s]   Not identified MB Latch number: 0
[03/24 00:04:10    339s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:10    339s]  Visiting view : setupAnalysis
[03/24 00:04:10    339s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:10    339s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:10    339s]  Visiting view : holdAnalysis
[03/24 00:04:10    339s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:10    339s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:10    339s] TLC MultiMap info (StdDelay):
[03/24 00:04:10    339s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:10    339s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:10    339s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:10    339s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:10    339s]  Setting StdDelay to: 22.7ps
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:10    339s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:04:10    339s] OPERPROF: Starting DPlace-Init at level 1, MEM:4038.4M, EPOCH TIME: 1679630650.590967
[03/24 00:04:10    339s] Processing tracks to init pin-track alignment.
[03/24 00:04:10    339s] z: 2, totalTracks: 1
[03/24 00:04:10    339s] z: 4, totalTracks: 1
[03/24 00:04:10    339s] z: 6, totalTracks: 1
[03/24 00:04:10    339s] z: 8, totalTracks: 1
[03/24 00:04:10    339s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:04:10    339s] All LLGs are deleted
[03/24 00:04:10    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4038.4M, EPOCH TIME: 1679630650.593984
[03/24 00:04:10    339s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4038.4M, EPOCH TIME: 1679630650.594296
[03/24 00:04:10    339s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4038.4M, EPOCH TIME: 1679630650.594846
[03/24 00:04:10    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4134.4M, EPOCH TIME: 1679630650.598321
[03/24 00:04:10    339s] Max number of tech site patterns supported in site array is 256.
[03/24 00:04:10    339s] Core basic site is IBM13SITE
[03/24 00:04:10    339s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4134.4M, EPOCH TIME: 1679630650.609047
[03/24 00:04:10    339s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:04:10    339s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:04:10    339s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.005, REAL:0.004, MEM:4134.4M, EPOCH TIME: 1679630650.613067
[03/24 00:04:10    339s] Fast DP-INIT is on for default
[03/24 00:04:10    339s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:04:10    339s] Atter site array init, number of instance map data is 0.
[03/24 00:04:10    339s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.017, MEM:4134.4M, EPOCH TIME: 1679630650.615034
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:10    339s] OPERPROF:     Starting CMU at level 3, MEM:4134.4M, EPOCH TIME: 1679630650.615879
[03/24 00:04:10    339s] OPERPROF:     Finished CMU at level 3, CPU:0.006, REAL:0.019, MEM:4134.4M, EPOCH TIME: 1679630650.634890
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:04:10    339s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.042, MEM:4038.4M, EPOCH TIME: 1679630650.636739
[03/24 00:04:10    339s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4038.4M, EPOCH TIME: 1679630650.636880
[03/24 00:04:10    339s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:4038.4M, EPOCH TIME: 1679630650.640839
[03/24 00:04:10    339s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4038.4MB).
[03/24 00:04:10    339s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.052, MEM:4038.4M, EPOCH TIME: 1679630650.642863
[03/24 00:04:10    339s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4038.4M, EPOCH TIME: 1679630650.643002
[03/24 00:04:10    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:10    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:10    339s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.014, REAL:0.010, MEM:3993.4M, EPOCH TIME: 1679630650.653472
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] Creating Lib Analyzer ...
[03/24 00:04:10    339s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:04:10    339s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:04:10    339s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:04:10    339s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:04:10    339s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:04:10    339s] 
[03/24 00:04:10    339s] {RT rc-typ 0 4 4 0}
[03/24 00:04:11    340s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:40 mem=3999.4M
[03/24 00:04:11    340s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:40 mem=3999.4M
[03/24 00:04:11    340s] Creating Lib Analyzer, finished. 
[03/24 00:04:11    340s] Effort level <high> specified for reg2reg path_group
[03/24 00:04:11    340s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3055.6M, totSessionCpu=0:05:41 **
[03/24 00:04:11    340s] Existing Dirty Nets : 0
[03/24 00:04:11    340s] New Signature Flow (optDesignCheckOptions) ....
[03/24 00:04:11    340s] #Taking db snapshot
[03/24 00:04:11    340s] #Taking db snapshot ... done
[03/24 00:04:11    340s] OPERPROF: Starting checkPlace at level 1, MEM:4025.4M, EPOCH TIME: 1679630651.437230
[03/24 00:04:11    340s] Processing tracks to init pin-track alignment.
[03/24 00:04:11    340s] z: 2, totalTracks: 1
[03/24 00:04:11    340s] z: 4, totalTracks: 1
[03/24 00:04:11    340s] z: 6, totalTracks: 1
[03/24 00:04:11    340s] z: 8, totalTracks: 1
[03/24 00:04:11    340s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:04:11    340s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4025.4M, EPOCH TIME: 1679630651.440685
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:11    340s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.025, REAL:0.023, MEM:4057.4M, EPOCH TIME: 1679630651.464064
[03/24 00:04:11    340s] Begin checking placement ... (start mem=4025.4M, init mem=4057.4M)
[03/24 00:04:11    340s] Begin checking exclusive groups violation ...
[03/24 00:04:11    340s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:04:11    340s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] Running CheckPlace using 6 threads!...
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] ...checkPlace MT is done!
[03/24 00:04:11    340s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4057.4M, EPOCH TIME: 1679630651.483698
[03/24 00:04:11    340s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4057.4M, EPOCH TIME: 1679630651.485720
[03/24 00:04:11    340s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:04:11    340s] *info: Unplaced = 0           
[03/24 00:04:11    340s] Placement Density:30.60%(34428/112493)
[03/24 00:04:11    340s] Placement Density (including fixed std cells):30.60%(34428/112493)
[03/24 00:04:11    340s] All LLGs are deleted
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4057.4M, EPOCH TIME: 1679630651.487575
[03/24 00:04:11    340s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4057.4M, EPOCH TIME: 1679630651.487853
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4057.4M)
[03/24 00:04:11    340s] OPERPROF: Finished checkPlace at level 1, CPU:0.079, REAL:0.052, MEM:4057.4M, EPOCH TIME: 1679630651.488999
[03/24 00:04:11    340s]  Initial DC engine is -> aae
[03/24 00:04:11    340s]  
[03/24 00:04:11    340s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/24 00:04:11    340s]  
[03/24 00:04:11    340s]  
[03/24 00:04:11    340s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/24 00:04:11    340s]  
[03/24 00:04:11    340s] Reset EOS DB
[03/24 00:04:11    340s] Ignoring AAE DB Resetting ...
[03/24 00:04:11    340s]  Set Options for AAE Based Opt flow 
[03/24 00:04:11    340s] *** optDesign -postRoute ***
[03/24 00:04:11    340s] DRC Margin: user margin 0.1; extra margin 0
[03/24 00:04:11    340s] Setup Target Slack: user slack 0.05
[03/24 00:04:11    340s] Hold Target Slack: user slack 0.05
[03/24 00:04:11    340s] All LLGs are deleted
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4057.4M, EPOCH TIME: 1679630651.500670
[03/24 00:04:11    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4057.4M, EPOCH TIME: 1679630651.500956
[03/24 00:04:11    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4057.4M, EPOCH TIME: 1679630651.501592
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4121.4M, EPOCH TIME: 1679630651.503957
[03/24 00:04:11    340s] Max number of tech site patterns supported in site array is 256.
[03/24 00:04:11    340s] Core basic site is IBM13SITE
[03/24 00:04:11    340s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4121.4M, EPOCH TIME: 1679630651.515202
[03/24 00:04:11    340s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:04:11    340s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:04:11    340s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:4153.4M, EPOCH TIME: 1679630651.521044
[03/24 00:04:11    340s] Fast DP-INIT is on for default
[03/24 00:04:11    340s] Atter site array init, number of instance map data is 0.
[03/24 00:04:11    340s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.021, REAL:0.019, MEM:4153.4M, EPOCH TIME: 1679630651.523183
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:11    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.025, MEM:4057.4M, EPOCH TIME: 1679630651.526230
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] Multi-VT timing optimization disabled based on library information.
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:11    340s] Deleting Lib Analyzer.
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:11    340s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:11    340s] Summary for sequential cells identification: 
[03/24 00:04:11    340s]   Identified SBFF number: 112
[03/24 00:04:11    340s]   Identified MBFF number: 0
[03/24 00:04:11    340s]   Identified SB Latch number: 0
[03/24 00:04:11    340s]   Identified MB Latch number: 0
[03/24 00:04:11    340s]   Not identified SBFF number: 8
[03/24 00:04:11    340s]   Not identified MBFF number: 0
[03/24 00:04:11    340s]   Not identified SB Latch number: 0
[03/24 00:04:11    340s]   Not identified MB Latch number: 0
[03/24 00:04:11    340s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:11    340s]  Visiting view : setupAnalysis
[03/24 00:04:11    340s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:11    340s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:11    340s]  Visiting view : holdAnalysis
[03/24 00:04:11    340s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:11    340s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:11    340s] TLC MultiMap info (StdDelay):
[03/24 00:04:11    340s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:11    340s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:11    340s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:11    340s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:11    340s]  Setting StdDelay to: 22.7ps
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:11    340s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:05:40.7/0:20:10.5 (0.3), mem = 4057.4M
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] =============================================================================================
[03/24 00:04:11    340s]  Step TAT Report : InitOpt #1 / optDesign #7                                    21.14-s109_1
[03/24 00:04:11    340s] =============================================================================================
[03/24 00:04:11    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:11    340s] ---------------------------------------------------------------------------------------------
[03/24 00:04:11    340s] [ CellServerInit         ]      2   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/24 00:04:11    340s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  60.2 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:04:11    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:11    340s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:11    340s] [ CheckPlace             ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:04:11    340s] [ TimingUpdate           ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.1    4.4
[03/24 00:04:11    340s] [ MISC                   ]          0:00:00.3  (  29.7 % )     0:00:00.3 /  0:00:00.4    1.2
[03/24 00:04:11    340s] ---------------------------------------------------------------------------------------------
[03/24 00:04:11    340s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:04:11    340s] ---------------------------------------------------------------------------------------------
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s] ** INFO : this run is activating 'postRoute' automaton
[03/24 00:04:11    340s] **INFO: flowCheckPoint #26 InitialSummary
[03/24 00:04:11    340s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 4057.445M)
[03/24 00:04:11    340s] tQuantus: Use design signature to decide re-extraction is ON
[03/24 00:04:11    340s] #Start Inst Signature in MT(0)
[03/24 00:04:11    340s] #Start Net Signature in MT(63667255)
[03/24 00:04:11    340s] #Calculate SNet Signature in MT (76073860)
[03/24 00:04:11    340s] #Run time and memory report for RC extraction:
[03/24 00:04:11    340s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:04:11    340s] #Run Statistics for snet signature:
[03/24 00:04:11    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/6, scale score = 0.23.
[03/24 00:04:11    340s] #    Increased memory =     0.00 (MB), total memory =  3048.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:11    340s] #Run Statistics for Net Final Signature:
[03/24 00:04:11    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:11    340s] #   Increased memory =     0.00 (MB), total memory =  3048.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:11    340s] #Run Statistics for Net launch:
[03/24 00:04:11    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.37/6, scale score = 0.73.
[03/24 00:04:11    340s] #    Increased memory =     0.00 (MB), total memory =  3048.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:11    340s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:04:11    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:11    340s] #   Increased memory =     0.00 (MB), total memory =  3048.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:11    340s] #Run Statistics for net signature:
[03/24 00:04:11    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.78/6, scale score = 0.46.
[03/24 00:04:11    340s] #    Increased memory =     0.00 (MB), total memory =  3048.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:11    340s] #Run Statistics for inst signature:
[03/24 00:04:11    340s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/6, scale score = 0.24.
[03/24 00:04:11    340s] #    Increased memory =    -8.45 (MB), total memory =  3048.00 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:11    340s] tQuantus: Original signature = 133228957, new signature = 133228957
[03/24 00:04:11    340s] tQuantus: Design is clean by design signature
[03/24 00:04:11    340s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d' for reading (mem: 4049.445M)
[03/24 00:04:11    340s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4049.445M)
[03/24 00:04:11    340s] The design is extracted. Skipping TQuantus.
[03/24 00:04:11    340s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d' for reading (mem: 4049.445M)
[03/24 00:04:11    340s] Reading RCDB with compressed RC data.
[03/24 00:04:11    340s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4051.4M)
[03/24 00:04:11    340s] End AAE Lib Interpolated Model. (MEM=4051.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:11    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4051.4M, EPOCH TIME: 1679630651.683003
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] 
[03/24 00:04:11    340s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:11    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.029, REAL:0.026, MEM:4051.4M, EPOCH TIME: 1679630651.708969
[03/24 00:04:11    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:11    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    340s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4218.8M, EPOCH TIME: 1679630651.806324
[03/24 00:04:11    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    341s] 
[03/24 00:04:11    341s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:11    341s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.025, MEM:4220.3M, EPOCH TIME: 1679630651.831250
[03/24 00:04:11    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:11    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    341s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 3047.2M, totSessionCpu=0:05:41 **
[03/24 00:04:11    341s] OPTC: m1 20.0 20.0
[03/24 00:04:11    341s] Setting latch borrow mode to budget during optimization.
[03/24 00:04:11    341s] Info: Done creating the CCOpt slew target map.
[03/24 00:04:11    341s] **INFO: flowCheckPoint #27 OptimizationPass1
[03/24 00:04:11    341s] Glitch fixing enabled
[03/24 00:04:11    341s] *** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:05:41.3/0:20:10.9 (0.3), mem = 4018.3M
[03/24 00:04:11    341s] Running CCOpt-PRO on entire clock network
[03/24 00:04:11    341s] Net route status summary:
[03/24 00:04:11    341s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:04:11    341s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:04:11    341s] Clock tree cells fixed by user: 0 out of 17 (0%)
[03/24 00:04:11    341s] PRO...
[03/24 00:04:11    341s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/24 00:04:11    341s] Initializing clock structures...
[03/24 00:04:11    341s]   Creating own balancer
[03/24 00:04:11    341s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/24 00:04:11    341s]   Removing CTS place status from clock tree and sinks.
[03/24 00:04:11    341s]   Removed CTS place status from 17 clock cells (out of 19 ) and 0 clock sinks (out of 0 ).
[03/24 00:04:11    341s]   Initializing legalizer
[03/24 00:04:11    341s]   Using cell based legalization.
[03/24 00:04:11    341s]   Leaving CCOpt scope - Initializing placement interface...
[03/24 00:04:11    341s] OPERPROF: Starting DPlace-Init at level 1, MEM:4018.3M, EPOCH TIME: 1679630651.975156
[03/24 00:04:11    341s] Processing tracks to init pin-track alignment.
[03/24 00:04:11    341s] z: 2, totalTracks: 1
[03/24 00:04:11    341s] z: 4, totalTracks: 1
[03/24 00:04:11    341s] z: 6, totalTracks: 1
[03/24 00:04:11    341s] z: 8, totalTracks: 1
[03/24 00:04:11    341s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:04:11    341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4018.3M, EPOCH TIME: 1679630651.979689
[03/24 00:04:11    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:11    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:12    341s] 
[03/24 00:04:12    341s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:12    341s] 
[03/24 00:04:12    341s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:04:12    341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.027, REAL:0.026, MEM:4050.3M, EPOCH TIME: 1679630652.005834
[03/24 00:04:12    341s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4050.3M, EPOCH TIME: 1679630652.005967
[03/24 00:04:12    341s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.004, REAL:0.004, MEM:4050.3M, EPOCH TIME: 1679630652.009877
[03/24 00:04:12    341s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=4050.3MB).
[03/24 00:04:12    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.036, REAL:0.035, MEM:4050.3M, EPOCH TIME: 1679630652.010432
[03/24 00:04:12    341s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:12    341s] (I)      Default pattern map key = PE_top_default.
[03/24 00:04:12    341s] (I)      Load db... (mem=4050.3M)
[03/24 00:04:12    341s] (I)      Read data from FE... (mem=4050.3M)
[03/24 00:04:12    341s] (I)      Number of ignored instance 0
[03/24 00:04:12    341s] (I)      Number of inbound cells 0
[03/24 00:04:12    341s] (I)      Number of opened ILM blockages 0
[03/24 00:04:12    341s] (I)      Number of instances temporarily fixed by detailed placement 716
[03/24 00:04:12    341s] (I)      numMoveCells=1900, numMacros=0  numPads=68  numMultiRowHeightInsts=0
[03/24 00:04:12    341s] (I)      cell height: 3600, count: 2616
[03/24 00:04:12    341s] (I)      Read rows... (mem=4050.3M)
[03/24 00:04:12    341s] (I)      rowRegion is not equal to core box, resetting core box
[03/24 00:04:12    341s] (I)      rowRegion : (7000, 7000) - (343000, 341800)
[03/24 00:04:12    341s] (I)      coreBox   : (7000, 7000) - (343000, 343000)
[03/24 00:04:12    341s] (I)      Done Read rows (cpu=0.000s, mem=4050.3M)
[03/24 00:04:12    341s] (I)      Done Read data from FE (cpu=0.004s, mem=4050.3M)
[03/24 00:04:12    341s] (I)      Done Load db (cpu=0.004s, mem=4050.3M)
[03/24 00:04:12    341s] (I)      Constructing placeable region... (mem=4050.3M)
[03/24 00:04:12    341s] (I)      Constructing bin map
[03/24 00:04:12    341s] (I)      Initialize bin information with width=36000 height=36000
[03/24 00:04:12    341s] (I)      Done constructing bin map
[03/24 00:04:12    341s] (I)      Compute region effective width... (mem=4050.3M)
[03/24 00:04:12    341s] (I)      Done Compute region effective width (cpu=0.000s, mem=4050.3M)
[03/24 00:04:12    341s] (I)      Done Constructing placeable region (cpu=0.001s, mem=4050.3M)
[03/24 00:04:12    341s]   Legalizer reserving space for clock trees
[03/24 00:04:12    341s]   Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]   Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]   Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]   Reconstructing clock tree datastructures, skew aware...
[03/24 00:04:12    341s]     Validating CTS configuration...
[03/24 00:04:12    341s]     Checking module port directions...
[03/24 00:04:12    341s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:12    341s]     Non-default CCOpt properties:
[03/24 00:04:12    341s]       Public non-default CCOpt properties:
[03/24 00:04:12    341s]         adjacent_rows_legal: true (default: false)
[03/24 00:04:12    341s]         cell_density is set for at least one object
[03/24 00:04:12    341s]         cell_halo_rows: 0 (default: 1)
[03/24 00:04:12    341s]         cell_halo_sites: 0 (default: 4)
[03/24 00:04:12    341s]         primary_delay_corner: worstDelay (default: )
[03/24 00:04:12    341s]         route_type is set for at least one object
[03/24 00:04:12    341s]         source_driver is set for at least one object
[03/24 00:04:12    341s]         target_insertion_delay is set for at least one object
[03/24 00:04:12    341s]         target_max_trans is set for at least one object
[03/24 00:04:12    341s]         target_max_trans_sdc is set for at least one object
[03/24 00:04:12    341s]         target_skew is set for at least one object
[03/24 00:04:12    341s]         target_skew_wire is set for at least one object
[03/24 00:04:12    341s]         use_inverters is set for at least one object
[03/24 00:04:12    341s]       Private non-default CCOpt properties:
[03/24 00:04:12    341s]         allow_non_fterm_identical_swaps: 0 (default: true)
[03/24 00:04:12    341s]         clock_nets_detailed_routed: 1 (default: false)
[03/24 00:04:12    341s]         cluster_when_starting_skewing: 1 (default: false)
[03/24 00:04:12    341s]         force_design_routing_status: 1 (default: auto)
[03/24 00:04:12    341s]         mini_not_full_band_size_factor: 0 (default: 100)
[03/24 00:04:12    341s]         pro_enable_post_commit_delay_update: 1 (default: false)
[03/24 00:04:12    341s]         r2r_iterations: 5 (default: 1)
[03/24 00:04:12    341s]     Route type trimming info:
[03/24 00:04:12    341s]       No route type modifications were made.
[03/24 00:04:12    341s] End AAE Lib Interpolated Model. (MEM=4053.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.165
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s] (I)      Initializing Steiner engine. 
[03/24 00:04:12    341s] (I)      ================== Layers ==================
[03/24 00:04:12    341s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:04:12    341s] (I)      | DB# | ID | Name |  Type | #Masks | Extra |
[03/24 00:04:12    341s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:04:12    341s] (I)      |  33 |  0 |   CA |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   1 |  1 |   M1 |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  34 |  1 |   V1 |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   2 |  2 |   M2 |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  35 |  2 |   V2 |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   3 |  3 |   M3 |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  36 |  3 |   V3 |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   4 |  4 |   M4 |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  37 |  4 |   V4 |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   5 |  5 |   M5 |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  38 |  5 |   V5 |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   6 |  6 |   M6 |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  39 |  6 |   VL |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   7 |  7 |   MQ |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      |  40 |  7 |   VQ |   cut |      1 |       |
[03/24 00:04:12    341s] (I)      |   8 |  8 |   LM |  wire |      1 |       |
[03/24 00:04:12    341s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:04:12    341s] (I)      |   0 |  0 |   PC | other |        |    MS |
[03/24 00:04:12    341s] (I)      +-----+----+------+-------+--------+-------+
[03/24 00:04:12    341s]     Library trimming buffers in power domain auto-default and half-corner worstDelay:setup.late removed 0 of 8 cells
[03/24 00:04:12    341s]     Original list had 8 cells:
[03/24 00:04:12    341s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:04:12    341s]     Library trimming was not able to trim any cells:
[03/24 00:04:12    341s]     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Library trimming inverters in power domain auto-default and half-corner worstDelay:setup.late removed 1 of 9 cells
[03/24 00:04:12    341s]     Original list had 9 cells:
[03/24 00:04:12    341s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX3TR CLKINVX2TR CLKINVX1TR 
[03/24 00:04:12    341s]     New trimmed list has 8 cells:
[03/24 00:04:12    341s]     CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR 
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.171
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.18
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.195
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.2
[03/24 00:04:12    341s]     Accumulated time to calculate placeable region: 0.201
[03/24 00:04:12    341s] Accumulated time to calculate placeable region: 0.207
[03/24 00:04:12    342s]     Clock tree balancer configuration for clock_tree clk:
[03/24 00:04:12    342s]     Non-default CCOpt properties:
[03/24 00:04:12    342s]       Public non-default CCOpt properties:
[03/24 00:04:12    342s]         cell_density: 1 (default: 0.75)
[03/24 00:04:12    342s]         route_type (leaf): default_route_type_leaf (default: default)
[03/24 00:04:12    342s]         route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
[03/24 00:04:12    342s]         route_type (trunk): default_route_type_nonleaf (default: default)
[03/24 00:04:12    342s]         source_driver: INVX2TR/A INVX2TR/Y (default: )
[03/24 00:04:12    342s]         use_inverters: true (default: auto)
[03/24 00:04:12    342s]       No private non-default CCOpt properties
[03/24 00:04:12    342s]     For power domain auto-default:
[03/24 00:04:12    342s]       Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
[03/24 00:04:12    342s]       Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
[03/24 00:04:12    342s]       Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
[03/24 00:04:12    342s]       Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
[03/24 00:04:12    342s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
[03/24 00:04:12    342s]     Top Routing info:
[03/24 00:04:12    342s]       Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:04:12    342s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:04:12    342s]     Trunk Routing info:
[03/24 00:04:12    342s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:04:12    342s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:04:12    342s]     Leaf Routing info:
[03/24 00:04:12    342s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:04:12    342s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:04:12    342s]     For timing_corner worstDelay:setup, late and power domain auto-default:
[03/24 00:04:12    342s]       Slew time target (leaf):    0.100ns
[03/24 00:04:12    342s]       Slew time target (trunk):   0.100ns
[03/24 00:04:12    342s]       Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[03/24 00:04:12    342s]       Buffer unit delay: 0.084ns
[03/24 00:04:12    342s]       Buffer max distance: 540.378um
[03/24 00:04:12    342s]     Fastest wire driving cells and distances:
[03/24 00:04:12    342s]       Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
[03/24 00:04:12    342s]       Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
[03/24 00:04:12    342s]       Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
[03/24 00:04:12    342s]       Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Logic Sizing Table:
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     ----------------------------------------------------------
[03/24 00:04:12    342s]     Cell    Instance count    Source    Eligible library cells
[03/24 00:04:12    342s]     ----------------------------------------------------------
[03/24 00:04:12    342s]       (empty table)
[03/24 00:04:12    342s]     ----------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:04:12    342s]     Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:12    342s]     Clock tree balancer configuration for skew_group clk/typConstraintMode:
[03/24 00:04:12    342s]       Sources:                     pin clk
[03/24 00:04:12    342s]       Total number of sinks:       716
[03/24 00:04:12    342s]       Delay constrained sinks:     716
[03/24 00:04:12    342s]       Constrains:                  default
[03/24 00:04:12    342s]       Non-leaf sinks:              0
[03/24 00:04:12    342s]       Ignore pins:                 0
[03/24 00:04:12    342s]      Timing corner worstDelay:setup.late:
[03/24 00:04:12    342s]       Skew target:                 0.100ns
[03/24 00:04:12    342s]       Insertion delay target:      0.100ns
[03/24 00:04:12    342s]     Primary reporting skew groups are:
[03/24 00:04:12    342s]     skew_group clk/typConstraintMode with 716 clock sinks
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Clock DAG stats initial state:
[03/24 00:04:12    342s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:04:12    342s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:04:12    342s]       misc counts      : r=1, pp=0
[03/24 00:04:12    342s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:04:12    342s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:04:12    342s]     Clock DAG library cell distribution initial state {count}:
[03/24 00:04:12    342s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:04:12    342s]     Clock DAG hash initial state: 2098590881696194709 15159973724261800490
[03/24 00:04:12    342s]     CTS services accumulated run-time stats initial state:
[03/24 00:04:12    342s]       delay calculator: calls=43102, total_wall_time=1.258s, mean_wall_time=0.029ms
[03/24 00:04:12    342s]       legalizer: calls=1974, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:04:12    342s]       steiner router: calls=38999, total_wall_time=0.713s, mean_wall_time=0.018ms
[03/24 00:04:12    342s]     Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
[03/24 00:04:12    342s]     Unshielded; Mask Constraint: 0; Source: route_type.
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Layer information for route type auto_ccopt_native_compatibility_top_route_type:
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:04:12    342s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     M1       N            H          0.317         0.288         0.091
[03/24 00:04:12    342s]     M2       Y            V          0.186         0.327         0.061
[03/24 00:04:12    342s]     M3       Y            H          0.186         0.328         0.061
[03/24 00:04:12    342s]     M4       Y            V          0.186         0.327         0.061
[03/24 00:04:12    342s]     M5       N            H          0.186         0.328         0.061
[03/24 00:04:12    342s]     M6       N            V          0.181         0.323         0.058
[03/24 00:04:12    342s]     MQ       N            H          0.075         0.283         0.021
[03/24 00:04:12    342s]     LM       N            V          0.068         0.289         0.020
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:04:12    342s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Layer information for route type default_route_type_leaf:
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:04:12    342s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     M1       N            H          0.317         0.213         0.068
[03/24 00:04:12    342s]     M2       N            V          0.186         0.267         0.050
[03/24 00:04:12    342s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:04:12    342s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:04:12    342s]     M5       N            H          0.186         0.263         0.049
[03/24 00:04:12    342s]     M6       N            V          0.181         0.254         0.046
[03/24 00:04:12    342s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:04:12    342s]     LM       N            V          0.068         0.231         0.016
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/24 00:04:12    342s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Layer information for route type default_route_type_nonleaf:
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     Layer    Preferred    Route    Res.          Cap.          RC
[03/24 00:04:12    342s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     M1       N            H          0.317         0.213         0.068
[03/24 00:04:12    342s]     M2       N            V          0.186         0.267         0.050
[03/24 00:04:12    342s]     M3       Y            H          0.186         0.265         0.049
[03/24 00:04:12    342s]     M4       Y            V          0.186         0.265         0.049
[03/24 00:04:12    342s]     M5       N            H          0.186         0.263         0.049
[03/24 00:04:12    342s]     M6       N            V          0.181         0.254         0.046
[03/24 00:04:12    342s]     MQ       N            H          0.075         0.240         0.018
[03/24 00:04:12    342s]     LM       N            V          0.068         0.231         0.016
[03/24 00:04:12    342s]     --------------------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Via selection for estimated routes (rule default):
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     ------------------------------------------------------------
[03/24 00:04:12    342s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[03/24 00:04:12    342s]     Range                (Ohm)    (fF)     (fs)     Only
[03/24 00:04:12    342s]     ------------------------------------------------------------
[03/24 00:04:12    342s]     M1-M2    V1_H        6.000    0.030    0.180    false
[03/24 00:04:12    342s]     M2-M3    V2_H        6.000    0.020    0.122    false
[03/24 00:04:12    342s]     M2-M3    V2_TOS_N    6.000    0.062    0.371    true
[03/24 00:04:12    342s]     M3-M4    V3_H        6.000    0.020    0.121    false
[03/24 00:04:12    342s]     M3-M4    V3_TOS_E    6.000    0.060    0.362    true
[03/24 00:04:12    342s]     M4-M5    V4_H        6.000    0.020    0.120    false
[03/24 00:04:12    342s]     M4-M5    V4_TOS_N    6.000    0.060    0.362    true
[03/24 00:04:12    342s]     M5-M6    V5_H        6.000    0.019    0.115    false
[03/24 00:04:12    342s]     M5-M6    V5_TOS_E    6.000    0.059    0.352    true
[03/24 00:04:12    342s]     M6-MQ    VL_H        3.000    0.057    0.170    false
[03/24 00:04:12    342s]     MQ-LM    VQ_H        3.000    0.037    0.111    false
[03/24 00:04:12    342s]     MQ-LM    VQ_TOS_E    3.000    0.116    0.348    true
[03/24 00:04:12    342s]     ------------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
[03/24 00:04:12    342s]     No ideal or dont_touch nets found in the clock tree
[03/24 00:04:12    342s]     No dont_touch hnets found in the clock tree
[03/24 00:04:12    342s]     No dont_touch hpins found in the clock network.
[03/24 00:04:12    342s]     Checking for illegal sizes of clock logic instances...
[03/24 00:04:12    342s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Filtering reasons for cell type: buffer
[03/24 00:04:12    342s]     =======================================
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:04:12    342s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:04:12    342s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:04:12    342s]     all            auto-default    Unbalanced rise/fall delays    { BUFX12TR BUFX16TR BUFX20TR BUFX2TR BUFX3TR BUFX4TR BUFX6TR BUFX8TR }
[03/24 00:04:12    342s]     ------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Filtering reasons for cell type: inverter
[03/24 00:04:12    342s]     =========================================
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:04:12    342s]     Clock trees    Power domain    Reason                         Library cells
[03/24 00:04:12    342s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:04:12    342s]     all            auto-default    Library trimming               { CLKINVX3TR }
[03/24 00:04:12    342s]     all            auto-default    Unbalanced rise/fall delays    { INVX12TR INVX16TR INVX1TR INVX20TR INVX2TR INVX3TR INVX4TR INVX6TR INVX8TR
[03/24 00:04:12    342s]                                                                     INVXLTR }
[03/24 00:04:12    342s]     ------------------------------------------------------------------------------------------------------------------------------------------
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     
[03/24 00:04:12    342s]     Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
[03/24 00:04:12    342s]     CCOpt configuration status: all checks passed.
[03/24 00:04:12    342s]   Reconstructing clock tree datastructures, skew aware done.
[03/24 00:04:12    342s] Initializing clock structures done.
[03/24 00:04:12    342s] PRO...
[03/24 00:04:12    342s]   PRO active optimizations:
[03/24 00:04:12    342s]    - DRV fixing with sizing
[03/24 00:04:12    342s]   
[03/24 00:04:12    342s]   Detected clock skew data from CTS
[03/24 00:04:12    342s]   Clock DAG stats PRO initial state:
[03/24 00:04:12    342s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:04:12    342s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:04:12    342s]     misc counts      : r=1, pp=0
[03/24 00:04:12    342s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:04:12    342s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:04:12    342s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:04:12    342s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:04:12    342s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:04:12    342s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:04:12    342s]   Clock DAG net violations PRO initial state:
[03/24 00:04:12    342s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:04:12    342s]   Clock DAG primary half-corner transition distribution PRO initial state:
[03/24 00:04:12    342s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:04:12    342s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:04:12    342s]   Clock DAG library cell distribution PRO initial state {count}:
[03/24 00:04:12    342s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:04:12    342s]   Clock DAG hash PRO initial state: 2098590881696194709 15159973724261800490
[03/24 00:04:12    342s]   CTS services accumulated run-time stats PRO initial state:
[03/24 00:04:12    342s]     delay calculator: calls=43102, total_wall_time=1.258s, mean_wall_time=0.029ms
[03/24 00:04:12    342s]     legalizer: calls=1974, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:04:12    342s]     steiner router: calls=38999, total_wall_time=0.713s, mean_wall_time=0.018ms
[03/24 00:04:12    342s]   Primary reporting skew groups PRO initial state:
[03/24 00:04:12    342s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:04:12    342s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:04:12    342s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:04:12    342s]   Skew group summary PRO initial state:
[03/24 00:04:12    342s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:04:12    342s]   Recomputing CTS skew targets...
[03/24 00:04:12    342s]   Resolving skew group constraints...
[03/24 00:04:12    342s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[03/24 00:04:13    342s] **WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.256ns.
[03/24 00:04:13    342s] Type 'man IMPCCOPT-1059' for more detail.
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     Slackened skew group targets:
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     ---------------------------------------------------------------------
[03/24 00:04:13    342s]     Skew group               Desired    Slackened    Desired    Slackened
[03/24 00:04:13    342s]                              Target     Target       Target     Target
[03/24 00:04:13    342s]                              Max ID     Max ID       Skew       Skew
[03/24 00:04:13    342s]     ---------------------------------------------------------------------
[03/24 00:04:13    342s]     clk/typConstraintMode     0.150       0.256         -           -
[03/24 00:04:13    342s]     ---------------------------------------------------------------------
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]   Resolving skew group constraints done.
[03/24 00:04:13    342s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:04:13    342s]   PRO Fixing DRVs...
[03/24 00:04:13    342s]     Clock DAG hash before 'PRO Fixing DRVs': 2098590881696194709 15159973724261800490
[03/24 00:04:13    342s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       delay calculator: calls=43142, total_wall_time=1.259s, mean_wall_time=0.029ms
[03/24 00:04:13    342s]       legalizer: calls=1974, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:04:13    342s]       steiner router: calls=39039, total_wall_time=0.713s, mean_wall_time=0.018ms
[03/24 00:04:13    342s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/24 00:04:13    342s]     CCOpt-PRO: considered: 18, tested: 18, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 0
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     PRO Statistics: Fix DRVs (cell sizing):
[03/24 00:04:13    342s]     =======================================
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     Cell changes by Net Type:
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[03/24 00:04:13    342s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]     top                0                    0           0            0                    0                  0
[03/24 00:04:13    342s]     trunk              0                    0           0            0                    0                  0
[03/24 00:04:13    342s]     leaf               5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:04:13    342s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]     Total              5 [100.0%]           0           0            0                    0 (0.0%)           5 (100.0%)
[03/24 00:04:13    342s]     -------------------------------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 5, Area change: 0.000um^2 (0.000%)
[03/24 00:04:13    342s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/24 00:04:13    342s]     
[03/24 00:04:13    342s]     Clock DAG stats after 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:04:13    342s]       sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:04:13    342s]       misc counts      : r=1, pp=0
[03/24 00:04:13    342s]       cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:04:13    342s]       cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:04:13    342s]       sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:04:13    342s]       wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:04:13    342s]       wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:04:13    342s]       hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:04:13    342s]     Clock DAG net violations after 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:04:13    342s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:04:13    342s]       Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:04:13    342s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[03/24 00:04:13    342s]        Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:04:13    342s]     Clock DAG hash after 'PRO Fixing DRVs': 2098590881696194709 15159973724261800490
[03/24 00:04:13    342s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       delay calculator: calls=43227, total_wall_time=1.261s, mean_wall_time=0.029ms
[03/24 00:04:13    342s]       legalizer: calls=1979, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:04:13    342s]       steiner router: calls=39119, total_wall_time=0.714s, mean_wall_time=0.018ms
[03/24 00:04:13    342s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:04:13    342s]           min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:04:13    342s]           max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:04:13    342s]     Skew group summary after 'PRO Fixing DRVs':
[03/24 00:04:13    342s]       skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256], skew [0.015 vs 0.100]
[03/24 00:04:13    342s]     Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/24 00:04:13    342s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   Slew Diagnostics: After DRV fixing
[03/24 00:04:13    342s]   ==================================
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   Global Causes:
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   -------------------------------------
[03/24 00:04:13    342s]   Cause
[03/24 00:04:13    342s]   -------------------------------------
[03/24 00:04:13    342s]   DRV fixing with buffering is disabled
[03/24 00:04:13    342s]   -------------------------------------
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   Top 5 overslews:
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   ----------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]   Overslew    Causes                                        Driving Pin
[03/24 00:04:13    342s]   ----------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]   0.004ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00005/Y
[03/24 00:04:13    342s]   0.003ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00008/Y
[03/24 00:04:13    342s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00006/Y
[03/24 00:04:13    342s]   0.002ns     Inst already optimally sized (CLKINVX20TR)    CTS_ccl_a_inv_00002/Y
[03/24 00:04:13    342s]   0.001ns     Inst already optimally sized (CLKINVX20TR)    buff_mult_arr0/CTS_ccl_a_inv_00007/Y
[03/24 00:04:13    342s]   ----------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   Slew diagnostics counts from the 5 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   ------------------------------------------
[03/24 00:04:13    342s]   Cause                           Occurences
[03/24 00:04:13    342s]   ------------------------------------------
[03/24 00:04:13    342s]   Inst already optimally sized        5
[03/24 00:04:13    342s]   ------------------------------------------
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   Violation diagnostics counts from the 5 nodes that have violations:
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   ------------------------------------------
[03/24 00:04:13    342s]   Cause                           Occurences
[03/24 00:04:13    342s]   ------------------------------------------
[03/24 00:04:13    342s]   Inst already optimally sized        5
[03/24 00:04:13    342s]   ------------------------------------------
[03/24 00:04:13    342s]   
[03/24 00:04:13    342s]   Reconnecting optimized routes...
[03/24 00:04:13    342s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:13    342s]   Set dirty flag on 0 instances, 0 nets
[03/24 00:04:13    342s]   Clock tree timing engine global stage delay update for worstDelay:setup.late...
[03/24 00:04:13    342s] End AAE Lib Interpolated Model. (MEM=4355.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:13    342s]   Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
[03/24 00:04:13    342s]   Clock DAG stats PRO final:
[03/24 00:04:13    342s]     cell counts      : b=0, i=17, icg=0, dcg=0, l=0, total=17
[03/24 00:04:13    342s]     sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
[03/24 00:04:13    342s]     misc counts      : r=1, pp=0
[03/24 00:04:13    342s]     cell areas       : b=0.000um^2, i=329.760um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=329.760um^2
[03/24 00:04:13    342s]     cell capacitance : b=0.000pF, i=0.458pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.458pF
[03/24 00:04:13    342s]     sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
[03/24 00:04:13    342s]     wire capacitance : top=0.000pF, trunk=0.119pF, leaf=1.056pF, total=1.175pF
[03/24 00:04:13    342s]     wire lengths     : top=0.000um, trunk=710.000um, leaf=5615.520um, total=6325.520um
[03/24 00:04:13    342s]     hp wire lengths  : top=0.000um, trunk=670.400um, leaf=1957.000um, total=2627.400um
[03/24 00:04:13    342s]   Clock DAG net violations PRO final:
[03/24 00:04:13    342s]     Remaining Transition : {count=5, worst=[0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.011ns
[03/24 00:04:13    342s]   Clock DAG primary half-corner transition distribution PRO final:
[03/24 00:04:13    342s]     Trunk : target=0.100ns count=6 avg=0.073ns sd=0.014ns min=0.046ns max=0.083ns {1 <= 0.060ns, 3 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[03/24 00:04:13    342s]     Leaf  : target=0.100ns count=12 avg=0.098ns sd=0.005ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 2 <= 0.095ns, 4 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
[03/24 00:04:13    342s]   Clock DAG library cell distribution PRO final {count}:
[03/24 00:04:13    342s]      Invs: CLKINVX20TR: 15 CLKINVX16TR: 1 CLKINVX8TR: 1 
[03/24 00:04:13    342s]   Clock DAG hash PRO final: 2098590881696194709 15159973724261800490
[03/24 00:04:13    342s]   CTS services accumulated run-time stats PRO final:
[03/24 00:04:13    342s]     delay calculator: calls=43245, total_wall_time=1.263s, mean_wall_time=0.029ms
[03/24 00:04:13    342s]     legalizer: calls=1979, total_wall_time=0.049s, mean_wall_time=0.025ms
[03/24 00:04:13    342s]     steiner router: calls=39119, total_wall_time=0.714s, mean_wall_time=0.018ms
[03/24 00:04:13    342s]   Primary reporting skew groups PRO final:
[03/24 00:04:13    342s]     skew_group default.clk/typConstraintMode: unconstrained
[03/24 00:04:13    342s]         min path sink: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/clk_r_REG451_S3/CK
[03/24 00:04:13    342s]         max path sink: buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG371_S1/CK
[03/24 00:04:13    342s]   Skew group summary PRO final:
[03/24 00:04:13    342s]     skew_group clk/typConstraintMode: insertion delay [min=0.242, max=0.256, avg=0.249, sd=0.004], skew [0.015 vs 0.100], 100% {0.242, 0.256} (wid=0.015 ws=0.005) (gid=0.242 gs=0.012)
[03/24 00:04:13    342s] PRO done.
[03/24 00:04:13    342s] Restoring CTS place status for unmodified clock tree cells and sinks.
[03/24 00:04:13    342s] numClockCells = 19, numClockCellsFixed = 0, numClockCellsRestored = 17, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/24 00:04:13    342s] Net route status summary:
[03/24 00:04:13    342s]   Clock:        18 (unrouted=0, trialRouted=0, noStatus=0, routed=18, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:04:13    342s]   Non-clock:  2667 (unrouted=2, trialRouted=0, noStatus=0, routed=2665, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
[03/24 00:04:13    342s] Updating delays...
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:04:13    342s] Dumping Information for Job ...
[03/24 00:04:13    342s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

[03/24 00:04:13    342s] Updating delays done.
[03/24 00:04:13    342s] PRO done. (took cpu=0:00:01.4 real=0:00:01.2)
[03/24 00:04:13    342s] Leaving CCOpt scope - Cleaning up placement interface...
[03/24 00:04:13    342s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4914.8M, EPOCH TIME: 1679630653.124597
[03/24 00:04:13    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:716).
[03/24 00:04:13    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:13    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:13    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:13    342s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.014, REAL:0.010, MEM:4409.6M, EPOCH TIME: 1679630653.134706
[03/24 00:04:13    342s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:13    342s] *** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:01.4/0:00:01.2 (1.2), totSession cpu/real = 0:05:42.8/0:20:12.1 (0.3), mem = 4409.6M
[03/24 00:04:13    342s] 
[03/24 00:04:13    342s] =============================================================================================
[03/24 00:04:13    342s]  Step TAT Report : ClockDrv #1 / optDesign #7                                   21.14-s109_1
[03/24 00:04:13    342s] =============================================================================================
[03/24 00:04:13    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:13    342s] ---------------------------------------------------------------------------------------------
[03/24 00:04:13    342s] [ OptimizationStep       ]      1   0:00:01.2  (  98.7 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:04:13    342s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.8
[03/24 00:04:13    342s] [ IncrDelayCalc          ]      5   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:13    342s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:13    342s] ---------------------------------------------------------------------------------------------
[03/24 00:04:13    342s]  ClockDrv #1 TOTAL                  0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:04:13    342s] ---------------------------------------------------------------------------------------------
[03/24 00:04:13    342s] 
[03/24 00:04:13    342s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:04:13    342s] **INFO: Start fixing DRV (Mem = 4106.30M) ...
[03/24 00:04:13    342s] Begin: GigaOpt DRV Optimization
[03/24 00:04:13    342s] Glitch fixing enabled
[03/24 00:04:13    342s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 6  -glitch -max_len
[03/24 00:04:13    342s] *** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:05:42.9/0:20:12.1 (0.3), mem = 4106.3M
[03/24 00:04:13    342s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:04:13    342s] End AAE Lib Interpolated Model. (MEM=4106.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:13    342s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.30
[03/24 00:04:13    342s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/24 00:04:13    342s] ### Creating PhyDesignMc. totSessionCpu=0:05:43 mem=4106.4M
[03/24 00:04:13    342s] OPERPROF: Starting DPlace-Init at level 1, MEM:4106.4M, EPOCH TIME: 1679630653.207701
[03/24 00:04:13    342s] Processing tracks to init pin-track alignment.
[03/24 00:04:13    342s] z: 2, totalTracks: 1
[03/24 00:04:13    342s] z: 4, totalTracks: 1
[03/24 00:04:13    342s] z: 6, totalTracks: 1
[03/24 00:04:13    342s] z: 8, totalTracks: 1
[03/24 00:04:13    342s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:04:13    342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4106.4M, EPOCH TIME: 1679630653.211269
[03/24 00:04:13    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:13    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:13    342s] 
[03/24 00:04:13    342s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:13    342s] 
[03/24 00:04:13    342s]  Skipping Bad Lib Cell Checking (CMU) !
[03/24 00:04:13    342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.018, REAL:0.016, MEM:4075.4M, EPOCH TIME: 1679630653.226941
[03/24 00:04:13    342s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4075.4M, EPOCH TIME: 1679630653.227054
[03/24 00:04:13    342s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.005, REAL:0.004, MEM:4075.4M, EPOCH TIME: 1679630653.230609
[03/24 00:04:13    342s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4075.4MB).
[03/24 00:04:13    342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.027, REAL:0.023, MEM:4075.4M, EPOCH TIME: 1679630653.231155
[03/24 00:04:13    342s] TotalInstCnt at PhyDesignMc Initialization: 2616
[03/24 00:04:13    342s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:43 mem=4075.4M
[03/24 00:04:13    342s] #optDebug: Start CG creation (mem=4075.4M)
[03/24 00:04:13    342s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 25.200000 
[03/24 00:04:13    343s] (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgPrt (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgEgp (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgPbk (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgNrb(cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgObs (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgCon (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s]  ...processing cgPdm (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4150.4M)
[03/24 00:04:13    343s] ### Creating RouteCongInterface, started
[03/24 00:04:13    343s] {MMLU 0 18 2683}
[03/24 00:04:13    343s] ### Creating LA Mngr. totSessionCpu=0:05:43 mem=4150.4M
[03/24 00:04:13    343s] ### Creating LA Mngr, finished. totSessionCpu=0:05:43 mem=4150.4M
[03/24 00:04:13    343s] ### Creating RouteCongInterface, finished
[03/24 00:04:13    343s] 
[03/24 00:04:13    343s] Creating Lib Analyzer ...
[03/24 00:04:13    343s] 
[03/24 00:04:13    343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:13    343s] Summary for sequential cells identification: 
[03/24 00:04:13    343s]   Identified SBFF number: 112
[03/24 00:04:13    343s]   Identified MBFF number: 0
[03/24 00:04:13    343s]   Identified SB Latch number: 0
[03/24 00:04:13    343s]   Identified MB Latch number: 0
[03/24 00:04:13    343s]   Not identified SBFF number: 8
[03/24 00:04:13    343s]   Not identified MBFF number: 0
[03/24 00:04:13    343s]   Not identified SB Latch number: 0
[03/24 00:04:13    343s]   Not identified MB Latch number: 0
[03/24 00:04:13    343s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:13    343s]  Visiting view : setupAnalysis
[03/24 00:04:13    343s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:13    343s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:13    343s]  Visiting view : holdAnalysis
[03/24 00:04:13    343s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:13    343s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:13    343s] TLC MultiMap info (StdDelay):
[03/24 00:04:13    343s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:13    343s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:13    343s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:13    343s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:13    343s]  Setting StdDelay to: 22.7ps
[03/24 00:04:13    343s] 
[03/24 00:04:13    343s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:13    343s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:04:13    343s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:04:13    343s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:04:13    343s] Total number of usable inverters from Lib Analyzer: 15 ( INVX2TR CLKINVX2TR CLKINVX1TR INVX4TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR CLKINVX20TR)
[03/24 00:04:13    343s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:04:13    343s] 
[03/24 00:04:13    343s] {RT rc-typ 0 4 4 0}
[03/24 00:04:13    343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:44 mem=4150.4M
[03/24 00:04:14    343s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:44 mem=4150.4M
[03/24 00:04:14    343s] Creating Lib Analyzer, finished. 
[03/24 00:04:14    343s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
[03/24 00:04:14    343s] **INFO: Disabling fanout fix in postRoute stage.
[03/24 00:04:14    343s] [GPS-DRV] Optimizer parameters ============================= 
[03/24 00:04:14    343s] [GPS-DRV] maxDensity (design): 0.95
[03/24 00:04:14    343s] [GPS-DRV] maxLocalDensity: 0.96
[03/24 00:04:14    343s] [GPS-DRV] MaintainWNS: 1
[03/24 00:04:14    343s] [GPS-DRV] All active and enabled setup views
[03/24 00:04:14    343s] [GPS-DRV]     setupAnalysis
[03/24 00:04:14    343s] [GPS-DRV] MarginForMaxTran: 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:04:14    343s] [GPS-DRV] MarginForMaxCap : 0.1 (in which tool's ExtraDrcMargin: 0.2)
[03/24 00:04:14    343s] [GPS-DRV] maxLength on: Threshold = 1000um
[03/24 00:04:14    343s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[03/24 00:04:14    343s] [GPS-DRV] timing-driven DRV settings
[03/24 00:04:14    343s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[03/24 00:04:14    343s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4392.7M, EPOCH TIME: 1679630654.290896
[03/24 00:04:14    343s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:4392.7M, EPOCH TIME: 1679630654.291052
[03/24 00:04:14    344s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:04:14    344s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:04:14    344s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:04:14    344s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/24 00:04:14    344s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:04:14    344s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/24 00:04:14    344s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:04:14    344s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:04:14    344s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:04:14    344s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:04:14    344s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.60%|          |         |
[03/24 00:04:14    344s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[03/24 00:04:14    344s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[03/24 00:04:14    344s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/24 00:04:14    344s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.60%| 0:00:00.0|  4424.7M|
[03/24 00:04:14    344s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4424.7M) ***
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Begin: glitch net info
[03/24 00:04:14    344s] glitch slack range: number of glitch nets
[03/24 00:04:14    344s] glitch slack < -0.32 : 0
[03/24 00:04:14    344s] -0.32 < glitch slack < -0.28 : 0
[03/24 00:04:14    344s] -0.28 < glitch slack < -0.24 : 0
[03/24 00:04:14    344s] -0.24 < glitch slack < -0.2 : 0
[03/24 00:04:14    344s] -0.2 < glitch slack < -0.16 : 0
[03/24 00:04:14    344s] -0.16 < glitch slack < -0.12 : 0
[03/24 00:04:14    344s] -0.12 < glitch slack < -0.08 : 0
[03/24 00:04:14    344s] -0.08 < glitch slack < -0.04 : 0
[03/24 00:04:14    344s] -0.04 < glitch slack : 0
[03/24 00:04:14    344s] End: glitch net info
[03/24 00:04:14    344s] Total-nets :: 2683, Stn-nets :: 0, ratio :: 0 %, Total-len 71629.6, Stn-len 0
[03/24 00:04:14    344s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4263.4M, EPOCH TIME: 1679630654.401203
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.012, REAL:0.008, MEM:4119.1M, EPOCH TIME: 1679630654.409478
[03/24 00:04:14    344s] TotalInstCnt at PhyDesignMc Destruction: 2616
[03/24 00:04:14    344s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.30
[03/24 00:04:14    344s] *** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.3/0:00:01.2 (1.1), totSession cpu/real = 0:05:44.1/0:20:13.3 (0.3), mem = 4119.1M
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] =============================================================================================
[03/24 00:04:14    344s]  Step TAT Report : DrvOpt #1 / optDesign #7                                     21.14-s109_1
[03/24 00:04:14    344s] =============================================================================================
[03/24 00:04:14    344s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:14    344s] ---------------------------------------------------------------------------------------------
[03/24 00:04:14    344s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    2.1
[03/24 00:04:14    344s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:14    344s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  54.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:04:14    344s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:14    344s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.1    1.5
[03/24 00:04:14    344s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:14    344s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:14    344s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.1
[03/24 00:04:14    344s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:04:14    344s] [ DrvFindVioNets         ]      2   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    2.3
[03/24 00:04:14    344s] [ DrvComputeSummary      ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    1.2
[03/24 00:04:14    344s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:14    344s] [ MISC                   ]          0:00:00.3  (  25.9 % )     0:00:00.3 /  0:00:00.3    1.1
[03/24 00:04:14    344s] ---------------------------------------------------------------------------------------------
[03/24 00:04:14    344s]  DrvOpt #1 TOTAL                    0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.3    1.1
[03/24 00:04:14    344s] ---------------------------------------------------------------------------------------------
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] drv optimizer changes nothing and skips refinePlace
[03/24 00:04:14    344s] End: GigaOpt DRV Optimization
[03/24 00:04:14    344s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3108.0M, totSessionCpu=0:05:44 **
[03/24 00:04:14    344s] *info:
[03/24 00:04:14    344s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4119.11M).
[03/24 00:04:14    344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4119.1M, EPOCH TIME: 1679630654.414789
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:14    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4119.9M, EPOCH TIME: 1679630654.430674
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4119.1M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4308.3M, EPOCH TIME: 1679630654.510481
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:14    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.026, MEM:4309.8M, EPOCH TIME: 1679630654.536444
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3107.1M, totSessionCpu=0:05:44 **
[03/24 00:04:14    344s]   DRV Snapshot: (REF)
[03/24 00:04:14    344s]          Tran DRV: 0 (0)
[03/24 00:04:14    344s]           Cap DRV: 0 (0)
[03/24 00:04:14    344s]        Fanout DRV: 0 (12)
[03/24 00:04:14    344s]            Glitch: 0 (0)
[03/24 00:04:14    344s] *** Timing Is met
[03/24 00:04:14    344s] *** Check timing (0:00:00.0)
[03/24 00:04:14    344s] *** Setup timing is met (target slack 0.05ns)
[03/24 00:04:14    344s]   Timing Snapshot: (REF)
[03/24 00:04:14    344s]      Weighted WNS: 0.000
[03/24 00:04:14    344s]       All  PG WNS: 0.000
[03/24 00:04:14    344s]       High PG WNS: 0.000
[03/24 00:04:14    344s]       All  PG TNS: 0.000
[03/24 00:04:14    344s]       High PG TNS: 0.000
[03/24 00:04:14    344s]       Low  PG TNS: 0.000
[03/24 00:04:14    344s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] **INFO: flowCheckPoint #28 OptimizationPreEco
[03/24 00:04:14    344s] Running postRoute recovery in preEcoRoute mode
[03/24 00:04:14    344s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3108.9M, totSessionCpu=0:05:44 **
[03/24 00:04:14    344s]   DRV Snapshot: (TGT)
[03/24 00:04:14    344s]          Tran DRV: 0 (0)
[03/24 00:04:14    344s]           Cap DRV: 0 (0)
[03/24 00:04:14    344s]        Fanout DRV: 0 (12)
[03/24 00:04:14    344s]            Glitch: 0 (0)
[03/24 00:04:14    344s] Checking DRV degradation...
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Recovery Manager:
[03/24 00:04:14    344s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:14    344s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:14    344s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:14    344s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:04:14    344s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4120.37M, totSessionCpu=0:05:44).
[03/24 00:04:14    344s] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3108.9M, totSessionCpu=0:05:44 **
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s]   DRV Snapshot: (REF)
[03/24 00:04:14    344s]          Tran DRV: 0 (0)
[03/24 00:04:14    344s]           Cap DRV: 0 (0)
[03/24 00:04:14    344s]        Fanout DRV: 0 (12)
[03/24 00:04:14    344s]            Glitch: 0 (0)
[03/24 00:04:14    344s] Skipping post route harden opt
[03/24 00:04:14    344s] **INFO: Skipping refine place as no legal commits were detected
[03/24 00:04:14    344s] {MMLU 0 18 2683}
[03/24 00:04:14    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=4253.9M
[03/24 00:04:14    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=4253.9M
[03/24 00:04:14    344s] Default Rule : ""
[03/24 00:04:14    344s] Non Default Rules :
[03/24 00:04:14    344s] Worst Slack : 0.002 ns
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Start Layer Assignment ...
[03/24 00:04:14    344s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Select 4 cadidates out of 2685.
[03/24 00:04:14    344s] Total Assign Layers on 0 Nets (cpu 0:00:00.0).
[03/24 00:04:14    344s] GigaOpt: setting up router preferences
[03/24 00:04:14    344s] GigaOpt: 0 nets assigned router directives
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Start Assign Priority Nets ...
[03/24 00:04:14    344s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:04:14    344s] Existing Priority Nets 0 (0.0%)
[03/24 00:04:14    344s] Total Assign Priority Nets 73 (2.7%)
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Set Prefer Layer Routing Effort ...
[03/24 00:04:14    344s] Total Net(2683) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] {MMLU 0 18 2683}
[03/24 00:04:14    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=4253.9M
[03/24 00:04:14    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=4253.9M
[03/24 00:04:14    344s] #optDebug: Start CG creation (mem=4253.9M)
[03/24 00:04:14    344s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/24 00:04:14    344s] (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgPrt (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgEgp (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgPbk (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgNrb(cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgObs (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgCon (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s]  ...processing cgPdm (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4285.2M)
[03/24 00:04:14    344s] Default Rule : ""
[03/24 00:04:14    344s] Non Default Rules :
[03/24 00:04:14    344s] Worst Slack : 0.002 ns
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Start Layer Assignment ...
[03/24 00:04:14    344s] WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Select 29 cadidates out of 2685.
[03/24 00:04:14    344s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/24 00:04:14    344s] GigaOpt: setting up router preferences
[03/24 00:04:14    344s] GigaOpt: 0 nets assigned router directives
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] Start Assign Priority Nets ...
[03/24 00:04:14    344s] TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
[03/24 00:04:14    344s] Existing Priority Nets 0 (0.0%)
[03/24 00:04:14    344s] Total Assign Priority Nets 79 (3.0%)
[03/24 00:04:14    344s] {MMLU 0 18 2683}
[03/24 00:04:14    344s] ### Creating LA Mngr. totSessionCpu=0:05:45 mem=4285.2M
[03/24 00:04:14    344s] ### Creating LA Mngr, finished. totSessionCpu=0:05:45 mem=4285.2M
[03/24 00:04:14    344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4285.2M, EPOCH TIME: 1679630654.811336
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:14    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.017, MEM:4286.6M, EPOCH TIME: 1679630654.828531
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:04:14    344s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4285.2M, EPOCH TIME: 1679630654.918118
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:14    344s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:4286.6M, EPOCH TIME: 1679630654.936303
[03/24 00:04:14    344s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:14    344s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:14    344s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3072.2M, totSessionCpu=0:05:45 **
[03/24 00:04:14    344s] **INFO: flowCheckPoint #29 GlobalDetailRoute
[03/24 00:04:14    344s] -routeWithEco false                       # bool, default=false
[03/24 00:04:14    344s] -routeSelectedNetOnly false               # bool, default=false
[03/24 00:04:14    344s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/24 00:04:14    344s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/24 00:04:14    344s] Existing Dirty Nets : 0
[03/24 00:04:14    344s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/24 00:04:14    344s] Reset Dirty Nets : 0
[03/24 00:04:14    344s] *** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:05:44.9/0:20:13.9 (0.3), mem = 4090.6M
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] globalDetailRoute
[03/24 00:04:14    344s] 
[03/24 00:04:14    344s] #Start globalDetailRoute on Fri Mar 24 00:04:14 2023
[03/24 00:04:14    344s] #
[03/24 00:04:14    344s] ### Time Record (globalDetailRoute) is installed.
[03/24 00:04:14    344s] ### Time Record (Pre Callback) is installed.
[03/24 00:04:14    344s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_9BsfAO.rcdb.d/PE_top.rcdb.d': 147 access done (mem: 4090.641M)
[03/24 00:04:14    344s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:04:14    344s] ### Time Record (DB Import) is installed.
[03/24 00:04:14    344s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:04:14    344s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:04:15    344s] ### Net info: total nets: 2685
[03/24 00:04:15    344s] ### Net info: dirty nets: 0
[03/24 00:04:15    344s] ### Net info: marked as disconnected nets: 0
[03/24 00:04:15    344s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:04:15    344s] #num needed restored net=0
[03/24 00:04:15    344s] #need_extraction net=0 (total=2685)
[03/24 00:04:15    344s] ### Net info: fully routed nets: 2683
[03/24 00:04:15    344s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:04:15    344s] ### Net info: unrouted nets: 0
[03/24 00:04:15    344s] ### Net info: re-extraction nets: 0
[03/24 00:04:15    344s] ### Net info: ignored nets: 0
[03/24 00:04:15    344s] ### Net info: skip routing nets: 0
[03/24 00:04:15    345s] ### import design signature (133): route=1010030228 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1517115214 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:04:15    345s] ### Time Record (DB Import) is uninstalled.
[03/24 00:04:15    345s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:04:15    345s] #RTESIG:78da95944d6b834010867beeaf1836395868ac33ea7e1c53c8d59690f62a26ae41f00374
[03/24 00:04:15    345s] #       85b6bfbe9b500a29e9aef1b8f3f8ceeeb3a38be5fb660b8c30c4643562a472846c4b1471
[03/24 00:04:15    345s] #       922be4a49e08735b7a7b66f78be5cbeb0ee314308cce0f0455d317e611a6510f306a63ea
[03/24 00:04:15    345s] #       eef8f0c3250855d18c1a827ddf37571952fc92293fbba2ad0f50eaaa981af307e7b10033
[03/24 00:04:15    345s] #       4cae442e13605ddf6906c168065bb88a8908819d3b7bb838f675147653acd5653db5ee2c
[03/24 00:04:15    345s] #       2914601c1349950a08eacee8a31eaea24aa4c08643def6a56ec27dddb99395525ed58874
[03/24 00:04:15    345s] #       29cfad1a4fd777137e537a2a62200a857f8ab8ad7bcfc691cf80c40c4b4212b075b6db64
[03/24 00:04:15    345s] #       d97ab7756b47a110c87d9396e1f3c603257aa71ba5b469a329bab2184a9ba7bba9fd8f14
[03/24 00:04:15    345s] #       bf1f82835291b7a7e2d2c75084e86764ea6590226babf870ab22e409246ef18462463bab
[03/24 00:04:15    345s] #       d3cb5845ec0479f644647f29a1a95bbb965775a3f324e298a676a90a8f5fffbe7df70d08
[03/24 00:04:15    345s] #       64b1ae
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Skip comparing routing design signature in db-snapshot flow
[03/24 00:04:15    345s] ### Time Record (Data Preparation) is installed.
[03/24 00:04:15    345s] #RTESIG:78da95944d6bc3300c8677deaf106e0f19ac59a424fe3876d06b364ab76b481ba704f201
[03/24 00:04:15    345s] #       8903db7efddc32061d9d9dfa683d7e25bf92bd58be6fb6c008434c5623462a47c8b64411
[03/24 00:04:15    345s] #       27b9424eea8930b7a1b76776bf58bebcee304e01c3e8bc20a89abe308f308d7a80511b53
[03/24 00:04:15    345s] #       77c7871f2e41a88a66d410ecfbbeb9ca90e2974cf9d9156d7d805257c5d4983f388f0598
[03/24 00:04:15    345s] #       617229729900ebfa4e33084633d8c0554c4408ec9cd9c3c5b12fa3b045b15697f5d4bab5
[03/24 00:04:15    345s] #       a45080714c24552a20a83ba38f7ab88a2a91021b0e79db97ba09f775e756564a79ad46a4
[03/24 00:04:15    345s] #       4bf3dc56e3a97d37e137a9a72206a250f8a788dbb8f76e1cf90c48cc70494802b6ce769b
[03/24 00:04:15    345s] #       2c5befb66edb5128047277d2327cde78a044ef74a394566d344557164369f57437b5ff91
[03/24 00:04:15    345s] #       e2f72138281579732a92b3de0a2a2e7d621421fa19997a19a4c8da5a7cb84b22e40924ee
[03/24 00:04:15    345s] #       0e118a19e9acef5ec67ac94e90a72622fbf784a66eed5e5ed58dce9388639adaad2a3c7e
[03/24 00:04:15    345s] #       fd7bfaee1b8400be66
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:04:15    345s] ### Time Record (Global Routing) is installed.
[03/24 00:04:15    345s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:04:15    345s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[03/24 00:04:15    345s] #Total number of routable nets = 2683.
[03/24 00:04:15    345s] #Total number of nets in the design = 2685.
[03/24 00:04:15    345s] #2683 routable nets have routed wires.
[03/24 00:04:15    345s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/24 00:04:15    345s] #No nets have been global routed.
[03/24 00:04:15    345s] #Using multithreading with 6 threads.
[03/24 00:04:15    345s] ### Time Record (Data Preparation) is installed.
[03/24 00:04:15    345s] #Start routing data preparation on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:04:15    345s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:04:15    345s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:04:15    345s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:04:15    345s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:04:15    345s] #Build and mark too close pins for the same net.
[03/24 00:04:15    345s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:04:15    345s] #Initial pin access analysis.
[03/24 00:04:15    345s] #Detail pin access analysis.
[03/24 00:04:15    345s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:04:15    345s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:04:15    345s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    345s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    345s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    345s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    345s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    345s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:04:15    345s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:04:15    345s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[03/24 00:04:15    345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3082.96 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    345s] #Regenerating Ggrids automatically.
[03/24 00:04:15    345s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:04:15    345s] #Using automatically generated G-grids.
[03/24 00:04:15    345s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:04:15    345s] #Done routing data preparation.
[03/24 00:04:15    345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3084.76 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    345s] #Found 0 nets for post-route si or timing fixing.
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Finished routing data preparation on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Cpu time = 00:00:00
[03/24 00:04:15    345s] #Elapsed time = 00:00:00
[03/24 00:04:15    345s] #Increased memory = 5.64 (MB)
[03/24 00:04:15    345s] #Total memory = 3084.76 (MB)
[03/24 00:04:15    345s] #Peak memory = 3352.93 (MB)
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:04:15    345s] ### Time Record (Global Routing) is installed.
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Start global routing on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Start global routing initialization on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #WARNING (NRGR-22) Design is already detail routed.
[03/24 00:04:15    345s] ### Time Record (Global Routing) is uninstalled.
[03/24 00:04:15    345s] ### Time Record (Data Preparation) is installed.
[03/24 00:04:15    345s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:04:15    345s] ### track-assign external-init starts on Fri Mar 24 00:04:15 2023 with memory = 3084.76 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    345s] ### Time Record (Track Assignment) is installed.
[03/24 00:04:15    345s] ### Time Record (Track Assignment) is uninstalled.
[03/24 00:04:15    345s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.3 GB --1.40 [6]--
[03/24 00:04:15    345s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/24 00:04:15    345s] #Cpu time = 00:00:00
[03/24 00:04:15    345s] #Elapsed time = 00:00:00
[03/24 00:04:15    345s] #Increased memory = 5.64 (MB)
[03/24 00:04:15    345s] #Total memory = 3084.76 (MB)
[03/24 00:04:15    345s] #Peak memory = 3352.93 (MB)
[03/24 00:04:15    345s] #Using multithreading with 6 threads.
[03/24 00:04:15    345s] ### Time Record (Detail Routing) is installed.
[03/24 00:04:15    345s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Start Detail Routing..
[03/24 00:04:15    345s] #start initial detail routing ...
[03/24 00:04:15    345s] ### Design has 0 dirty nets, has valid drcs
[03/24 00:04:15    345s] ### Routing stats:
[03/24 00:04:15    345s] #   number of violations = 0
[03/24 00:04:15    345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3085.52 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    345s] #Complete Detail Routing.
[03/24 00:04:15    345s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:04:15    345s] #Total wire length = 71630 um.
[03/24 00:04:15    345s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER LM = 0 um.
[03/24 00:04:15    345s] #Total number of vias = 20003
[03/24 00:04:15    345s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:04:15    345s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:04:15    345s] #Up-Via Summary (total 20003):
[03/24 00:04:15    345s] #                   single-cut          multi-cut      Total
[03/24 00:04:15    345s] #-----------------------------------------------------------
[03/24 00:04:15    345s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:04:15    345s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:04:15    345s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:04:15    345s] #-----------------------------------------------------------
[03/24 00:04:15    345s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Total number of DRC violations = 0
[03/24 00:04:15    345s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:04:15    345s] #Cpu time = 00:00:00
[03/24 00:04:15    345s] #Elapsed time = 00:00:00
[03/24 00:04:15    345s] #Increased memory = 0.86 (MB)
[03/24 00:04:15    345s] #Total memory = 3085.62 (MB)
[03/24 00:04:15    345s] #Peak memory = 3352.93 (MB)
[03/24 00:04:15    345s] ### Time Record (Antenna Fixing) is installed.
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #start routing for process antenna violation fix ...
[03/24 00:04:15    345s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:04:15    345s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:04:15    345s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3104.04 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:04:15    345s] #Total wire length = 71630 um.
[03/24 00:04:15    345s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:04:15    345s] #Total wire length on LAYER LM = 0 um.
[03/24 00:04:15    345s] #Total number of vias = 20003
[03/24 00:04:15    345s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:04:15    345s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:04:15    345s] #Up-Via Summary (total 20003):
[03/24 00:04:15    345s] #                   single-cut          multi-cut      Total
[03/24 00:04:15    345s] #-----------------------------------------------------------
[03/24 00:04:15    345s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:04:15    345s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:04:15    345s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:04:15    345s] #-----------------------------------------------------------
[03/24 00:04:15    345s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #Total number of DRC violations = 0
[03/24 00:04:15    345s] #Total number of process antenna violations = 0
[03/24 00:04:15    345s] #Total number of net violated process antenna rule = 0
[03/24 00:04:15    345s] #
[03/24 00:04:15    345s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:04:15    346s] #WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:04:15    346s] #Total wire length = 71630 um.
[03/24 00:04:15    346s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER LM = 0 um.
[03/24 00:04:15    346s] #Total number of vias = 20003
[03/24 00:04:15    346s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:04:15    346s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:04:15    346s] #Up-Via Summary (total 20003):
[03/24 00:04:15    346s] #                   single-cut          multi-cut      Total
[03/24 00:04:15    346s] #-----------------------------------------------------------
[03/24 00:04:15    346s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:04:15    346s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:04:15    346s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:04:15    346s] #-----------------------------------------------------------
[03/24 00:04:15    346s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #Total number of DRC violations = 0
[03/24 00:04:15    346s] #Total number of process antenna violations = 0
[03/24 00:04:15    346s] #Total number of net violated process antenna rule = 0
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] ### Time Record (Antenna Fixing) is uninstalled.
[03/24 00:04:15    346s] ### Time Record (Post Route Via Swapping) is installed.
[03/24 00:04:15    346s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #Start Post Route via swapping..
[03/24 00:04:15    346s] #No area is rerouted by ECO routing. Post route via swapping is skipped.
[03/24 00:04:15    346s] #   number of violations = 0
[03/24 00:04:15    346s] #cpu time = 00:05:46, elapsed time = 466564:04:15, memory = 3103.97 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    346s] #CELL_VIEW PE_top,init has no DRC violation.
[03/24 00:04:15    346s] #Total number of DRC violations = 0
[03/24 00:04:15    346s] #Total number of process antenna violations = 0
[03/24 00:04:15    346s] #Total number of net violated process antenna rule = 0
[03/24 00:04:15    346s] #No via is swapped.
[03/24 00:04:15    346s] #Post Route via swapping is done.
[03/24 00:04:15    346s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/24 00:04:15    346s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:04:15    346s] #Total wire length = 71630 um.
[03/24 00:04:15    346s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:04:15    346s] #Total wire length on LAYER LM = 0 um.
[03/24 00:04:15    346s] #Total number of vias = 20003
[03/24 00:04:15    346s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:04:15    346s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:04:15    346s] #Up-Via Summary (total 20003):
[03/24 00:04:15    346s] #                   single-cut          multi-cut      Total
[03/24 00:04:15    346s] #-----------------------------------------------------------
[03/24 00:04:15    346s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:04:15    346s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:04:15    346s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:04:15    346s] #-----------------------------------------------------------
[03/24 00:04:15    346s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #detailRoute Statistics:
[03/24 00:04:15    346s] #Cpu time = 00:00:01
[03/24 00:04:15    346s] #Elapsed time = 00:00:00
[03/24 00:04:15    346s] #Increased memory = 19.21 (MB)
[03/24 00:04:15    346s] #Total memory = 3103.97 (MB)
[03/24 00:04:15    346s] #Peak memory = 3352.93 (MB)
[03/24 00:04:15    346s] #Skip updating routing design signature in db-snapshot flow
[03/24 00:04:15    346s] ### global_detail_route design signature (147): route=39045779 flt_obj=0 vio=1905142130 shield_wire=1
[03/24 00:04:15    346s] ### Time Record (DB Export) is installed.
[03/24 00:04:15    346s] ### export design design signature (148): route=39045779 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1487673912 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:04:15    346s] #	no debugging net set
[03/24 00:04:15    346s] ### Time Record (DB Export) is uninstalled.
[03/24 00:04:15    346s] ### Time Record (Post Callback) is installed.
[03/24 00:04:15    346s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #globalDetailRoute statistics:
[03/24 00:04:15    346s] #Cpu time = 00:00:02
[03/24 00:04:15    346s] #Elapsed time = 00:00:01
[03/24 00:04:15    346s] #Increased memory = 28.73 (MB)
[03/24 00:04:15    346s] #Total memory = 3100.96 (MB)
[03/24 00:04:15    346s] #Peak memory = 3352.93 (MB)
[03/24 00:04:15    346s] #Number of warnings = 4
[03/24 00:04:15    346s] #Total number of warnings = 38
[03/24 00:04:15    346s] #Number of fails = 0
[03/24 00:04:15    346s] #Total number of fails = 0
[03/24 00:04:15    346s] #Complete globalDetailRoute on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] ### Time Record (globalDetailRoute) is uninstalled.
[03/24 00:04:15    346s] ### 
[03/24 00:04:15    346s] ###   Scalability Statistics
[03/24 00:04:15    346s] ### 
[03/24 00:04:15    346s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:04:15    346s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/24 00:04:15    346s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:04:15    346s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Antenna Fixing                |        00:00:01|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Post Route Via Swapping       |        00:00:00|        00:00:00|             1.0|
[03/24 00:04:15    346s] ###   Entire Command                |        00:00:02|        00:00:01|             2.6|
[03/24 00:04:15    346s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:04:15    346s] ### 
[03/24 00:04:15    346s] *** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:01.5/0:00:00.6 (2.5), totSession cpu/real = 0:05:46.4/0:20:14.5 (0.3), mem = 4096.3M
[03/24 00:04:15    346s] 
[03/24 00:04:15    346s] =============================================================================================
[03/24 00:04:15    346s]  Step TAT Report : EcoRoute #1 / optDesign #7                                   21.14-s109_1
[03/24 00:04:15    346s] =============================================================================================
[03/24 00:04:15    346s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:15    346s] ---------------------------------------------------------------------------------------------
[03/24 00:04:15    346s] [ GlobalRoute            ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:15    346s] [ DetailRoute            ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.1    1.9
[03/24 00:04:15    346s] [ MISC                   ]          0:00:00.6  (  93.9 % )     0:00:00.6 /  0:00:01.5    2.5
[03/24 00:04:15    346s] ---------------------------------------------------------------------------------------------
[03/24 00:04:15    346s]  EcoRoute #1 TOTAL                  0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:01.5    2.5
[03/24 00:04:15    346s] ---------------------------------------------------------------------------------------------
[03/24 00:04:15    346s] 
[03/24 00:04:15    346s] **optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3095.2M, totSessionCpu=0:05:46 **
[03/24 00:04:15    346s] New Signature Flow (restoreNanoRouteOptions) ....
[03/24 00:04:15    346s] **INFO: flowCheckPoint #30 PostEcoSummary
[03/24 00:04:15    346s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/24 00:04:15    346s] 
[03/24 00:04:15    346s] Trim Metal Layers:
[03/24 00:04:15    346s] LayerId::1 widthSet size::1
[03/24 00:04:15    346s] LayerId::2 widthSet size::1
[03/24 00:04:15    346s] LayerId::3 widthSet size::1
[03/24 00:04:15    346s] LayerId::4 widthSet size::1
[03/24 00:04:15    346s] LayerId::5 widthSet size::1
[03/24 00:04:15    346s] LayerId::6 widthSet size::1
[03/24 00:04:15    346s] LayerId::7 widthSet size::1
[03/24 00:04:15    346s] LayerId::8 widthSet size::1
[03/24 00:04:15    346s] eee: pegSigSF::1.070000
[03/24 00:04:15    346s] Initializing multi-corner resistance tables ...
[03/24 00:04:15    346s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:04:15    346s] eee: l::2 avDens::0.098306 usedTrk::769.734335 availTrk::7830.000000 sigTrk::769.734335
[03/24 00:04:15    346s] eee: l::3 avDens::0.131642 usedTrk::983.367468 availTrk::7470.000000 sigTrk::983.367468
[03/24 00:04:15    346s] eee: l::4 avDens::0.069015 usedTrk::621.133808 availTrk::9000.000000 sigTrk::621.133808
[03/24 00:04:15    346s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:04:15    346s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:04:15    346s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:04:15    346s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:04:15    346s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225679 uaWl=1.000000 uaWlH=0.145793 aWlH=0.000000 lMod=0 pMax=0.842700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/24 00:04:15    346s] ### Net info: total nets: 2685
[03/24 00:04:15    346s] ### Net info: dirty nets: 0
[03/24 00:04:15    346s] ### Net info: marked as disconnected nets: 0
[03/24 00:04:15    346s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:04:15    346s] #num needed restored net=0
[03/24 00:04:15    346s] #need_extraction net=0 (total=2685)
[03/24 00:04:15    346s] ### Net info: fully routed nets: 2683
[03/24 00:04:15    346s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:04:15    346s] ### Net info: unrouted nets: 0
[03/24 00:04:15    346s] ### Net info: re-extraction nets: 0
[03/24 00:04:15    346s] ### Net info: ignored nets: 0
[03/24 00:04:15    346s] ### Net info: skip routing nets: 0
[03/24 00:04:15    346s] ### import design signature (149): route=660866686 fixed_route=660866686 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1517115214 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:04:15    346s] #Extract in post route mode
[03/24 00:04:15    346s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/24 00:04:15    346s] #Fast data preparation for tQuantus.
[03/24 00:04:15    346s] #Start routing data preparation on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:04:15    346s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    346s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    346s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    346s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    346s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:04:15    346s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:04:15    346s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:04:15    346s] #Regenerating Ggrids automatically.
[03/24 00:04:15    346s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:04:15    346s] #Using automatically generated G-grids.
[03/24 00:04:15    346s] #Done routing data preparation.
[03/24 00:04:15    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3102.70 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    346s] #Start routing data preparation on Fri Mar 24 00:04:15 2023
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:04:15    346s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:04:15    346s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:04:15    346s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:04:15    346s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:04:15    346s] #Build and mark too close pins for the same net.
[03/24 00:04:15    346s] #Regenerating Ggrids automatically.
[03/24 00:04:15    346s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:04:15    346s] #Using automatically generated G-grids.
[03/24 00:04:15    346s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:04:15    346s] #Done routing data preparation.
[03/24 00:04:15    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3108.26 (MB), peak = 3352.93 (MB)
[03/24 00:04:15    346s] #
[03/24 00:04:15    346s] #Start tQuantus RC extraction...
[03/24 00:04:15    346s] #Start building rc corner(s)...
[03/24 00:04:15    346s] #Number of RC Corner = 1
[03/24 00:04:15    346s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:04:15    346s] #M1 -> M1 (1)
[03/24 00:04:15    346s] #M2 -> M2 (2)
[03/24 00:04:15    346s] #M3 -> M3 (3)
[03/24 00:04:15    346s] #M4 -> M4 (4)
[03/24 00:04:15    346s] #M5 -> M5 (5)
[03/24 00:04:15    346s] #M6 -> M6 (6)
[03/24 00:04:15    346s] #MQ -> MQ (7)
[03/24 00:04:15    346s] #LM -> LM (8)
[03/24 00:04:15    346s] #SADV-On
[03/24 00:04:15    346s] # Corner(s) : 
[03/24 00:04:15    346s] #rc-typ [25.00]
[03/24 00:04:16    347s] # Corner id: 0
[03/24 00:04:16    347s] # Layout Scale: 1.000000
[03/24 00:04:16    347s] # Has Metal Fill model: yes
[03/24 00:04:16    347s] # Temperature was set
[03/24 00:04:16    347s] # Temperature : 25.000000
[03/24 00:04:16    347s] # Ref. Temp   : 25.000000
[03/24 00:04:16    347s] #SADV-Off
[03/24 00:04:16    347s] #total pattern=120 [8, 324]
[03/24 00:04:16    347s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:04:16    347s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:04:16    347s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:04:16    347s] #number model r/c [1,1] [8,324] read
[03/24 00:04:16    347s] #0 rcmodel(s) requires rebuild
[03/24 00:04:16    347s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3110.76 (MB), peak = 3352.93 (MB)
[03/24 00:04:16    347s] #Start building rc corner(s)...
[03/24 00:04:16    347s] #Number of RC Corner = 1
[03/24 00:04:16    347s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:04:16    347s] #M1 -> M1 (1)
[03/24 00:04:16    347s] #M2 -> M2 (2)
[03/24 00:04:16    347s] #M3 -> M3 (3)
[03/24 00:04:16    347s] #M4 -> M4 (4)
[03/24 00:04:16    347s] #M5 -> M5 (5)
[03/24 00:04:16    347s] #M6 -> M6 (6)
[03/24 00:04:16    347s] #MQ -> MQ (7)
[03/24 00:04:16    347s] #LM -> LM (8)
[03/24 00:04:16    347s] #SADV-On
[03/24 00:04:16    347s] # Corner(s) : 
[03/24 00:04:16    347s] #rc-typ [25.00]
[03/24 00:04:16    347s] # Corner id: 0
[03/24 00:04:16    347s] # Layout Scale: 1.000000
[03/24 00:04:16    347s] # Has Metal Fill model: yes
[03/24 00:04:16    347s] # Temperature was set
[03/24 00:04:16    347s] # Temperature : 25.000000
[03/24 00:04:16    347s] # Ref. Temp   : 25.000000
[03/24 00:04:16    347s] #SADV-Off
[03/24 00:04:16    347s] #total pattern=120 [8, 324]
[03/24 00:04:16    347s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:04:16    347s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:04:16    347s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:04:16    347s] #number model r/c [1,1] [8,324] read
[03/24 00:04:17    347s] #0 rcmodel(s) requires rebuild
[03/24 00:04:17    347s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3110.77 (MB), peak = 3352.93 (MB)
[03/24 00:04:17    347s] #Finish check_net_pin_list step Enter extract
[03/24 00:04:17    347s] #Start init net ripin tree building
[03/24 00:04:17    347s] #Finish init net ripin tree building
[03/24 00:04:17    347s] #Cpu time = 00:00:00
[03/24 00:04:17    347s] #Elapsed time = 00:00:00
[03/24 00:04:17    347s] #Increased memory = 0.00 (MB)
[03/24 00:04:17    347s] #Total memory = 3110.77 (MB)
[03/24 00:04:17    347s] #Peak memory = 3352.93 (MB)
[03/24 00:04:17    347s] #Using multithreading with 6 threads.
[03/24 00:04:17    347s] #begin processing metal fill model file
[03/24 00:04:17    347s] #end processing metal fill model file
[03/24 00:04:17    347s] #Length limit = 200 pitches
[03/24 00:04:17    347s] #opt mode = 2
[03/24 00:04:17    347s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:04:17    347s] #Start generate extraction boxes.
[03/24 00:04:17    347s] #
[03/24 00:04:17    347s] #Extract using 30 x 30 Hboxes
[03/24 00:04:17    347s] #3x3 initial hboxes
[03/24 00:04:17    347s] #Use area based hbox pruning.
[03/24 00:04:17    347s] #0/0 hboxes pruned.
[03/24 00:04:17    347s] #Complete generating extraction boxes.
[03/24 00:04:17    347s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.07GHz 12288KB Cache 12CPU...
[03/24 00:04:17    347s] #Process 0 special clock nets for rc extraction
[03/24 00:04:17    347s] #Total 2683 nets were built. 37 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:04:17    348s] #Run Statistics for Extraction:
[03/24 00:04:17    348s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/24 00:04:17    348s] #   Increased memory =    73.32 (MB), total memory =  3184.73 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:17    348s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d
[03/24 00:04:18    348s] #Finish registering nets and terms for rcdb.
[03/24 00:04:18    348s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3139.71 (MB), peak = 3352.93 (MB)
[03/24 00:04:18    348s] #RC Statistics: 14524 Res, 7701 Ground Cap, 2550 XCap (Edge to Edge)
[03/24 00:04:18    348s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 2549.04 (7755), Avg L-Edge Length: 7534.98 (3444)
[03/24 00:04:18    348s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d.
[03/24 00:04:18    348s] #Start writing RC data.
[03/24 00:04:18    348s] #Finish writing RC data
[03/24 00:04:18    348s] #Finish writing rcdb with 17207 nodes, 14524 edges, and 5350 xcaps
[03/24 00:04:18    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3135.82 (MB), peak = 3352.93 (MB)
[03/24 00:04:18    348s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d' ...
[03/24 00:04:18    348s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d' for reading (mem: 4183.078M)
[03/24 00:04:18    348s] Reading RCDB with compressed RC data.
[03/24 00:04:18    348s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d' for content verification (mem: 4183.078M)
[03/24 00:04:18    348s] Reading RCDB with compressed RC data.
[03/24 00:04:18    348s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d': 0 access done (mem: 4183.078M)
[03/24 00:04:18    348s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d': 0 access done (mem: 4183.078M)
[03/24 00:04:18    348s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4183.078M)
[03/24 00:04:18    348s] Following multi-corner parasitics specified:
[03/24 00:04:18    348s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d (rcdb)
[03/24 00:04:18    348s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d' for reading (mem: 4183.078M)
[03/24 00:04:18    348s] Reading RCDB with compressed RC data.
[03/24 00:04:18    348s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d specified
[03/24 00:04:18    348s] Cell PE_top, hinst 
[03/24 00:04:18    348s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:04:18    349s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_jkjgn1.rcdb.d': 0 access done (mem: 4199.078M)
[03/24 00:04:18    349s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4183.078M)
[03/24 00:04:18    349s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d' for reading (mem: 4183.078M)
[03/24 00:04:18    349s] Reading RCDB with compressed RC data.
[03/24 00:04:18    349s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4183.078M)
[03/24 00:04:18    349s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=4183.078M)
[03/24 00:04:18    349s] Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 4183.078M)
[03/24 00:04:18    349s] #
[03/24 00:04:18    349s] #Restore RCDB.
[03/24 00:04:18    349s] #
[03/24 00:04:18    349s] #Complete tQuantus RC extraction.
[03/24 00:04:18    349s] #Cpu time = 00:00:03
[03/24 00:04:18    349s] #Elapsed time = 00:00:03
[03/24 00:04:18    349s] #Increased memory = 27.54 (MB)
[03/24 00:04:18    349s] #Total memory = 3135.80 (MB)
[03/24 00:04:18    349s] #Peak memory = 3352.93 (MB)
[03/24 00:04:18    349s] #
[03/24 00:04:18    349s] #37 inserted nodes are removed
[03/24 00:04:18    349s] ### export design design signature (151): route=122023975 fixed_route=122023975 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2073836582 dirty_area=0 del_dirty_area=0 cell=1854978146 placement=1042893046 pin_access=1289561880 inst_pattern=1
[03/24 00:04:18    349s] #	no debugging net set
[03/24 00:04:18    349s] #Start Inst Signature in MT(0)
[03/24 00:04:18    349s] #Start Net Signature in MT(63667255)
[03/24 00:04:18    349s] #Calculate SNet Signature in MT (76073860)
[03/24 00:04:18    349s] #Run time and memory report for RC extraction:
[03/24 00:04:18    349s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:04:18    349s] #Run Statistics for snet signature:
[03/24 00:04:18    349s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.31/6, scale score = 0.22.
[03/24 00:04:18    349s] #    Increased memory =     0.00 (MB), total memory =  2911.52 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:18    349s] #Run Statistics for Net Final Signature:
[03/24 00:04:18    349s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:18    349s] #   Increased memory =     0.00 (MB), total memory =  2911.52 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:18    349s] #Run Statistics for Net launch:
[03/24 00:04:18    349s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.33/6, scale score = 0.72.
[03/24 00:04:18    349s] #    Increased memory =     0.00 (MB), total memory =  2911.52 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:18    349s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:04:18    349s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:18    349s] #   Increased memory =     0.00 (MB), total memory =  2911.52 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:18    349s] #Run Statistics for net signature:
[03/24 00:04:18    349s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.65/6, scale score = 0.44.
[03/24 00:04:18    349s] #    Increased memory =     0.00 (MB), total memory =  2911.52 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:18    349s] #Run Statistics for inst signature:
[03/24 00:04:18    349s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.16/6, scale score = 0.19.
[03/24 00:04:18    349s] #    Increased memory =  -113.17 (MB), total memory =  2911.52 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:18    349s] **optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2911.5M, totSessionCpu=0:05:50 **
[03/24 00:04:18    349s] Starting delay calculation for Setup views
[03/24 00:04:18    349s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:04:18    349s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:04:18    349s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:04:19    349s] #################################################################################
[03/24 00:04:19    349s] # Design Stage: PostRoute
[03/24 00:04:19    349s] # Design Name: PE_top
[03/24 00:04:19    349s] # Design Mode: 130nm
[03/24 00:04:19    349s] # Analysis Mode: MMMC OCV 
[03/24 00:04:19    349s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:04:19    349s] # Signoff Settings: SI On 
[03/24 00:04:19    349s] #################################################################################
[03/24 00:04:19    350s] Topological Sorting (REAL = 0:00:00.0, MEM = 4022.2M, InitMEM = 4022.2M)
[03/24 00:04:19    350s] Setting infinite Tws ...
[03/24 00:04:19    350s] First Iteration Infinite Tw... 
[03/24 00:04:19    350s] Calculate early delays in OCV mode...
[03/24 00:04:19    350s] Calculate late delays in OCV mode...
[03/24 00:04:19    350s] Start delay calculation (fullDC) (6 T). (MEM=4022.2)
[03/24 00:04:19    350s] End AAE Lib Interpolated Model. (MEM=4033.81 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:19    350s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d' for reading (mem: 4033.809M)
[03/24 00:04:19    350s] Reading RCDB with compressed RC data.
[03/24 00:04:19    350s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4035.8M)
[03/24 00:04:19    350s] AAE_INFO: 6 threads acquired from CTE.
[03/24 00:04:19    350s] Total number of fetched objects 2683
[03/24 00:04:19    350s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:04:19    351s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:19    351s] End delay calculation. (MEM=4287.43 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:04:19    351s] End delay calculation (fullDC). (MEM=4287.43 CPU=0:00:00.9 REAL=0:00:00.0)
[03/24 00:04:19    351s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4287.4M) ***
[03/24 00:04:19    351s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4279.4M)
[03/24 00:04:19    351s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:04:19    351s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4279.4M)
[03/24 00:04:19    351s] Starting SI iteration 2
[03/24 00:04:19    351s] Calculate early delays in OCV mode...
[03/24 00:04:19    351s] Calculate late delays in OCV mode...
[03/24 00:04:19    351s] Start delay calculation (fullDC) (6 T). (MEM=4126.58)
[03/24 00:04:19    351s] End AAE Lib Interpolated Model. (MEM=4126.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:19    351s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:04:19    351s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:04:19    351s] Total number of fetched objects 2683
[03/24 00:04:19    351s] AAE_INFO-618: Total number of nets in the design is 2685,  1.9 percent of the nets selected for SI analysis
[03/24 00:04:19    351s] End delay calculation. (MEM=4388.71 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:04:19    351s] End delay calculation (fullDC). (MEM=4388.71 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:04:19    351s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4388.7M) ***
[03/24 00:04:19    351s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:05:52 mem=4394.7M)
[03/24 00:04:19    351s] End AAE Lib Interpolated Model. (MEM=4394.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:19    351s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4394.7M, EPOCH TIME: 1679630659.847250
[03/24 00:04:19    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:19    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:19    351s] 
[03/24 00:04:19    351s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:19    351s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:4426.7M, EPOCH TIME: 1679630659.867899
[03/24 00:04:19    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:19    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:19    352s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4425.2M, EPOCH TIME: 1679630659.952719
[03/24 00:04:19    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:19    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:19    352s] 
[03/24 00:04:19    352s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:19    352s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.020, MEM:4426.7M, EPOCH TIME: 1679630659.972694
[03/24 00:04:19    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:19    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:19    352s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:09, mem = 3130.3M, totSessionCpu=0:05:52 **
[03/24 00:04:19    352s] Executing marking Critical Nets1
[03/24 00:04:19    352s] **INFO: flowCheckPoint #31 OptimizationRecovery
[03/24 00:04:19    352s] *** Timing Is met
[03/24 00:04:19    352s] *** Check timing (0:00:00.0)
[03/24 00:04:19    352s] Running postRoute recovery in postEcoRoute mode
[03/24 00:04:19    352s] **optDesign ... cpu = 0:00:13, real = 0:00:09, mem = 3130.3M, totSessionCpu=0:05:52 **
[03/24 00:04:20    352s]   Timing/DRV Snapshot: (TGT)
[03/24 00:04:20    352s]      Weighted WNS: 0.000
[03/24 00:04:20    352s]       All  PG WNS: 0.000
[03/24 00:04:20    352s]       High PG WNS: 0.000
[03/24 00:04:20    352s]       All  PG TNS: 0.000
[03/24 00:04:20    352s]       High PG TNS: 0.000
[03/24 00:04:20    352s]       Low  PG TNS: 0.000
[03/24 00:04:20    352s]          Tran DRV: 0 (0)
[03/24 00:04:20    352s]           Cap DRV: 0 (0)
[03/24 00:04:20    352s]        Fanout DRV: 0 (12)
[03/24 00:04:20    352s]            Glitch: 0 (0)
[03/24 00:04:20    352s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s] Checking setup slack degradation ...
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s] Recovery Manager:
[03/24 00:04:20    352s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[03/24 00:04:20    352s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[03/24 00:04:20    352s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[03/24 00:04:20    352s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s] Checking DRV degradation...
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s] Recovery Manager:
[03/24 00:04:20    352s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:20    352s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:20    352s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:20    352s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:04:20    352s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=4176.78M, totSessionCpu=0:05:52).
[03/24 00:04:20    352s] **optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 3130.3M, totSessionCpu=0:05:52 **
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s] Latch borrow mode reset to max_borrow
[03/24 00:04:20    352s] **INFO: flowCheckPoint #32 FinalSummary
[03/24 00:04:20    352s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
[03/24 00:04:20    352s] **optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 3127.2M, totSessionCpu=0:05:52 **
[03/24 00:04:20    352s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4139.3M, EPOCH TIME: 1679630660.207899
[03/24 00:04:20    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:20    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:20    352s] 
[03/24 00:04:20    352s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:20    352s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.020, MEM:4171.3M, EPOCH TIME: 1679630660.227737
[03/24 00:04:20    352s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:20    352s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4178.8M, EPOCH TIME: 1679630662.822400
[03/24 00:04:22    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:22    353s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.019, MEM:4180.2M, EPOCH TIME: 1679630662.841122
[03/24 00:04:22    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:22    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4180.2M, EPOCH TIME: 1679630662.848224
[03/24 00:04:22    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:22    353s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.023, REAL:0.023, MEM:4180.2M, EPOCH TIME: 1679630662.871510
[03/24 00:04:22    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:22    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] **optDesign ... cpu = 0:00:14, real = 0:00:12, mem = 3132.9M, totSessionCpu=0:05:53 **
[03/24 00:04:22    353s]  ReSet Options after AAE Based Opt flow 
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:22    353s] Deleting Lib Analyzer.
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:22    353s] *** Finished optDesign ***
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:14.0 real=0:00:12.5)
[03/24 00:04:22    353s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:22    353s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:03.3 real=0:00:03.3)
[03/24 00:04:22    353s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.3)
[03/24 00:04:22    353s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:22    353s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.5 real=0:00:01.2)
[03/24 00:04:22    353s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.4)
[03/24 00:04:22    353s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:04:22    353s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.4 real=0:00:00.3)
[03/24 00:04:22    353s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:01.6 real=0:00:00.6)
[03/24 00:04:22    353s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:02.3 real=0:00:01.2)
[03/24 00:04:22    353s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:22    353s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.3 real=0:00:00.2)
[03/24 00:04:22    353s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:22    353s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/24 00:04:22    353s] Info: Destroy the CCOpt slew target map.
[03/24 00:04:22    353s] clean pInstBBox. size 0
[03/24 00:04:22    353s] All LLGs are deleted
[03/24 00:04:22    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:22    353s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4172.2M, EPOCH TIME: 1679630662.949458
[03/24 00:04:22    353s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4172.2M, EPOCH TIME: 1679630662.949617
[03/24 00:04:22    353s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:04:22    353s] *** optDesign #7 [finish] : cpu/real = 0:00:13.7/0:00:12.4 (1.1), totSession cpu/real = 0:05:53.1/0:20:21.9 (0.3), mem = 4172.2M
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s] =============================================================================================
[03/24 00:04:22    353s]  Final TAT Report : optDesign #7                                                21.14-s109_1
[03/24 00:04:22    353s] =============================================================================================
[03/24 00:04:22    353s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:22    353s] ---------------------------------------------------------------------------------------------
[03/24 00:04:22    353s] [ InitOpt                ]      1   0:00:01.0  (   8.2 % )     0:00:01.1 /  0:00:01.3    1.2
[03/24 00:04:22    353s] [ DrvOpt                 ]      1   0:00:01.2  (   9.8 % )     0:00:01.2 /  0:00:01.3    1.1
[03/24 00:04:22    353s] [ ViewPruning            ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:22    353s] [ LayerAssignment        ]      2   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/24 00:04:22    353s] [ OptSummaryReport       ]      5   0:00:00.4  (   2.9 % )     0:00:03.2 /  0:00:01.4    0.4
[03/24 00:04:22    353s] [ DrvReport              ]      9   0:00:02.5  (  20.4 % )     0:00:02.5 /  0:00:00.5    0.2
[03/24 00:04:22    353s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:04:22    353s] [ CheckPlace             ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.5
[03/24 00:04:22    353s] [ ClockDrv               ]      1   0:00:01.2  (   9.5 % )     0:00:01.2 /  0:00:01.4    1.2
[03/24 00:04:22    353s] [ EcoRoute               ]      1   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:01.5    2.5
[03/24 00:04:22    353s] [ ExtractRC              ]      2   0:00:03.3  (  26.3 % )     0:00:03.3 /  0:00:03.3    1.0
[03/24 00:04:22    353s] [ TimingUpdate           ]     19   0:00:00.9  (   7.5 % )     0:00:01.3 /  0:00:03.0    2.3
[03/24 00:04:22    353s] [ FullDelayCalc          ]      2   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:01.2    3.1
[03/24 00:04:22    353s] [ TimingReport           ]      5   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.4    2.2
[03/24 00:04:22    353s] [ GenerateReports        ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    0.9
[03/24 00:04:22    353s] [ MISC                   ]          0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.1
[03/24 00:04:22    353s] ---------------------------------------------------------------------------------------------
[03/24 00:04:22    353s]  optDesign #7 TOTAL                 0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:13.7    1.1
[03/24 00:04:22    353s] ---------------------------------------------------------------------------------------------
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s] <CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
[03/24 00:04:22    353s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3119.4M, totSessionCpu=0:05:53 **
[03/24 00:04:22    353s] *** optDesign #8 [begin] : totSession cpu/real = 0:05:53.1/0:20:21.9 (0.3), mem = 4166.2M
[03/24 00:04:22    353s] Info: 6 threads available for lower-level modules during optimization.
[03/24 00:04:22    353s] GigaOpt running with 6 threads.
[03/24 00:04:22    353s] *** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:05:53.1/0:20:21.9 (0.3), mem = 4166.2M
[03/24 00:04:22    353s] **INFO: User settings:
[03/24 00:04:22    353s] setNanoRouteMode -drouteAntennaFactor                           1
[03/24 00:04:22    353s] setNanoRouteMode -drouteAutoStop                                false
[03/24 00:04:22    353s] setNanoRouteMode -drouteFixAntenna                              true
[03/24 00:04:22    353s] setNanoRouteMode -drouteOnGridOnly                              none
[03/24 00:04:22    353s] setNanoRouteMode -droutePostRouteSwapVia                        false
[03/24 00:04:22    353s] setNanoRouteMode -drouteStartIteration                          0
[03/24 00:04:22    353s] setNanoRouteMode -drouteUseLefPinTaperRule                      true
[03/24 00:04:22    353s] setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
[03/24 00:04:22    353s] setNanoRouteMode -extractDesignSignature                        133228957
[03/24 00:04:22    353s] setNanoRouteMode -extractRcModelFile                            rc_model.bin
[03/24 00:04:22    353s] setNanoRouteMode -extractThirdPartyCompatible                   false
[03/24 00:04:22    353s] setNanoRouteMode -grouteExpTdStdDelay                           22.7
[03/24 00:04:22    353s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[03/24 00:04:22    353s] setNanoRouteMode -routeAntennaCellName                          ANTENNATR
[03/24 00:04:22    353s] setNanoRouteMode -routeBottomRoutingLayer                       2
[03/24 00:04:22    353s] setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
[03/24 00:04:22    353s] setNanoRouteMode -routeDeleteAntennaReroute                     true
[03/24 00:04:22    353s] setNanoRouteMode -routeInsertAntennaDiode                       true
[03/24 00:04:22    353s] setNanoRouteMode -routeSiEffort                                 max
[03/24 00:04:22    353s] setNanoRouteMode -routeTopRoutingLayer                          4
[03/24 00:04:22    353s] setNanoRouteMode -routeWithSiDriven                             true
[03/24 00:04:22    353s] setNanoRouteMode -routeWithSiPostRouteFix                       true
[03/24 00:04:22    353s] setNanoRouteMode -routeWithTimingDriven                         true
[03/24 00:04:22    353s] setNanoRouteMode -routeWithViaInPin                             true
[03/24 00:04:22    353s] setNanoRouteMode -timingEngine                                  .timing_file_406155.tif.gz
[03/24 00:04:22    353s] setDesignMode -process                                          130
[03/24 00:04:22    353s] setExtractRCMode -coupled                                       true
[03/24 00:04:22    353s] setExtractRCMode -coupling_c_th                                 0.4
[03/24 00:04:22    353s] setExtractRCMode -effortLevel                                   medium
[03/24 00:04:22    353s] setExtractRCMode -engine                                        postRoute
[03/24 00:04:22    353s] setExtractRCMode -noCleanRCDB                                   true
[03/24 00:04:22    353s] setExtractRCMode -nrNetInMemory                                 100000
[03/24 00:04:22    353s] setExtractRCMode -relative_c_th                                 1
[03/24 00:04:22    353s] setExtractRCMode -total_c_th                                    0
[03/24 00:04:22    353s] setDelayCalMode -enable_high_fanout                             true
[03/24 00:04:22    353s] setDelayCalMode -engine                                         aae
[03/24 00:04:22    353s] setDelayCalMode -ignoreNetLoad                                  false
[03/24 00:04:22    353s] setDelayCalMode -reportOutBound                                 true
[03/24 00:04:22    353s] setDelayCalMode -SIAware                                        true
[03/24 00:04:22    353s] setDelayCalMode -socv_accuracy_mode                             low
[03/24 00:04:22    353s] setOptMode -activeSetupViews                                    { setupAnalysis }
[03/24 00:04:22    353s] setOptMode -addInst                                             true
[03/24 00:04:22    353s] setOptMode -addInstancePrefix                                   POSTROUTE
[03/24 00:04:22    353s] setOptMode -allEndPoints                                        true
[03/24 00:04:22    353s] setOptMode -autoSetupViews                                      { setupAnalysis}
[03/24 00:04:22    353s] setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
[03/24 00:04:22    353s] setOptMode -deleteInst                                          true
[03/24 00:04:22    353s] setOptMode -drcMargin                                           0.1
[03/24 00:04:22    353s] setOptMode -effort                                              high
[03/24 00:04:22    353s] setOptMode -fixDrc                                              true
[03/24 00:04:22    353s] setOptMode -fixFanoutLoad                                       true
[03/24 00:04:22    353s] setOptMode -holdTargetSlack                                     0.05
[03/24 00:04:22    353s] setOptMode -maxLength                                           1000
[03/24 00:04:22    353s] setOptMode -optimizeFF                                          true
[03/24 00:04:22    353s] setOptMode -preserveAllSequential                               false
[03/24 00:04:22    353s] setOptMode -restruct                                            false
[03/24 00:04:22    353s] setOptMode -setupTargetSlack                                    0.05
[03/24 00:04:22    353s] setOptMode -usefulSkew                                          false
[03/24 00:04:22    353s] setOptMode -usefulSkewCTS                                       true
[03/24 00:04:22    353s] setSIMode -separate_delta_delay_on_data                         true
[03/24 00:04:22    353s] setPlaceMode -place_global_max_density                          0.8
[03/24 00:04:22    353s] setPlaceMode -place_global_uniform_density                      true
[03/24 00:04:22    353s] setPlaceMode -timingDriven                                      true
[03/24 00:04:22    353s] setAnalysisMode -analysisType                                   onChipVariation
[03/24 00:04:22    353s] setAnalysisMode -checkType                                      setup
[03/24 00:04:22    353s] setAnalysisMode -clkSrcPath                                     true
[03/24 00:04:22    353s] setAnalysisMode -clockPropagation                               sdcControl
[03/24 00:04:22    353s] setAnalysisMode -cppr                                           both
[03/24 00:04:22    353s] 
[03/24 00:04:22    353s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/24 00:04:23    353s] 
[03/24 00:04:23    353s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:23    353s] Summary for sequential cells identification: 
[03/24 00:04:23    353s]   Identified SBFF number: 112
[03/24 00:04:23    353s]   Identified MBFF number: 0
[03/24 00:04:23    353s]   Identified SB Latch number: 0
[03/24 00:04:23    353s]   Identified MB Latch number: 0
[03/24 00:04:23    353s]   Not identified SBFF number: 8
[03/24 00:04:23    353s]   Not identified MBFF number: 0
[03/24 00:04:23    353s]   Not identified SB Latch number: 0
[03/24 00:04:23    353s]   Not identified MB Latch number: 0
[03/24 00:04:23    353s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:23    353s]  Visiting view : setupAnalysis
[03/24 00:04:23    353s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:23    353s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:23    353s]  Visiting view : holdAnalysis
[03/24 00:04:23    353s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:23    353s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:23    353s] TLC MultiMap info (StdDelay):
[03/24 00:04:23    353s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:23    353s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:23    353s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:23    353s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:23    353s]  Setting StdDelay to: 22.7ps
[03/24 00:04:23    353s] 
[03/24 00:04:23    353s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:23    353s] Need call spDPlaceInit before registerPrioInstLoc.
[03/24 00:04:23    353s] OPERPROF: Starting DPlace-Init at level 1, MEM:4170.2M, EPOCH TIME: 1679630663.026842
[03/24 00:04:23    353s] Processing tracks to init pin-track alignment.
[03/24 00:04:23    353s] z: 2, totalTracks: 1
[03/24 00:04:23    353s] z: 4, totalTracks: 1
[03/24 00:04:23    353s] z: 6, totalTracks: 1
[03/24 00:04:23    353s] z: 8, totalTracks: 1
[03/24 00:04:23    353s] #spOpts: N=130 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:04:23    353s] All LLGs are deleted
[03/24 00:04:23    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4170.2M, EPOCH TIME: 1679630663.029974
[03/24 00:04:23    353s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4170.2M, EPOCH TIME: 1679630663.030289
[03/24 00:04:23    353s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4170.2M, EPOCH TIME: 1679630663.030987
[03/24 00:04:23    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:4234.2M, EPOCH TIME: 1679630663.033228
[03/24 00:04:23    353s] Max number of tech site patterns supported in site array is 256.
[03/24 00:04:23    353s] Core basic site is IBM13SITE
[03/24 00:04:23    353s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:4234.2M, EPOCH TIME: 1679630663.041163
[03/24 00:04:23    353s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:04:23    353s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:04:23    353s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.007, REAL:0.006, MEM:4266.2M, EPOCH TIME: 1679630663.047586
[03/24 00:04:23    353s] Fast DP-INIT is on for default
[03/24 00:04:23    353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:04:23    353s] Atter site array init, number of instance map data is 0.
[03/24 00:04:23    353s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.018, REAL:0.017, MEM:4266.2M, EPOCH TIME: 1679630663.050675
[03/24 00:04:23    353s] 
[03/24 00:04:23    353s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:23    353s] OPERPROF:     Starting CMU at level 3, MEM:4266.2M, EPOCH TIME: 1679630663.051587
[03/24 00:04:23    353s] OPERPROF:     Finished CMU at level 3, CPU:0.008, REAL:0.009, MEM:4266.2M, EPOCH TIME: 1679630663.060805
[03/24 00:04:23    353s] 
[03/24 00:04:23    353s] Bad Lib Cell Checking (CMU) is done! (0)
[03/24 00:04:23    353s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.031, REAL:0.032, MEM:4170.2M, EPOCH TIME: 1679630663.062515
[03/24 00:04:23    353s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:4170.2M, EPOCH TIME: 1679630663.062620
[03/24 00:04:23    353s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.003, REAL:0.004, MEM:4170.2M, EPOCH TIME: 1679630663.066743
[03/24 00:04:23    353s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=4170.2MB).
[03/24 00:04:23    353s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.041, REAL:0.042, MEM:4170.2M, EPOCH TIME: 1679630663.069187
[03/24 00:04:23    353s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4170.2M, EPOCH TIME: 1679630663.069347
[03/24 00:04:23    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:23    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    353s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:4166.2M, EPOCH TIME: 1679630663.075364
[03/24 00:04:23    353s] 
[03/24 00:04:23    353s] Creating Lib Analyzer ...
[03/24 00:04:23    353s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:04:23    353s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:04:23    353s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:04:23    353s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:04:23    353s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:04:23    353s] 
[03/24 00:04:23    353s] {RT rc-typ 0 4 4 0}
[03/24 00:04:23    354s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:54 mem=4172.3M
[03/24 00:04:23    354s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:54 mem=4172.3M
[03/24 00:04:23    354s] Creating Lib Analyzer, finished. 
[03/24 00:04:23    354s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3127.6M, totSessionCpu=0:05:54 **
[03/24 00:04:23    354s] Existing Dirty Nets : 0
[03/24 00:04:23    354s] New Signature Flow (optDesignCheckOptions) ....
[03/24 00:04:23    354s] #Taking db snapshot
[03/24 00:04:23    354s] #Taking db snapshot ... done
[03/24 00:04:23    354s] OPERPROF: Starting checkPlace at level 1, MEM:4172.3M, EPOCH TIME: 1679630663.815711
[03/24 00:04:23    354s] Processing tracks to init pin-track alignment.
[03/24 00:04:23    354s] z: 2, totalTracks: 1
[03/24 00:04:23    354s] z: 4, totalTracks: 1
[03/24 00:04:23    354s] z: 6, totalTracks: 1
[03/24 00:04:23    354s] z: 8, totalTracks: 1
[03/24 00:04:23    354s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:04:23    354s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:4172.3M, EPOCH TIME: 1679630663.818238
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:23    354s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.016, REAL:0.016, MEM:4172.3M, EPOCH TIME: 1679630663.833882
[03/24 00:04:23    354s] Begin checking placement ... (start mem=4172.3M, init mem=4172.3M)
[03/24 00:04:23    354s] Begin checking exclusive groups violation ...
[03/24 00:04:23    354s] There are 0 groups to check, max #box is 0, total #box is 0
[03/24 00:04:23    354s] Finished checking exclusive groups violations. Found 0 Vio.
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] Running CheckPlace using 6 threads!...
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] ...checkPlace MT is done!
[03/24 00:04:23    354s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:4172.3M, EPOCH TIME: 1679630663.851550
[03/24 00:04:23    354s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.002, REAL:0.002, MEM:4172.3M, EPOCH TIME: 1679630663.853625
[03/24 00:04:23    354s] *info: Placed = 2616           (Fixed = 17)
[03/24 00:04:23    354s] *info: Unplaced = 0           
[03/24 00:04:23    354s] Placement Density:30.60%(34428/112493)
[03/24 00:04:23    354s] Placement Density (including fixed std cells):30.60%(34428/112493)
[03/24 00:04:23    354s] All LLGs are deleted
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2616).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:4172.3M, EPOCH TIME: 1679630663.855509
[03/24 00:04:23    354s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:4172.3M, EPOCH TIME: 1679630663.855752
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4172.3M)
[03/24 00:04:23    354s] OPERPROF: Finished checkPlace at level 1, CPU:0.069, REAL:0.041, MEM:4172.3M, EPOCH TIME: 1679630663.856840
[03/24 00:04:23    354s]  Initial DC engine is -> aae
[03/24 00:04:23    354s]  
[03/24 00:04:23    354s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/24 00:04:23    354s]  
[03/24 00:04:23    354s]  
[03/24 00:04:23    354s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/24 00:04:23    354s]  
[03/24 00:04:23    354s] Reset EOS DB
[03/24 00:04:23    354s] Ignoring AAE DB Resetting ...
[03/24 00:04:23    354s]  Set Options for AAE Based Opt flow 
[03/24 00:04:23    354s] *** optDesign -postRoute ***
[03/24 00:04:23    354s] DRC Margin: user margin 0.1; extra margin 0
[03/24 00:04:23    354s] Setup Target Slack: user slack 0.05
[03/24 00:04:23    354s] Hold Target Slack: user slack 0.05
[03/24 00:04:23    354s] All LLGs are deleted
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4172.3M, EPOCH TIME: 1679630663.865744
[03/24 00:04:23    354s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4172.3M, EPOCH TIME: 1679630663.866020
[03/24 00:04:23    354s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4172.3M, EPOCH TIME: 1679630663.866916
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4236.3M, EPOCH TIME: 1679630663.868872
[03/24 00:04:23    354s] Max number of tech site patterns supported in site array is 256.
[03/24 00:04:23    354s] Core basic site is IBM13SITE
[03/24 00:04:23    354s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4236.3M, EPOCH TIME: 1679630663.883040
[03/24 00:04:23    354s] After signature check, allow fast init is true, keep pre-filter is true.
[03/24 00:04:23    354s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[03/24 00:04:23    354s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.007, REAL:0.009, MEM:4268.3M, EPOCH TIME: 1679630663.891812
[03/24 00:04:23    354s] Fast DP-INIT is on for default
[03/24 00:04:23    354s] Atter site array init, number of instance map data is 0.
[03/24 00:04:23    354s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.024, REAL:0.027, MEM:4268.3M, EPOCH TIME: 1679630663.896117
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:23    354s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.028, REAL:0.031, MEM:4172.3M, EPOCH TIME: 1679630663.897907
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:23    354s] Deleting Lib Analyzer.
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:23    354s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:23    354s] Summary for sequential cells identification: 
[03/24 00:04:23    354s]   Identified SBFF number: 112
[03/24 00:04:23    354s]   Identified MBFF number: 0
[03/24 00:04:23    354s]   Identified SB Latch number: 0
[03/24 00:04:23    354s]   Identified MB Latch number: 0
[03/24 00:04:23    354s]   Not identified SBFF number: 8
[03/24 00:04:23    354s]   Not identified MBFF number: 0
[03/24 00:04:23    354s]   Not identified SB Latch number: 0
[03/24 00:04:23    354s]   Not identified MB Latch number: 0
[03/24 00:04:23    354s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:23    354s]  Visiting view : setupAnalysis
[03/24 00:04:23    354s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:23    354s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:23    354s]  Visiting view : holdAnalysis
[03/24 00:04:23    354s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:23    354s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:23    354s] TLC MultiMap info (StdDelay):
[03/24 00:04:23    354s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:23    354s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:23    354s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:23    354s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:23    354s]  Setting StdDelay to: 22.7ps
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:23    354s] *** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.0/0:00:01.0 (1.1), totSession cpu/real = 0:05:54.2/0:20:22.8 (0.3), mem = 4172.3M
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] =============================================================================================
[03/24 00:04:23    354s]  Step TAT Report : InitOpt #1 / optDesign #8                                    21.14-s109_1
[03/24 00:04:23    354s] =============================================================================================
[03/24 00:04:23    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:23    354s] ---------------------------------------------------------------------------------------------
[03/24 00:04:23    354s] [ CellServerInit         ]      2   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/24 00:04:23    354s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  75.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:04:23    354s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:23    354s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:23    354s] [ CheckPlace             ]      1   0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:04:23    354s] [ MISC                   ]          0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.1
[03/24 00:04:23    354s] ---------------------------------------------------------------------------------------------
[03/24 00:04:23    354s]  InitOpt #1 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.1
[03/24 00:04:23    354s] ---------------------------------------------------------------------------------------------
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s] ** INFO : this run is activating 'postRoute' automaton
[03/24 00:04:23    354s] **INFO: flowCheckPoint #33 InitialSummary
[03/24 00:04:23    354s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 4172.266M)
[03/24 00:04:23    354s] tQuantus: Use design signature to decide re-extraction is ON
[03/24 00:04:23    354s] #Start Inst Signature in MT(0)
[03/24 00:04:23    354s] #Start Net Signature in MT(63667255)
[03/24 00:04:23    354s] #Calculate SNet Signature in MT (76073860)
[03/24 00:04:23    354s] #Run time and memory report for RC extraction:
[03/24 00:04:23    354s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:04:23    354s] #Run Statistics for snet signature:
[03/24 00:04:23    354s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/6, scale score = 0.23.
[03/24 00:04:23    354s] #    Increased memory =     0.02 (MB), total memory =  3120.71 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:23    354s] #Run Statistics for Net Final Signature:
[03/24 00:04:23    354s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:23    354s] #   Increased memory =     0.00 (MB), total memory =  3120.70 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:23    354s] #Run Statistics for Net launch:
[03/24 00:04:23    354s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.51/6, scale score = 0.75.
[03/24 00:04:23    354s] #    Increased memory =    -0.02 (MB), total memory =  3120.70 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:23    354s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:04:23    354s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:04:23    354s] #   Increased memory =     0.00 (MB), total memory =  3120.71 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:23    354s] #Run Statistics for net signature:
[03/24 00:04:23    354s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.64/6, scale score = 0.44.
[03/24 00:04:23    354s] #    Increased memory =    -0.02 (MB), total memory =  3120.70 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:23    354s] #Run Statistics for inst signature:
[03/24 00:04:23    354s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.50/6, scale score = 0.25.
[03/24 00:04:23    354s] #    Increased memory =    -6.43 (MB), total memory =  3120.71 (MB), peak memory =  3352.93 (MB)
[03/24 00:04:23    354s] tQuantus: Original signature = 133228957, new signature = 133228957
[03/24 00:04:23    354s] tQuantus: Design is clean by design signature
[03/24 00:04:23    354s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d' for reading (mem: 4164.266M)
[03/24 00:04:23    354s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4164.266M)
[03/24 00:04:23    354s] The design is extracted. Skipping TQuantus.
[03/24 00:04:23    354s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4164.3M, EPOCH TIME: 1679630663.954034
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] 
[03/24 00:04:23    354s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:23    354s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.024, REAL:0.023, MEM:4164.3M, EPOCH TIME: 1679630663.977303
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] **INFO: flowCheckPoint #34 OptimizationHold
[03/24 00:04:23    354s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4164.3M, EPOCH TIME: 1679630663.989212
[03/24 00:04:23    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:23    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:24    354s] 
[03/24 00:04:24    354s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:24    354s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.019, MEM:4164.3M, EPOCH TIME: 1679630664.008604
[03/24 00:04:24    354s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:24    354s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:24    354s] GigaOpt Hold Optimizer is used
[03/24 00:04:24    354s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d' for reading (mem: 4164.266M)
[03/24 00:04:24    354s] Reading RCDB with compressed RC data.
[03/24 00:04:24    354s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4166.3M)
[03/24 00:04:24    354s] End AAE Lib Interpolated Model. (MEM=4166.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:24    354s] 
[03/24 00:04:24    354s] Creating Lib Analyzer ...
[03/24 00:04:24    354s] 
[03/24 00:04:24    354s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:24    354s] Summary for sequential cells identification: 
[03/24 00:04:24    354s]   Identified SBFF number: 112
[03/24 00:04:24    354s]   Identified MBFF number: 0
[03/24 00:04:24    354s]   Identified SB Latch number: 0
[03/24 00:04:24    354s]   Identified MB Latch number: 0
[03/24 00:04:24    354s]   Not identified SBFF number: 8
[03/24 00:04:24    354s]   Not identified MBFF number: 0
[03/24 00:04:24    354s]   Not identified SB Latch number: 0
[03/24 00:04:24    354s]   Not identified MB Latch number: 0
[03/24 00:04:24    354s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:24    354s]  Visiting view : setupAnalysis
[03/24 00:04:24    354s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:24    354s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:24    354s]  Visiting view : holdAnalysis
[03/24 00:04:24    354s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:24    354s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:24    354s] TLC MultiMap info (StdDelay):
[03/24 00:04:24    354s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:24    354s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:24    354s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:24    354s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:24    354s]  Setting StdDelay to: 22.7ps
[03/24 00:04:24    354s] 
[03/24 00:04:24    354s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:24    354s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:04:24    354s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:04:24    354s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:04:24    354s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:04:24    354s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:04:24    354s] 
[03/24 00:04:24    354s] {RT rc-typ 0 4 4 0}
[03/24 00:04:24    355s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:55 mem=4174.3M
[03/24 00:04:24    355s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:55 mem=4174.3M
[03/24 00:04:24    355s] Creating Lib Analyzer, finished. 
[03/24 00:04:24    355s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:55 mem=4174.3M ***
[03/24 00:04:24    355s] *** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:05:55.0/0:20:23.6 (0.3), mem = 4174.3M
[03/24 00:04:24    355s] Effort level <high> specified for reg2reg path_group
[03/24 00:04:24    355s] Saving timing graph ...
[03/24 00:04:25    355s] Done save timing graph
[03/24 00:04:25    355s] 
[03/24 00:04:25    355s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:25    355s] Deleting Lib Analyzer.
[03/24 00:04:25    355s] 
[03/24 00:04:25    355s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:25    355s] Starting delay calculation for Hold views
[03/24 00:04:25    355s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:04:25    355s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:04:25    355s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:04:25    356s] #################################################################################
[03/24 00:04:25    356s] # Design Stage: PostRoute
[03/24 00:04:25    356s] # Design Name: PE_top
[03/24 00:04:25    356s] # Design Mode: 130nm
[03/24 00:04:25    356s] # Analysis Mode: MMMC OCV 
[03/24 00:04:25    356s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:04:25    356s] # Signoff Settings: SI On 
[03/24 00:04:25    356s] #################################################################################
[03/24 00:04:25    356s] Topological Sorting (REAL = 0:00:00.0, MEM = 4262.2M, InitMEM = 4262.2M)
[03/24 00:04:25    356s] Setting infinite Tws ...
[03/24 00:04:25    356s] First Iteration Infinite Tw... 
[03/24 00:04:25    356s] Calculate late delays in OCV mode...
[03/24 00:04:25    356s] Calculate early delays in OCV mode...
[03/24 00:04:25    356s] Start delay calculation (fullDC) (6 T). (MEM=4262.18)
[03/24 00:04:25    356s] End AAE Lib Interpolated Model. (MEM=4273.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:25    356s] Total number of fetched objects 2683
[03/24 00:04:25    356s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:04:25    357s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:25    357s] End delay calculation. (MEM=4358.11 CPU=0:00:00.7 REAL=0:00:00.0)
[03/24 00:04:25    357s] End delay calculation (fullDC). (MEM=4358.11 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:04:25    357s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 4358.1M) ***
[03/24 00:04:25    357s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4350.1M)
[03/24 00:04:25    357s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:04:25    357s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4350.1M)
[03/24 00:04:25    357s] 
[03/24 00:04:25    357s] Executing IPO callback for view pruning ..
[03/24 00:04:25    357s] Starting SI iteration 2
[03/24 00:04:25    357s] Calculate late delays in OCV mode...
[03/24 00:04:25    357s] Calculate early delays in OCV mode...
[03/24 00:04:25    357s] Start delay calculation (fullDC) (6 T). (MEM=4141.26)
[03/24 00:04:25    357s] End AAE Lib Interpolated Model. (MEM=4141.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:26    357s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:04:26    357s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:04:26    357s] Total number of fetched objects 2683
[03/24 00:04:26    357s] AAE_INFO-618: Total number of nets in the design is 2685,  0.1 percent of the nets selected for SI analysis
[03/24 00:04:26    357s] End delay calculation. (MEM=4386.29 CPU=0:00:00.1 REAL=0:00:01.0)
[03/24 00:04:26    357s] End delay calculation (fullDC). (MEM=4386.29 CPU=0:00:00.1 REAL=0:00:01.0)
[03/24 00:04:26    357s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 4386.3M) ***
[03/24 00:04:26    357s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:05:58 mem=4392.3M)
[03/24 00:04:26    357s] Info: Begin MT loop @coeSlackTraversor::updateSlacksAndFailingCount with 6 threads.
[03/24 00:04:26    357s] Info: End MT loop @coeSlackTraversor::updateSlacksAndFailingCount.
[03/24 00:04:26    357s] 
[03/24 00:04:26    357s] Active hold views:
[03/24 00:04:26    357s]  holdAnalysis
[03/24 00:04:26    357s]   Dominating endpoints: 0
[03/24 00:04:26    357s]   Dominating TNS: -0.000
[03/24 00:04:26    357s] 
[03/24 00:04:26    357s] Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:05:58 mem=4422.8M ***
[03/24 00:04:26    357s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:02.0 totSessionCpu=0:05:58 mem=4422.8M ***
[03/24 00:04:26    358s] Restoring timing graph ...
[03/24 00:04:26    358s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:04:26    358s] Done restore timing graph
[03/24 00:04:26    358s] Done building cte setup timing graph (fixHold) cpu=0:00:03.4 real=0:00:02.0 totSessionCpu=0:05:58 mem=4557.4M ***
[03/24 00:04:26    358s] *info: category slack lower bound [L 0.0] default
[03/24 00:04:26    358s] *info: category slack lower bound [H 0.0] reg2reg 
[03/24 00:04:26    358s] --------------------------------------------------- 
[03/24 00:04:26    358s]    Setup Violation Summary with Target Slack (0.050 ns)
[03/24 00:04:26    358s] --------------------------------------------------- 
[03/24 00:04:26    358s]          WNS    reg2regWNS
[03/24 00:04:26    358s]     0.002 ns      0.002 ns
[03/24 00:04:26    358s] --------------------------------------------------- 
[03/24 00:04:26    358s]   Timing/DRV Snapshot: (REF)
[03/24 00:04:26    358s]      Weighted WNS: 0.000
[03/24 00:04:26    358s]       All  PG WNS: 0.000
[03/24 00:04:26    358s]       High PG WNS: 0.000
[03/24 00:04:26    358s]       All  PG TNS: 0.000
[03/24 00:04:26    358s]       High PG TNS: 0.000
[03/24 00:04:26    358s]       Low  PG TNS: 0.000
[03/24 00:04:26    358s]          Tran DRV: 0 (0)
[03/24 00:04:26    358s]           Cap DRV: 0 (0)
[03/24 00:04:26    358s]        Fanout DRV: 0 (12)
[03/24 00:04:26    358s]            Glitch: 0 (0)
[03/24 00:04:26    358s]    Category Slack: { [L, 0.002] [H, 0.002] }
[03/24 00:04:26    358s] 
[03/24 00:04:26    358s] 
[03/24 00:04:26    358s] Creating Lib Analyzer ...
[03/24 00:04:26    358s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:04:26    358s] 
[03/24 00:04:26    358s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:26    358s] Summary for sequential cells identification: 
[03/24 00:04:26    358s]   Identified SBFF number: 112
[03/24 00:04:26    358s]   Identified MBFF number: 0
[03/24 00:04:26    358s]   Identified SB Latch number: 0
[03/24 00:04:26    358s]   Identified MB Latch number: 0
[03/24 00:04:26    358s]   Not identified SBFF number: 8
[03/24 00:04:26    358s]   Not identified MBFF number: 0
[03/24 00:04:26    358s]   Not identified SB Latch number: 0
[03/24 00:04:26    358s]   Not identified MB Latch number: 0
[03/24 00:04:26    358s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:26    358s]  Visiting view : setupAnalysis
[03/24 00:04:26    358s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:26    358s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:26    358s]  Visiting view : holdAnalysis
[03/24 00:04:26    358s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:26    358s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:26    358s] TLC MultiMap info (StdDelay):
[03/24 00:04:26    358s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:26    358s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:26    358s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:26    358s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:26    358s]  Setting StdDelay to: 22.7ps
[03/24 00:04:26    358s] 
[03/24 00:04:26    358s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:26    358s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:04:26    358s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:04:26    358s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:04:26    358s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:04:26    358s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:04:26    358s] 
[03/24 00:04:26    358s] {RT rc-typ 0 4 4 0}
[03/24 00:04:27    359s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:59 mem=4566.9M
[03/24 00:04:27    359s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:59 mem=4566.9M
[03/24 00:04:27    359s] Creating Lib Analyzer, finished. 
[03/24 00:04:27    359s] OPTC: m1 20.0 20.0
[03/24 00:04:27    359s] Setting latch borrow mode to budget during optimization.
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:27    359s] Deleting Lib Analyzer.
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:27    359s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:27    359s] Summary for sequential cells identification: 
[03/24 00:04:27    359s]   Identified SBFF number: 112
[03/24 00:04:27    359s]   Identified MBFF number: 0
[03/24 00:04:27    359s]   Identified SB Latch number: 0
[03/24 00:04:27    359s]   Identified MB Latch number: 0
[03/24 00:04:27    359s]   Not identified SBFF number: 8
[03/24 00:04:27    359s]   Not identified MBFF number: 0
[03/24 00:04:27    359s]   Not identified SB Latch number: 0
[03/24 00:04:27    359s]   Not identified MB Latch number: 0
[03/24 00:04:27    359s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:27    359s]  Visiting view : setupAnalysis
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:27    359s]  Visiting view : holdAnalysis
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:27    359s] TLC MultiMap info (StdDelay):
[03/24 00:04:27    359s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:27    359s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:27    359s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:27    359s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:27    359s]  Setting StdDelay to: 22.7ps
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] Creating Lib Analyzer ...
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:04:27    359s] Summary for sequential cells identification: 
[03/24 00:04:27    359s]   Identified SBFF number: 112
[03/24 00:04:27    359s]   Identified MBFF number: 0
[03/24 00:04:27    359s]   Identified SB Latch number: 0
[03/24 00:04:27    359s]   Identified MB Latch number: 0
[03/24 00:04:27    359s]   Not identified SBFF number: 8
[03/24 00:04:27    359s]   Not identified MBFF number: 0
[03/24 00:04:27    359s]   Not identified SB Latch number: 0
[03/24 00:04:27    359s]   Not identified MB Latch number: 0
[03/24 00:04:27    359s]   Number of sequential cells which are not FFs: 34
[03/24 00:04:27    359s]  Visiting view : setupAnalysis
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:27    359s]  Visiting view : holdAnalysis
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:27    359s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:27    359s] TLC MultiMap info (StdDelay):
[03/24 00:04:27    359s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:27    359s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:04:27    359s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:27    359s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:04:27    359s]  Setting StdDelay to: 22.7ps
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:04:27    359s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 6 threads.
[03/24 00:04:27    359s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[03/24 00:04:27    359s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR)
[03/24 00:04:27    359s] Total number of usable inverters from Lib Analyzer: 19 ( INVXLTR INVX2TR INVX1TR CLKINVX2TR CLKINVX1TR INVX4TR INVX3TR CLKINVX4TR CLKINVX3TR CLKINVX6TR INVX6TR INVX8TR CLKINVX8TR INVX12TR CLKINVX12TR INVX16TR CLKINVX16TR INVX20TR CLKINVX20TR)
[03/24 00:04:27    359s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1TR DLY3X1TR DLY2X1TR DLY1X1TR DLY4X4TR DLY3X4TR DLY2X4TR DLY1X4TR)
[03/24 00:04:27    359s] 
[03/24 00:04:27    359s] {RT rc-typ 0 4 4 0}
[03/24 00:04:28    360s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:00 mem=4566.9M
[03/24 00:04:28    360s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:00 mem=4566.9M
[03/24 00:04:28    360s] Creating Lib Analyzer, finished. 
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] *Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
[03/24 00:04:28    360s] *Info: worst delay setup view: setupAnalysis
[03/24 00:04:28    360s] Footprint list for hold buffering (delay unit: ps)
[03/24 00:04:28    360s] =================================================================
[03/24 00:04:28    360s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[03/24 00:04:28    360s] ------------------------------------------------------------------
[03/24 00:04:28    360s] *Info:       65.7       1.00     26.24    4.0  25.60 CLKBUFX2TR (A,Y)
[03/24 00:04:28    360s] *Info:       56.6       1.00     14.40    5.0  13.61 BUFX3TR (A,Y)
[03/24 00:04:28    360s] *Info:       71.4       1.00     18.24    5.0  17.48 CLKBUFX3TR (A,Y)
[03/24 00:04:28    360s] *Info:       62.4       1.00     22.08    5.0  20.82 BUFX2TR (A,Y)
[03/24 00:04:28    360s] *Info:       56.6       1.00     11.52    6.0  10.06 BUFX4TR (A,Y)
[03/24 00:04:28    360s] *Info:       67.5       1.00     15.36    6.0  13.15 CLKBUFX4TR (A,Y)
[03/24 00:04:28    360s] *Info:       64.6       1.00      9.92    7.0   8.73 CLKBUFX6TR (A,Y)
[03/24 00:04:28    360s] *Info:       54.1       1.00      7.36    8.0   6.69 BUFX6TR (A,Y)
[03/24 00:04:28    360s] *Info:       53.3       1.00      6.72    9.0   5.02 BUFX8TR (A,Y)
[03/24 00:04:28    360s] *Info:       63.9       1.00      8.64    9.0   6.64 CLKBUFX8TR (A,Y)
[03/24 00:04:28    360s] *Info:      132.9       1.00     51.52   10.0  51.33 DLY1X1TR (A,Y)
[03/24 00:04:28    360s] *Info:      187.0       1.00     51.84   10.0  51.83 DLY2X1TR (A,Y)
[03/24 00:04:28    360s] *Info:      309.6       1.00     54.08   10.0  53.16 DLY3X1TR (A,Y)
[03/24 00:04:28    360s] *Info:      405.4       1.00     56.64   10.0  54.58 DLY4X1TR (A,Y)
[03/24 00:04:28    360s] *Info:       51.2       1.00      5.12   11.0   3.64 BUFX12TR (A,Y)
[03/24 00:04:28    360s] *Info:      100.1       1.00     15.04   11.0  13.32 DLY1X4TR (A,Y)
[03/24 00:04:28    360s] *Info:      201.1       1.00     17.60   11.0  13.67 DLY2X4TR (A,Y)
[03/24 00:04:28    360s] *Info:      329.6       1.00     20.48   11.0  14.15 DLY3X4TR (A,Y)
[03/24 00:04:28    360s] *Info:      397.0       1.00     22.08   11.0  14.39 DLY4X4TR (A,Y)
[03/24 00:04:28    360s] *Info:       61.8       1.00      5.76   12.0   4.37 CLKBUFX12TR (A,Y)
[03/24 00:04:28    360s] *Info:       51.2       1.00      3.20   15.0   2.64 BUFX16TR (A,Y)
[03/24 00:04:28    360s] *Info:       61.9       1.00      4.48   15.0   3.24 CLKBUFX16TR (A,Y)
[03/24 00:04:28    360s] *Info:       60.7       1.00      3.20   18.0   2.60 CLKBUFX20TR (A,Y)
[03/24 00:04:28    360s] *Info:       50.7       1.00      2.88   19.0   2.03 BUFX20TR (A,Y)
[03/24 00:04:28    360s] =================================================================
[03/24 00:04:28    360s] Hold Timer stdDelay = 22.7ps
[03/24 00:04:28    360s]  Visiting view : holdAnalysis
[03/24 00:04:28    360s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:04:28    360s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:04:28    360s] Hold Timer stdDelay = 22.7ps (holdAnalysis)
[03/24 00:04:28    360s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4566.9M, EPOCH TIME: 1679630668.475292
[03/24 00:04:28    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:28    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.026, REAL:0.024, MEM:4566.9M, EPOCH TIME: 1679630668.498881
[03/24 00:04:28    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:28    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    360s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.199  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:4565.4M, EPOCH TIME: 1679630668.567778
[03/24 00:04:28    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:28    360s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.017, REAL:0.016, MEM:4566.9M, EPOCH TIME: 1679630668.583332
[03/24 00:04:28    360s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:28    360s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    360s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 3189.2M, totSessionCpu=0:06:01 **
[03/24 00:04:28    360s] *** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:05.6/0:00:03.9 (1.4), totSession cpu/real = 0:06:00.6/0:20:27.5 (0.3), mem = 4226.9M
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] =============================================================================================
[03/24 00:04:28    360s]  Step TAT Report : BuildHoldData #1 / optDesign #8                              21.14-s109_1
[03/24 00:04:28    360s] =============================================================================================
[03/24 00:04:28    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:28    360s] ---------------------------------------------------------------------------------------------
[03/24 00:04:28    360s] [ ViewPruning            ]      6   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.6
[03/24 00:04:28    360s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.2
[03/24 00:04:28    360s] [ DrvReport              ]      2   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.6
[03/24 00:04:28    360s] [ SlackTraversorInit     ]      3   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.6
[03/24 00:04:28    360s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/24 00:04:28    360s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  35.1 % )     0:00:01.4 /  0:00:01.4    1.0
[03/24 00:04:28    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:28    360s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:28    360s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:28    360s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[03/24 00:04:28    360s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:28    360s] [ TimingUpdate           ]      8   0:00:00.8  (  20.3 % )     0:00:01.1 /  0:00:02.4    2.2
[03/24 00:04:28    360s] [ FullDelayCalc          ]      3   0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:01.0    3.4
[03/24 00:04:28    360s] [ TimingReport           ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    2.0
[03/24 00:04:28    360s] [ SaveTimingGraph        ]      1   0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.3    1.3
[03/24 00:04:28    360s] [ RestoreTimingGraph     ]      1   0:00:00.2  (   5.8 % )     0:00:00.2 /  0:00:00.3    1.1
[03/24 00:04:28    360s] [ MISC                   ]          0:00:00.6  (  15.2 % )     0:00:00.6 /  0:00:00.7    1.2
[03/24 00:04:28    360s] ---------------------------------------------------------------------------------------------
[03/24 00:04:28    360s]  BuildHoldData #1 TOTAL             0:00:03.9  ( 100.0 % )     0:00:03.9 /  0:00:05.6    1.4
[03/24 00:04:28    360s] ---------------------------------------------------------------------------------------------
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] *** HoldOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:06:00.6/0:20:27.5 (0.3), mem = 4226.9M
[03/24 00:04:28    360s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.406155.31
[03/24 00:04:28    360s] #optDebug: Start CG creation (mem=4226.9M)
[03/24 00:04:28    360s]  ...initializing CG  maxDriveDist 1581.062000 stdCellHgt 3.600000 defLenToSkip 25.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 158.106000 
[03/24 00:04:28    360s] (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgPrt (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgEgp (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgPbk (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgNrb(cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgObs (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgCon (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s]  ...processing cgPdm (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=4301.9M)
[03/24 00:04:28    360s] HoldSingleBuffer minRootGain=0.000
[03/24 00:04:28    360s] HoldSingleBuffer minRootGain=0.000
[03/24 00:04:28    360s] HoldSingleBuffer minRootGain=0.000
[03/24 00:04:28    360s] HoldSingleBuffer minRootGain=0.000
[03/24 00:04:28    360s] *info: Run optDesign holdfix with 6 threads.
[03/24 00:04:28    360s] Info: 18 clock nets excluded from IPO operation.
[03/24 00:04:28    360s] --------------------------------------------------- 
[03/24 00:04:28    360s]    Hold Timing Summary  - Initial 
[03/24 00:04:28    360s] --------------------------------------------------- 
[03/24 00:04:28    360s]  Target slack:       0.0500 ns
[03/24 00:04:28    360s]  View: holdAnalysis 
[03/24 00:04:28    360s]    WNS:       0.0916  >>>  WNS:       0.0416 with TargetSlack
[03/24 00:04:28    360s]    TNS:       0.0000  >>>  TNS:       0.0000 with TargetSlack
[03/24 00:04:28    360s]    VP :            0  >>>  VP:            0  with TargetSlack
[03/24 00:04:28    360s]    Worst hold path end point: buff_mult_arr0/clk_r_REG82_S1/D
[03/24 00:04:28    360s] --------------------------------------------------- 
[03/24 00:04:28    360s] *** Hold timing is met. Hold fixing is not needed 
[03/24 00:04:28    360s] **INFO: total 0 insts, 0 nets marked don't touch
[03/24 00:04:28    360s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/24 00:04:28    360s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] Capturing REF for hold ...
[03/24 00:04:28    360s]    Hold Timing Snapshot: (REF)
[03/24 00:04:28    360s]              All PG WNS: 0.000
[03/24 00:04:28    360s]              All PG TNS: 0.000
[03/24 00:04:28    360s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.406155.31
[03/24 00:04:28    360s] *** HoldOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:06:00.7/0:20:27.6 (0.3), mem = 4414.9M
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] =============================================================================================
[03/24 00:04:28    360s]  Step TAT Report : HoldOpt #1 / optDesign #8                                    21.14-s109_1
[03/24 00:04:28    360s] =============================================================================================
[03/24 00:04:28    360s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:28    360s] ---------------------------------------------------------------------------------------------
[03/24 00:04:28    360s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:28    360s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  68.9 % )     0:00:00.1 /  0:00:00.1    0.9
[03/24 00:04:28    360s] [ MISC                   ]          0:00:00.0  (  31.0 % )     0:00:00.0 /  0:00:00.1    1.4
[03/24 00:04:28    360s] ---------------------------------------------------------------------------------------------
[03/24 00:04:28    360s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:04:28    360s] ---------------------------------------------------------------------------------------------
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] Running postRoute recovery in preEcoRoute mode
[03/24 00:04:28    360s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3226.8M, totSessionCpu=0:06:01 **
[03/24 00:04:28    360s]   DRV Snapshot: (TGT)
[03/24 00:04:28    360s]          Tran DRV: 0 (0)
[03/24 00:04:28    360s]           Cap DRV: 0 (0)
[03/24 00:04:28    360s]        Fanout DRV: 0 (12)
[03/24 00:04:28    360s]            Glitch: 0 (0)
[03/24 00:04:28    360s] Checking DRV degradation...
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] Recovery Manager:
[03/24 00:04:28    360s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:28    360s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:28    360s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:28    360s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/24 00:04:28    360s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4262.45M, totSessionCpu=0:06:01).
[03/24 00:04:28    360s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3226.8M, totSessionCpu=0:06:01 **
[03/24 00:04:28    360s] 
[03/24 00:04:28    360s]   DRV Snapshot: (REF)
[03/24 00:04:28    360s]          Tran DRV: 0 (0)
[03/24 00:04:28    360s]           Cap DRV: 0 (0)
[03/24 00:04:28    360s]        Fanout DRV: 0 (12)
[03/24 00:04:28    360s]            Glitch: 0 (0)
[03/24 00:04:28    360s] **INFO: Skipping refine place as no legal commits were detected
[03/24 00:04:28    360s] Latch borrow mode reset to max_borrow
[03/24 00:04:28    361s] **INFO: flowCheckPoint #35 FinalSummary
[03/24 00:04:28    361s] Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
[03/24 00:04:28    361s] **optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3226.8M, totSessionCpu=0:06:01 **
[03/24 00:04:28    361s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4223.5M, EPOCH TIME: 1679630668.969754
[03/24 00:04:28    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    361s] 
[03/24 00:04:28    361s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:28    361s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.021, REAL:0.020, MEM:4255.5M, EPOCH TIME: 1679630668.989500
[03/24 00:04:28    361s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:28    361s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:28    361s] Saving timing graph ...
[03/24 00:04:29    361s] Done save timing graph
[03/24 00:04:29    361s] 
[03/24 00:04:29    361s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:04:29    361s] 
[03/24 00:04:29    361s] TimeStamp Deleting Cell Server End ...
[03/24 00:04:29    362s] Starting delay calculation for Hold views
[03/24 00:04:29    362s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:04:29    362s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:04:29    362s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:04:29    362s] #################################################################################
[03/24 00:04:29    362s] # Design Stage: PostRoute
[03/24 00:04:29    362s] # Design Name: PE_top
[03/24 00:04:29    362s] # Design Mode: 130nm
[03/24 00:04:29    362s] # Analysis Mode: MMMC OCV 
[03/24 00:04:29    362s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:04:29    362s] # Signoff Settings: SI On 
[03/24 00:04:29    362s] #################################################################################
[03/24 00:04:29    362s] Topological Sorting (REAL = 0:00:00.0, MEM = 4356.4M, InitMEM = 4356.4M)
[03/24 00:04:29    362s] Setting infinite Tws ...
[03/24 00:04:29    362s] First Iteration Infinite Tw... 
[03/24 00:04:29    362s] Calculate late delays in OCV mode...
[03/24 00:04:29    362s] Calculate early delays in OCV mode...
[03/24 00:04:29    362s] Start delay calculation (fullDC) (6 T). (MEM=4356.38)
[03/24 00:04:29    362s] End AAE Lib Interpolated Model. (MEM=4367.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:30    363s] Total number of fetched objects 2683
[03/24 00:04:30    363s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:04:30    363s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:30    363s] End delay calculation. (MEM=4433.22 CPU=0:00:00.7 REAL=0:00:01.0)
[03/24 00:04:30    363s] End delay calculation (fullDC). (MEM=4433.22 CPU=0:00:00.8 REAL=0:00:01.0)
[03/24 00:04:30    363s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 4433.2M) ***
[03/24 00:04:30    363s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4425.2M)
[03/24 00:04:30    363s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:04:30    363s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4425.2M)
[03/24 00:04:30    363s] Starting SI iteration 2
[03/24 00:04:30    363s] Calculate late delays in OCV mode...
[03/24 00:04:30    363s] Calculate early delays in OCV mode...
[03/24 00:04:30    363s] Start delay calculation (fullDC) (6 T). (MEM=4207.38)
[03/24 00:04:30    363s] End AAE Lib Interpolated Model. (MEM=4207.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:04:30    363s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:04:30    363s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:04:30    363s] Total number of fetched objects 2683
[03/24 00:04:30    363s] AAE_INFO-618: Total number of nets in the design is 2685,  0.1 percent of the nets selected for SI analysis
[03/24 00:04:30    363s] End delay calculation. (MEM=4452.41 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:04:30    363s] End delay calculation (fullDC). (MEM=4452.41 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:04:30    363s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4452.4M) ***
[03/24 00:04:30    363s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:06:04 mem=4458.4M)
[03/24 00:04:30    364s] Restoring timing graph ...
[03/24 00:04:31    364s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[03/24 00:04:31    364s] Done restore timing graph
[03/24 00:04:33    365s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  0.052  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.092  |  0.199  |  0.092  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/24 00:04:33    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4231.7M, EPOCH TIME: 1679630673.722077
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] 
[03/24 00:04:33    365s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:33    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.021, MEM:4233.2M, EPOCH TIME: 1679630673.743241
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] Density: 30.604%
Total number of glitch violations: 0
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:4233.2M, EPOCH TIME: 1679630673.751705
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] 
[03/24 00:04:33    365s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:33    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.022, REAL:0.021, MEM:4233.2M, EPOCH TIME: 1679630673.772616
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4233.2M, EPOCH TIME: 1679630673.778117
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] 
[03/24 00:04:33    365s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:04:33    365s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.018, REAL:0.016, MEM:4233.2M, EPOCH TIME: 1679630673.794333
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] *** Final Summary (holdfix) CPU=0:00:04.0, REAL=0:00:05.0, MEM=4233.2M
[03/24 00:04:33    365s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 3183.0M, totSessionCpu=0:06:05 **
[03/24 00:04:33    365s]  ReSet Options after AAE Based Opt flow 
[03/24 00:04:33    365s] *** Finished optDesign ***
[03/24 00:04:33    365s] 
[03/24 00:04:33    365s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:12.0 real=0:00:10.9)
[03/24 00:04:33    365s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:33    365s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/24 00:04:33    365s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:33    365s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:06.8 real=0:00:04.9)
[03/24 00:04:33    365s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/24 00:04:33    365s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4233.2M)
[03/24 00:04:33    365s] Info: Destroy the CCOpt slew target map.
[03/24 00:04:33    365s] clean pInstBBox. size 0
[03/24 00:04:33    365s] All LLGs are deleted
[03/24 00:04:33    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:04:33    365s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4225.2M, EPOCH TIME: 1679630673.903023
[03/24 00:04:33    365s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4225.2M, EPOCH TIME: 1679630673.903138
[03/24 00:04:33    365s] Info: pop threads available for lower-level modules during optimization.
[03/24 00:04:33    365s] *** optDesign #8 [finish] : cpu/real = 0:00:12.1/0:00:10.9 (1.1), totSession cpu/real = 0:06:05.3/0:20:32.8 (0.3), mem = 4225.2M
[03/24 00:04:33    365s] 
[03/24 00:04:33    365s] =============================================================================================
[03/24 00:04:33    365s]  Final TAT Report : optDesign #8                                                21.14-s109_1
[03/24 00:04:33    365s] =============================================================================================
[03/24 00:04:33    365s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/24 00:04:33    365s] ---------------------------------------------------------------------------------------------
[03/24 00:04:33    365s] [ InitOpt                ]      1   0:00:00.9  (   8.3 % )     0:00:01.0 /  0:00:01.0    1.1
[03/24 00:04:33    365s] [ HoldOpt                ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/24 00:04:33    365s] [ ViewPruning            ]     10   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.6
[03/24 00:04:33    365s] [ BuildHoldData          ]      1   0:00:02.6  (  23.4 % )     0:00:03.9 /  0:00:05.6    1.4
[03/24 00:04:33    365s] [ OptSummaryReport       ]      2   0:00:01.3  (  11.5 % )     0:00:04.9 /  0:00:04.2    0.8
[03/24 00:04:33    365s] [ DrvReport              ]      5   0:00:02.4  (  21.9 % )     0:00:02.4 /  0:00:00.3    0.1
[03/24 00:04:33    365s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/24 00:04:33    365s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.3 % )     0:00:00.7 /  0:00:00.7    1.0
[03/24 00:04:33    365s] [ CheckPlace             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.7
[03/24 00:04:33    365s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[03/24 00:04:33    365s] [ TimingUpdate           ]     12   0:00:01.5  (  14.1 % )     0:00:02.1 /  0:00:04.7    2.2
[03/24 00:04:33    365s] [ FullDelayCalc          ]      6   0:00:00.6  (   5.2 % )     0:00:00.6 /  0:00:01.9    3.4
[03/24 00:04:33    365s] [ TimingReport           ]      4   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.2    1.9
[03/24 00:04:33    365s] [ GenerateReports        ]      2   0:00:00.3  (   3.1 % )     0:00:00.3 /  0:00:00.3    0.9
[03/24 00:04:33    365s] [ MISC                   ]          0:00:00.3  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/24 00:04:33    365s] ---------------------------------------------------------------------------------------------
[03/24 00:04:33    365s]  optDesign #8 TOTAL                 0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:12.1    1.1
[03/24 00:04:33    365s] ---------------------------------------------------------------------------------------------
[03/24 00:04:33    365s] 
[03/24 00:04:33    365s] <CMD> saveDesign db/PE_top_postroute_2.enc
[03/24 00:04:33    365s] The in-memory database contained RC information but was not saved. To save 
[03/24 00:04:33    365s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/24 00:04:33    365s] so it should only be saved when it is really desired.
[03/24 00:04:33    365s] #% Begin save design ... (date=03/24 00:04:33, mem=3144.5M)
[03/24 00:04:33    365s] % Begin Save ccopt configuration ... (date=03/24 00:04:33, mem=3144.5M)
[03/24 00:04:34    365s] % End Save ccopt configuration ... (date=03/24 00:04:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=3144.5M, current mem=3144.5M)
[03/24 00:04:34    365s] % Begin Save netlist data ... (date=03/24 00:04:34, mem=3144.5M)
[03/24 00:04:34    365s] Writing Binary DB to db/PE_top_postroute_2.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:04:34    365s] % End Save netlist data ... (date=03/24 00:04:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=3145.9M, current mem=3145.9M)
[03/24 00:04:34    365s] Saving symbol-table file in separate thread ...
[03/24 00:04:34    365s] Saving congestion map file in separate thread ...
[03/24 00:04:34    365s] Saving congestion map file db/PE_top_postroute_2.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:04:34    365s] % Begin Save AAE data ... (date=03/24 00:04:34, mem=3145.9M)
[03/24 00:04:34    365s] Saving AAE Data ...
[03/24 00:04:34    365s] % End Save AAE data ... (date=03/24 00:04:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3145.9M, current mem=3145.9M)
[03/24 00:04:35    365s] Saving preference file db/PE_top_postroute_2.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:04:35    365s] Saving mode setting ...
[03/24 00:04:35    365s] Saving global file ...
[03/24 00:04:35    365s] Saving Drc markers ...
[03/24 00:04:35    365s] ... No Drc file written since there is no markers found.
[03/24 00:04:35    365s] % Begin Save routing data ... (date=03/24 00:04:35, mem=3146.3M)
[03/24 00:04:35    365s] Saving route file ...
[03/24 00:04:35    365s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4192.7M) ***
[03/24 00:04:35    365s] % End Save routing data ... (date=03/24 00:04:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=3146.4M, current mem=3146.4M)
[03/24 00:04:35    365s] Saving special route data file in separate thread ...
[03/24 00:04:35    365s] Saving PG file in separate thread ...
[03/24 00:04:35    365s] Saving placement file in separate thread ...
[03/24 00:04:35    365s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:04:35    365s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:04:35    365s] Saving PG file db/PE_top_postroute_2.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:04:35 2023)
[03/24 00:04:35    365s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:35    365s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4222.7M) ***
[03/24 00:04:36    365s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4222.7M) ***
[03/24 00:04:36    365s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:04:36    365s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:36    365s] Saving property file db/PE_top_postroute_2.enc.dat.tmp/PE_top.prop
[03/24 00:04:36    365s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4214.7M) ***
[03/24 00:04:36    365s] #Saving pin access data to file db/PE_top_postroute_2.enc.dat.tmp/PE_top.apa ...
[03/24 00:04:36    365s] #
[03/24 00:04:36    365s] Saving preRoute extracted patterns in file 'db/PE_top_postroute_2.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:04:36    365s] Saving preRoute extraction data in directory 'db/PE_top_postroute_2.enc.dat.tmp/extraction/' ...
[03/24 00:04:36    365s] Checksum of RCGrid density data::96
[03/24 00:04:36    365s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:36    365s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:36    365s] % Begin Save power constraints data ... (date=03/24 00:04:36, mem=3146.5M)
[03/24 00:04:36    365s] % End Save power constraints data ... (date=03/24 00:04:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=3146.5M, current mem=3146.5M)
[03/24 00:04:37    366s] Generated self-contained design PE_top_postroute_2.enc.dat.tmp
[03/24 00:04:37    366s] #% End save design ... (date=03/24 00:04:37, total cpu=0:00:00.8, real=0:00:04.0, peak res=3146.8M, current mem=3146.8M)
[03/24 00:04:37    366s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:04:37    366s] 
[03/24 00:04:37    366s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/24 00:04:37    366s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/24 00:04:37    366s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/24 00:04:37    366s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/24 00:04:37    366s] <CMD> saveDesign db/PE_top_place_cts_route.enc
[03/24 00:04:37    366s] The in-memory database contained RC information but was not saved. To save 
[03/24 00:04:37    366s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/24 00:04:37    366s] so it should only be saved when it is really desired.
[03/24 00:04:37    366s] #% Begin save design ... (date=03/24 00:04:37, mem=3146.8M)
[03/24 00:04:37    366s] % Begin Save ccopt configuration ... (date=03/24 00:04:37, mem=3146.8M)
[03/24 00:04:37    366s] % End Save ccopt configuration ... (date=03/24 00:04:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=3146.8M, current mem=3146.8M)
[03/24 00:04:37    366s] % Begin Save netlist data ... (date=03/24 00:04:37, mem=3146.8M)
[03/24 00:04:37    366s] Writing Binary DB to db/PE_top_place_cts_route.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:04:37    366s] % End Save netlist data ... (date=03/24 00:04:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=3146.8M, current mem=3146.8M)
[03/24 00:04:37    366s] Saving symbol-table file in separate thread ...
[03/24 00:04:37    366s] Saving congestion map file in separate thread ...
[03/24 00:04:37    366s] Saving congestion map file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:04:37    366s] % Begin Save AAE data ... (date=03/24 00:04:37, mem=3146.8M)
[03/24 00:04:37    366s] Saving AAE Data ...
[03/24 00:04:37    366s] % End Save AAE data ... (date=03/24 00:04:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=3146.8M, current mem=3146.8M)
[03/24 00:04:37    366s] Saving preference file db/PE_top_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:04:37    366s] Saving mode setting ...
[03/24 00:04:38    366s] Saving global file ...
[03/24 00:04:38    366s] Saving Drc markers ...
[03/24 00:04:38    366s] ... No Drc file written since there is no markers found.
[03/24 00:04:38    366s] % Begin Save routing data ... (date=03/24 00:04:38, mem=3146.8M)
[03/24 00:04:38    366s] Saving route file ...
[03/24 00:04:38    366s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4191.3M) ***
[03/24 00:04:38    366s] % End Save routing data ... (date=03/24 00:04:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=3146.8M, current mem=3146.8M)
[03/24 00:04:38    366s] Saving special route data file in separate thread ...
[03/24 00:04:38    366s] Saving PG file in separate thread ...
[03/24 00:04:38    366s] Saving placement file in separate thread ...
[03/24 00:04:38    366s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:04:38    366s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:04:38    366s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:38    366s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4221.3M) ***
[03/24 00:04:38    366s] Saving PG file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:04:38 2023)
[03/24 00:04:38    366s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4221.3M) ***
[03/24 00:04:39    366s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:39    366s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:39    366s] Saving property file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.prop
[03/24 00:04:39    366s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4213.3M) ***
[03/24 00:04:39    366s] #Saving pin access data to file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.apa ...
[03/24 00:04:39    366s] #
[03/24 00:04:39    366s] Saving preRoute extracted patterns in file 'db/PE_top_place_cts_route.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:04:39    366s] Saving preRoute extraction data in directory 'db/PE_top_place_cts_route.enc.dat.tmp/extraction/' ...
[03/24 00:04:39    366s] Checksum of RCGrid density data::96
[03/24 00:04:39    366s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:39    366s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:04:39    366s] % Begin Save power constraints data ... (date=03/24 00:04:39, mem=3146.9M)
[03/24 00:04:39    366s] % End Save power constraints data ... (date=03/24 00:04:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=3146.9M, current mem=3146.9M)
[03/24 00:04:40    366s] Generated self-contained design PE_top_place_cts_route.enc.dat.tmp
[03/24 00:04:40    366s] #% End save design ... (date=03/24 00:04:40, total cpu=0:00:00.8, real=0:00:03.0, peak res=3146.9M, current mem=3146.9M)
[03/24 00:04:40    366s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:04:40    366s] 
[03/24 00:04:40    366s] <CMD> zoomBox -272.22900 60.27700 523.31100 475.83700
[03/24 00:04:43    367s] <CMD> zoomBox -492.31800 -109.67300 803.08800 566.99800
[03/24 00:04:44    367s] <CMD> zoomBox -719.59500 -246.74400 1073.35600 689.82600
[03/24 00:04:44    367s] <CMD> zoomBox -373.33500 -103.63000 727.76200 471.54100
[03/24 00:04:45    367s] <CMD> zoomBox -215.05300 -38.22100 580.49100 377.34100
[03/24 00:04:46    367s] <CMD> zoomBox -380.36900 -99.51700 720.73000 475.65500
[03/24 00:04:47    368s] <CMD> zoomBox -215.98700 -51.91900 460.22600 301.30900
[03/24 00:04:47    368s] <CMD> zoomBox -147.70800 -28.53500 340.85700 226.67300
[03/24 00:04:48    368s] <CMD> zoomBox -208.33100 -57.78700 467.88600 295.44300
[03/24 00:04:50    368s] <CMD> zoomBox -398.58500 -100.64200 537.35600 388.25800
[03/24 00:04:52    369s] <CMD> zoomBox -138.32100 20.61100 350.24800 275.82100
[03/24 00:04:54    369s] <CMD> zoomBox 113.27200 64.68600 297.53700 160.93900
[03/24 00:04:55    369s] <CMD> zoomBox 198.51800 79.44900 294.70700 129.69400
[03/24 00:04:55    369s] <CMD> zoomBox 212.37600 81.82300 294.13700 124.53200
[03/24 00:04:55    369s] <CMD> zoomBox 244.21400 89.58900 286.89600 111.88400
[03/24 00:04:56    369s] <CMD> zoomBox 266.43400 93.54700 282.53300 101.95700
[03/24 00:04:57    370s] <CMD> zoomBox 268.52600 94.77400 278.41400 99.93900
[03/24 00:04:58    370s] <CMD> zoomBox 261.70000 91.88900 283.98900 103.53200
[03/24 00:05:00    370s] <CMD> zoomBox 246.07100 85.29900 296.30400 111.53900
[03/24 00:05:01    370s] <CMD> zoomBox 185.97200 59.78000 342.67200 141.63400
[03/24 00:05:01    370s] <CMD> zoomBox 73.96100 12.09300 427.12600 196.57300
[03/24 00:05:08    371s] <CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
[03/24 00:05:08    371s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[03/24 00:05:08    371s] Type 'man IMPSP-5217' for more detail.
[03/24 00:05:08    371s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:4226.0M, EPOCH TIME: 1679630708.350073
[03/24 00:05:08    371s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:4226.0M, EPOCH TIME: 1679630708.350244
[03/24 00:05:08    371s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4226.0M, EPOCH TIME: 1679630708.350340
[03/24 00:05:08    371s] Processing tracks to init pin-track alignment.
[03/24 00:05:08    371s] z: 2, totalTracks: 1
[03/24 00:05:08    371s] z: 4, totalTracks: 1
[03/24 00:05:08    371s] z: 6, totalTracks: 1
[03/24 00:05:08    371s] z: 8, totalTracks: 1
[03/24 00:05:08    371s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[03/24 00:05:08    371s] All LLGs are deleted
[03/24 00:05:08    371s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:4226.0M, EPOCH TIME: 1679630708.352791
[03/24 00:05:08    371s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:4226.0M, EPOCH TIME: 1679630708.352988
[03/24 00:05:08    371s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:4226.0M, EPOCH TIME: 1679630708.353538
[03/24 00:05:08    371s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:4322.0M, EPOCH TIME: 1679630708.356855
[03/24 00:05:08    371s] Max number of tech site patterns supported in site array is 256.
[03/24 00:05:08    371s] Core basic site is IBM13SITE
[03/24 00:05:08    371s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:4322.0M, EPOCH TIME: 1679630708.366007
[03/24 00:05:08    371s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:05:08    371s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[03/24 00:05:08    371s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.019, REAL:0.007, MEM:4322.0M, EPOCH TIME: 1679630708.373282
[03/24 00:05:08    371s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:05:08    371s] SiteArray: use 479,232 bytes
[03/24 00:05:08    371s] SiteArray: current memory after site array memory allocation 4322.0M
[03/24 00:05:08    371s] SiteArray: FP blocked sites are writable
[03/24 00:05:08    371s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/24 00:05:08    371s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:4290.0M, EPOCH TIME: 1679630708.380283
[03/24 00:05:08    371s] Process 42246 wires and vias for routing blockage analysis
[03/24 00:05:08    371s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.035, REAL:0.014, MEM:4322.0M, EPOCH TIME: 1679630708.394162
[03/24 00:05:08    371s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:05:08    371s] Atter site array init, number of instance map data is 0.
[03/24 00:05:08    371s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.039, MEM:4322.0M, EPOCH TIME: 1679630708.395567
[03/24 00:05:08    371s] 
[03/24 00:05:08    371s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:05:08    371s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.077, REAL:0.045, MEM:4226.0M, EPOCH TIME: 1679630708.398175
[03/24 00:05:08    371s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:4226.0M, EPOCH TIME: 1679630708.398308
[03/24 00:05:08    371s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.003, REAL:0.003, MEM:4226.0M, EPOCH TIME: 1679630708.401489
[03/24 00:05:08    371s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4226.0MB).
[03/24 00:05:08    371s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.084, REAL:0.052, MEM:4226.0M, EPOCH TIME: 1679630708.402204
[03/24 00:05:08    371s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.085, REAL:0.052, MEM:4226.0M, EPOCH TIME: 1679630708.402297
[03/24 00:05:08    371s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:4226.0M, EPOCH TIME: 1679630708.402383
[03/24 00:05:08    371s]   Signal wire search tree: 38946 elements. (cpu=0:00:00.0, mem=0.0M)
[03/24 00:05:08    371s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.013, REAL:0.013, MEM:4226.0M, EPOCH TIME: 1679630708.415763
[03/24 00:05:08    371s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:4226.0M, EPOCH TIME: 1679630708.421377
[03/24 00:05:08    371s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:4226.0M, EPOCH TIME: 1679630708.421529
[03/24 00:05:08    371s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:4226.0M, EPOCH TIME: 1679630708.421677
[03/24 00:05:08    371s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:4226.0M, EPOCH TIME: 1679630708.421785
[03/24 00:05:08    371s] AddFiller init all instances time CPU:0.000, REAL:0.000
[03/24 00:05:08    371s] AddFiller main function time CPU:0.150, REAL:0.156
[03/24 00:05:08    371s] Filler instance commit time CPU:0.039, REAL:0.039
[03/24 00:05:08    371s] *INFO: Adding fillers to top-module.
[03/24 00:05:08    371s] *INFO:   Added 481 filler insts (cell FILL64TR / prefix FILLCELL).
[03/24 00:05:08    371s] *INFO:   Added 160 filler insts (cell FILL32TR / prefix FILLCELL).
[03/24 00:05:08    371s] *INFO:   Added 321 filler insts (cell FILL16TR / prefix FILLCELL).
[03/24 00:05:08    371s] *INFO:   Added 668 filler insts (cell FILL8TR / prefix FILLCELL).
[03/24 00:05:08    371s] *INFO:   Added 1081 filler insts (cell FILL4TR / prefix FILLCELL).
[03/24 00:05:08    371s] *INFO:   Added 1144 filler insts (cell FILL2TR / prefix FILLCELL).
[03/24 00:05:08    371s] *INFO:   Added 1216 filler insts (cell FILL1TR / prefix FILLCELL).
[03/24 00:05:08    371s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.158, REAL:0.157, MEM:4226.0M, EPOCH TIME: 1679630708.578916
[03/24 00:05:08    371s] *INFO: Total 5071 filler insts added - prefix FILLCELL (CPU: 0:00:00.3).
[03/24 00:05:08    371s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.158, REAL:0.157, MEM:4226.0M, EPOCH TIME: 1679630708.579039
[03/24 00:05:08    371s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:4226.0M, EPOCH TIME: 1679630708.579136
[03/24 00:05:08    371s] For 5071 new insts, 5071 new gnd-pin connections were made to global net 'VSS'.
[03/24 00:05:08    371s] 5071 new pwr-pin connections were made to global net 'VDD'.
[03/24 00:05:08    371s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/24 00:05:08    371s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.003, REAL:0.003, MEM:4226.0M, EPOCH TIME: 1679630708.581656
[03/24 00:05:08    371s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.161, REAL:0.160, MEM:4226.0M, EPOCH TIME: 1679630708.581729
[03/24 00:05:08    371s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.161, REAL:0.160, MEM:4226.0M, EPOCH TIME: 1679630708.581807
[03/24 00:05:08    371s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:4226.0M, EPOCH TIME: 1679630708.582030
[03/24 00:05:08    371s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7687).
[03/24 00:05:08    371s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] All LLGs are deleted
[03/24 00:05:08    371s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:05:08    371s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:4226.0M, EPOCH TIME: 1679630708.586318
[03/24 00:05:08    371s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:4225.6M, EPOCH TIME: 1679630708.586980
[03/24 00:05:08    371s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.011, REAL:0.008, MEM:4199.6M, EPOCH TIME: 1679630708.590342
[03/24 00:05:08    371s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.277, REAL:0.240, MEM:4199.6M, EPOCH TIME: 1679630708.590546
[03/24 00:05:08    371s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/24 00:05:08    371s] 0 new gnd-pin connection was made to global net 'VSS'.
[03/24 00:05:08    371s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/24 00:05:08    371s] 0 new pwr-pin connection was made to global net 'VDD'.
[03/24 00:05:08    371s] <CMD> fixVia -minCut
[03/24 00:05:08    371s] ### import design signature (152): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1289561880 inst_pattern=1
[03/24 00:05:08    371s] 
Start fixing mincut vias at Fri Mar 24 00:05:08 2023
No minimum cut violation markers found on special net vias.
[03/24 00:05:08    371s] End fixing mincut vias at Fri Mar 24 00:05:08 2023
<CMD> fixVia -minStep
[03/24 00:05:08    371s] 
Start fixing minstep vias at Fri Mar 24 00:05:08 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
[03/24 00:05:08    371s] End fixing minstep vias at Fri Mar 24 00:05:08 2023
<CMD> fixVia -short
[03/24 00:05:08    371s] 
Start fixing short vias at Fri Mar 24 00:05:08 2023
End fixing short vias at Fri Mar 24 00:05:08 2023
<CMD> clearDrc
[03/24 00:05:08    371s]  *** Starting Verify Geometry (MEM: 4223.6) ***
[03/24 00:05:08    371s] 
[03/24 00:05:08    371s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/24 00:05:08    371s]   VERIFY GEOMETRY ...... Starting Verification
[03/24 00:05:08    371s]   VERIFY GEOMETRY ...... Initializing
[03/24 00:05:08    371s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/24 00:05:08    371s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/24 00:05:08    371s]                   ...... bin size: 2560
[03/24 00:05:08    371s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/24 00:05:08    371s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[03/24 00:05:09    372s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:05:09    372s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:05:09    372s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/24 00:05:09    372s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:05:09    372s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 2 Viols. 0 Wrngs.
[03/24 00:05:09    372s] VG: elapsed time: 1.00
[03/24 00:05:09    372s] Begin Summary ...
[03/24 00:05:09    372s]   Cells       : 0
[03/24 00:05:09    372s]   SameNet     : 0
[03/24 00:05:09    372s]   Wiring      : 0
[03/24 00:05:09    372s]   Antenna     : 0
[03/24 00:05:09    372s]   Short       : 2
[03/24 00:05:09    372s]   Overlap     : 0
[03/24 00:05:09    372s] End Summary
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s]   Verification Complete : 2 Viols.  0 Wrngs.
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] **********End: VERIFY GEOMETRY**********
[03/24 00:05:09    372s]  *** verify geometry (CPU: 0:00:00.8  MEM: 390.6M)
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/24 00:05:09    372s] VERIFY_CONNECTIVITY use new engine.
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] ******** Start: VERIFY CONNECTIVITY ********
[03/24 00:05:09    372s] Start Time: Fri Mar 24 00:05:09 2023
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] Design Name: PE_top
[03/24 00:05:09    372s] Database Units: 1000
[03/24 00:05:09    372s] Design Boundary: (0.0000, 0.0000) (350.0000, 350.0000)
[03/24 00:05:09    372s] Error Limit = 1000000; Warning Limit = 500000
[03/24 00:05:09    372s] Check specified nets
[03/24 00:05:09    372s] Use 6 pthreads
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] Begin Summary 
[03/24 00:05:09    372s]   Found no problems or warnings.
[03/24 00:05:09    372s] End Summary
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] End Time: Fri Mar 24 00:05:09 2023
[03/24 00:05:09    372s] Time Elapsed: 0:00:00.0
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] ******** End: VERIFY CONNECTIVITY ********
[03/24 00:05:09    372s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/24 00:05:09    372s]   (CPU Time: 0:00:00.1  MEM: 32.000M)
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] <CMD> verifyProcessAntenna -error 1000000
[03/24 00:05:09    372s] 
[03/24 00:05:09    372s] ******* START VERIFY ANTENNA ********
[03/24 00:05:09    372s] Report File: PE_top.antenna.rpt
[03/24 00:05:09    372s] LEF Macro File: PE_top.antenna.lef
[03/24 00:05:09    372s] Verification Complete: 0 Violations
[03/24 00:05:09    373s] ******* DONE VERIFY ANTENNA ********
[03/24 00:05:09    373s] (CPU Time: 0:00:00.1  MEM: 0.000M)
[03/24 00:05:09    373s] 
[03/24 00:05:09    373s] <CMD> detailRoute -fix_drc
[03/24 00:05:09    373s] #% Begin detailRoute (date=03/24 00:05:09, mem=3198.7M)
[03/24 00:05:09    373s] 
[03/24 00:05:09    373s] detailRoute -fix_drc
[03/24 00:05:09    373s] 
[03/24 00:05:09    373s] #Start detailRoute on Fri Mar 24 00:05:09 2023
[03/24 00:05:09    373s] #
[03/24 00:05:09    373s] ### Time Record (detailRoute) is installed.
[03/24 00:05:09    373s] ### Time Record (Pre Callback) is installed.
[03/24 00:05:09    373s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_uGGJDt.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 4303.199M)
[03/24 00:05:09    373s] ### Time Record (Pre Callback) is uninstalled.
[03/24 00:05:09    373s] ### Time Record (DB Import) is installed.
[03/24 00:05:09    373s] ### Time Record (Timing Data Generation) is installed.
[03/24 00:05:09    373s] ### Time Record (Timing Data Generation) is uninstalled.
[03/24 00:05:09    373s] 
[03/24 00:05:09    373s] Trim Metal Layers:
[03/24 00:05:09    373s] LayerId::1 widthSet size::1
[03/24 00:05:09    373s] LayerId::2 widthSet size::1
[03/24 00:05:09    373s] LayerId::3 widthSet size::1
[03/24 00:05:09    373s] LayerId::4 widthSet size::1
[03/24 00:05:09    373s] LayerId::5 widthSet size::1
[03/24 00:05:09    373s] LayerId::6 widthSet size::1
[03/24 00:05:09    373s] LayerId::7 widthSet size::1
[03/24 00:05:09    373s] LayerId::8 widthSet size::1
[03/24 00:05:09    373s] eee: pegSigSF::1.070000
[03/24 00:05:09    373s] Initializing multi-corner resistance tables ...
[03/24 00:05:09    373s] eee: l::1 avDens::0.219309 usedTrk::1973.777783 availTrk::9000.000000 sigTrk::1973.777783
[03/24 00:05:09    373s] eee: l::2 avDens::0.098306 usedTrk::769.734335 availTrk::7830.000000 sigTrk::769.734335
[03/24 00:05:09    373s] eee: l::3 avDens::0.131642 usedTrk::983.367468 availTrk::7470.000000 sigTrk::983.367468
[03/24 00:05:09    373s] eee: l::4 avDens::0.069015 usedTrk::621.133808 availTrk::9000.000000 sigTrk::621.133808
[03/24 00:05:09    373s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:05:09    373s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:05:09    373s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:05:09    373s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[03/24 00:05:09    373s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.225679 uaWl=1.000000 uaWlH=0.145793 aWlH=0.000000 lMod=0 pMax=0.842700 pMod=81 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000
[03/24 00:05:09    373s] ### Net info: total nets: 2685
[03/24 00:05:09    373s] ### Net info: dirty nets: 0
[03/24 00:05:09    373s] ### Net info: marked as disconnected nets: 0
[03/24 00:05:09    373s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:05:09    373s] #num needed restored net=0
[03/24 00:05:09    373s] #need_extraction net=0 (total=2685)
[03/24 00:05:09    373s] ### Net info: fully routed nets: 2683
[03/24 00:05:09    373s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:05:09    373s] ### Net info: unrouted nets: 0
[03/24 00:05:09    373s] ### Net info: re-extraction nets: 0
[03/24 00:05:09    373s] ### Net info: ignored nets: 0
[03/24 00:05:09    373s] ### Net info: skip routing nets: 0
[03/24 00:05:09    373s] #Start reading timing information from file .timing_file_406155.tif.gz ...
[03/24 00:05:09    373s] #Read in timing information for 68 ports, 2616 instances from timing file .timing_file_406155.tif.gz.
[03/24 00:05:09    373s] ### import design signature (153): route=1010030228 fixed_route=446454165 flt_obj=0 vio=386998446 swire=282492057 shield_wire=1 net_attr=1431519086 dirty_area=0 del_dirty_area=0 cell=36147615 placement=919888133 pin_access=1289561880 inst_pattern=1
[03/24 00:05:09    373s] ### Time Record (DB Import) is uninstalled.
[03/24 00:05:09    373s] #NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
[03/24 00:05:09    373s] #RTESIG:78da95934d6bc3300c8677deaf106e0f1dac59a424fe3876d06b364ab76b481ba7041207
[03/24 00:05:09    373s] #       1207b6fdfab9650c365abbf5d17afc4a7a25cfe6efeb0d30c208d3e588b12a10f20d51cc
[03/24 00:05:09    373s] #       492e91937a222c5ce8ed99ddcfe62faf5b4c32c0283e1d58d46d5fda4798463dc0a8ad6d
[03/24 00:05:09    373s] #       cce1e1874b11eab21d352c767ddf9e6548f1bf4cf569caaed943a5eb726aed3f9c2702ec
[03/24 00:05:09    373s] #       30f914b94c8199de68068bd10e2e70161331023b650e704912ca285c51acd35533757e2d
[03/24 00:05:09    373s] #       29146092104995095834c6ea831ecea24a64c0867dd1f5956ea35d63fcca4aa9a0d588f4
[03/24 00:05:09    373s] #       d73cbfd5781cdf4df84dea9948802812e12de22e1eec8d8b2b0c109280adf2ed3acf57db
[03/24 00:05:09    373s] #       8ddf51140a81fc43720cbf6ef22831b8b828a5531b6d69aa72a89c9e3653778914bf3b7e
[03/24 00:05:09    373s] #       91a25866a19c8414bb0eca0f7ff9843c85d46f06a1fb78c174aec53023c28c72651fa140
[03/24 00:05:09    373s] #       dd44ee9747b6e9dc5d5137ad2ed2986396b9ab3a3a7c5d7c7df70d1f0b8fbb
[03/24 00:05:09    373s] #
[03/24 00:05:09    373s] #Using multithreading with 6 threads.
[03/24 00:05:09    373s] ### Time Record (Data Preparation) is installed.
[03/24 00:05:09    373s] #Start routing data preparation on Fri Mar 24 00:05:09 2023
[03/24 00:05:09    373s] #
[03/24 00:05:09    373s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:05:09    373s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:05:09    373s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:05:09    373s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:05:09    373s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:05:09    373s] #Build and mark too close pins for the same net.
[03/24 00:05:09    373s] ### Time Record (Cell Pin Access) is installed.
[03/24 00:05:09    373s] #Initial pin access analysis.
[03/24 00:05:09    373s] #Detail pin access analysis.
[03/24 00:05:09    373s] ### Time Record (Cell Pin Access) is uninstalled.
[03/24 00:05:09    373s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:05:09    373s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:09    373s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:09    373s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:09    373s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:09    373s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:09    373s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:05:09    373s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:05:09    373s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3202.64 (MB), peak = 3479.96 (MB)
[03/24 00:05:09    373s] #Regenerating Ggrids automatically.
[03/24 00:05:09    373s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:05:09    373s] #Using automatically generated G-grids.
[03/24 00:05:09    373s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:05:09    373s] #Done routing data preparation.
[03/24 00:05:09    373s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3204.50 (MB), peak = 3479.96 (MB)
[03/24 00:05:09    373s] ### Time Record (Data Preparation) is uninstalled.
[03/24 00:05:09    373s] ### Time Record (Detail Routing) is installed.
[03/24 00:05:09    373s] ### drc_pitch = 3040 (  3.0400 um) drc_range = 2480 (  2.4800 um) route_pitch = 1280 (  1.2800 um) patch_pitch = 6600 (  6.6000 um) top_route_layer = 4 top_pin_layer = 4
[03/24 00:05:09    373s] #
[03/24 00:05:09    373s] #Start Detail Routing..
[03/24 00:05:09    373s] #start initial detail routing ...
[03/24 00:05:09    373s] ### Design has 2 dirty nets, 5071 dirty-areas), has valid drcs
[03/24 00:05:09    373s] #   number of violations = 2
[03/24 00:05:09    373s] #
[03/24 00:05:09    373s] #    By Layer and Type :
[03/24 00:05:09    373s] #	          SpacV   Totals
[03/24 00:05:09    373s] #	M1            0        0
[03/24 00:05:09    373s] #	M2            2        2
[03/24 00:05:09    373s] #	Totals        2        2
[03/24 00:05:09    373s] #5071 out of 7687 instances (66.0%) need to be verified(marked ipoed), dirty area = 73.6%.
[03/24 00:05:10    374s] ### Routing stats: dirty-area = 95.51%
[03/24 00:05:10    374s] #   number of violations = 0
[03/24 00:05:10    374s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3214.65 (MB), peak = 3479.96 (MB)
[03/24 00:05:10    374s] #Complete Detail Routing.
[03/24 00:05:10    374s] #Total number of nets with non-default rule or having extra spacing = 21
[03/24 00:05:10    374s] #Total wire length = 71630 um.
[03/24 00:05:10    374s] #Total half perimeter of net bounding box = 64781 um.
[03/24 00:05:10    374s] #Total wire length on LAYER M1 = 0 um.
[03/24 00:05:10    374s] #Total wire length on LAYER M2 = 25904 um.
[03/24 00:05:10    374s] #Total wire length on LAYER M3 = 33652 um.
[03/24 00:05:10    374s] #Total wire length on LAYER M4 = 12074 um.
[03/24 00:05:10    374s] #Total wire length on LAYER M5 = 0 um.
[03/24 00:05:10    374s] #Total wire length on LAYER M6 = 0 um.
[03/24 00:05:10    374s] #Total wire length on LAYER MQ = 0 um.
[03/24 00:05:10    374s] #Total wire length on LAYER LM = 0 um.
[03/24 00:05:10    374s] #Total number of vias = 20003
[03/24 00:05:10    374s] #Total number of multi-cut vias = 12888 ( 64.4%)
[03/24 00:05:10    374s] #Total number of single cut vias = 7115 ( 35.6%)
[03/24 00:05:10    374s] #Up-Via Summary (total 20003):
[03/24 00:05:10    374s] #                   single-cut          multi-cut      Total
[03/24 00:05:10    374s] #-----------------------------------------------------------
[03/24 00:05:10    374s] # M1              6253 ( 66.3%)      3185 ( 33.7%)       9438
[03/24 00:05:10    374s] # M2               757 (  8.5%)      8103 ( 91.5%)       8860
[03/24 00:05:10    374s] # M3               105 (  6.2%)      1600 ( 93.8%)       1705
[03/24 00:05:10    374s] #-----------------------------------------------------------
[03/24 00:05:10    374s] #                 7115 ( 35.6%)     12888 ( 64.4%)      20003 
[03/24 00:05:10    374s] #
[03/24 00:05:10    374s] #Total number of DRC violations = 0
[03/24 00:05:10    374s] ### Time Record (Detail Routing) is uninstalled.
[03/24 00:05:10    374s] #Cpu time = 00:00:02
[03/24 00:05:10    374s] #Elapsed time = 00:00:00
[03/24 00:05:10    374s] #Increased memory = 15.88 (MB)
[03/24 00:05:10    374s] #Total memory = 3214.65 (MB)
[03/24 00:05:10    374s] #Peak memory = 3479.96 (MB)
[03/24 00:05:10    374s] ### detail_route design signature (160): route=39045779 flt_obj=0 vio=1905142130 shield_wire=1
[03/24 00:05:10    374s] ### Time Record (DB Export) is installed.
[03/24 00:05:10    374s] ### export design design signature (161): route=39045779 fixed_route=446454165 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=599557102 dirty_area=0 del_dirty_area=0 cell=36147615 placement=919888133 pin_access=893097406 inst_pattern=1
[03/24 00:05:10    374s] #	no debugging net set
[03/24 00:05:10    374s] ### Time Record (DB Export) is uninstalled.
[03/24 00:05:10    374s] ### Time Record (Post Callback) is installed.
[03/24 00:05:10    374s] ### Time Record (Post Callback) is uninstalled.
[03/24 00:05:10    374s] #
[03/24 00:05:10    374s] #detailRoute statistics:
[03/24 00:05:10    374s] #Cpu time = 00:00:02
[03/24 00:05:10    374s] #Elapsed time = 00:00:01
[03/24 00:05:10    374s] #Increased memory = 12.83 (MB)
[03/24 00:05:10    374s] #Total memory = 3211.58 (MB)
[03/24 00:05:10    374s] #Peak memory = 3479.96 (MB)
[03/24 00:05:10    374s] #Number of warnings = 0
[03/24 00:05:10    374s] #Total number of warnings = 38
[03/24 00:05:10    374s] #Number of fails = 0
[03/24 00:05:10    374s] #Total number of fails = 0
[03/24 00:05:10    374s] #Complete detailRoute on Fri Mar 24 00:05:10 2023
[03/24 00:05:10    374s] #
[03/24 00:05:10    374s] ### import design signature (162): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=893097406 inst_pattern=1
[03/24 00:05:10    374s] ### Time Record (detailRoute) is uninstalled.
[03/24 00:05:10    374s] ### 
[03/24 00:05:10    374s] ###   Scalability Statistics
[03/24 00:05:10    374s] ### 
[03/24 00:05:10    374s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:05:10    374s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[03/24 00:05:10    374s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:05:10    374s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   Detail Routing                |        00:00:01|        00:00:00|             1.0|
[03/24 00:05:10    374s] ###   Entire Command                |        00:00:02|        00:00:01|             2.7|
[03/24 00:05:10    374s] ### --------------------------------+----------------+----------------+----------------+
[03/24 00:05:10    374s] ### 
[03/24 00:05:10    374s] #% End detailRoute (date=03/24 00:05:10, total cpu=0:00:01.8, real=0:00:01.0, peak res=3201.3M, current mem=3201.3M)
[03/24 00:05:10    374s] <CMD> saveDesign db/PE_top_final_prefill.enc
[03/24 00:05:10    374s] #% Begin save design ... (date=03/24 00:05:10, mem=3201.3M)
[03/24 00:05:10    374s] % Begin Save ccopt configuration ... (date=03/24 00:05:10, mem=3201.3M)
[03/24 00:05:10    375s] % End Save ccopt configuration ... (date=03/24 00:05:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3201.5M, current mem=3201.5M)
[03/24 00:05:10    375s] % Begin Save netlist data ... (date=03/24 00:05:10, mem=3201.5M)
[03/24 00:05:10    375s] Writing Binary DB to db/PE_top_final_prefill.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:05:10    375s] % End Save netlist data ... (date=03/24 00:05:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3202.3M, current mem=3202.3M)
[03/24 00:05:10    375s] Saving symbol-table file in separate thread ...
[03/24 00:05:10    375s] Saving congestion map file in separate thread ...
[03/24 00:05:10    375s] Saving congestion map file db/PE_top_final_prefill.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:05:10    375s] % Begin Save AAE data ... (date=03/24 00:05:10, mem=3202.6M)
[03/24 00:05:10    375s] Saving AAE Data ...
[03/24 00:05:10    375s] % End Save AAE data ... (date=03/24 00:05:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=3202.6M, current mem=3202.6M)
[03/24 00:05:11    375s] Saving preference file db/PE_top_final_prefill.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:05:11    375s] Saving mode setting ...
[03/24 00:05:11    375s] Saving global file ...
[03/24 00:05:11    375s] Saving Drc markers ...
[03/24 00:05:11    375s] ... No Drc file written since there is no markers found.
[03/24 00:05:11    375s] % Begin Save routing data ... (date=03/24 00:05:11, mem=3202.9M)
[03/24 00:05:11    375s] Saving route file ...
[03/24 00:05:11    375s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4259.3M) ***
[03/24 00:05:11    375s] % End Save routing data ... (date=03/24 00:05:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=3203.0M, current mem=3203.0M)
[03/24 00:05:11    375s] Saving special route data file in separate thread ...
[03/24 00:05:11    375s] Saving PG file in separate thread ...
[03/24 00:05:11    375s] Saving placement file in separate thread ...
[03/24 00:05:11    375s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:05:11    375s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:05:11    375s] Saving PG file db/PE_top_final_prefill.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:05:11 2023)
[03/24 00:05:11    375s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:11    375s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4289.3M) ***
[03/24 00:05:12    375s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4289.3M) ***
[03/24 00:05:12    375s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[03/24 00:05:12    375s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:12    375s] Saving property file db/PE_top_final_prefill.enc.dat.tmp/PE_top.prop
[03/24 00:05:12    375s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4281.3M) ***
[03/24 00:05:12    375s] #Saving pin access data to file db/PE_top_final_prefill.enc.dat.tmp/PE_top.apa ...
[03/24 00:05:12    375s] #
[03/24 00:05:12    375s] Saving preRoute extracted patterns in file 'db/PE_top_final_prefill.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:05:12    375s] Saving preRoute extraction data in directory 'db/PE_top_final_prefill.enc.dat.tmp/extraction/' ...
[03/24 00:05:12    375s] Checksum of RCGrid density data::96
[03/24 00:05:13    375s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:13    375s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:13    375s] % Begin Save power constraints data ... (date=03/24 00:05:13, mem=3203.1M)
[03/24 00:05:13    375s] % End Save power constraints data ... (date=03/24 00:05:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=3203.1M, current mem=3203.1M)
[03/24 00:05:13    375s] Generated self-contained design PE_top_final_prefill.enc.dat.tmp
[03/24 00:05:13    375s] #% End save design ... (date=03/24 00:05:13, total cpu=0:00:00.8, real=0:00:03.0, peak res=3203.4M, current mem=3203.4M)
[03/24 00:05:13    375s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:05:13    375s] 
[03/24 00:05:13    375s] <CMD> report_timing     
[03/24 00:05:13    375s] <CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
[03/24 00:05:13    375s] <CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 350.0 350.0
[03/24 00:05:13    375s]    _____________________________________________________________
[03/24 00:05:13    375s]   /  Design State
[03/24 00:05:13    375s]  +--------------------------------------------------------------
[03/24 00:05:13    375s]  | signal nets: 
[03/24 00:05:13    375s]  |    routed nets:     2665 (100.0% routed)
[03/24 00:05:13    375s]  |     total nets:     2665
[03/24 00:05:13    375s]  | clock nets: 
[03/24 00:05:13    375s]  |    routed nets:       18 (100.0% routed)
[03/24 00:05:13    375s]  |     total nets:       18
[03/24 00:05:13    375s]  +--------------------------------------------------------------
[03/24 00:05:13    375s] #################################################################################
[03/24 00:05:13    375s] # Design Stage: PostRoute
[03/24 00:05:13    375s] # Design Name: PE_top
[03/24 00:05:13    375s] # Design Mode: 130nm
[03/24 00:05:13    375s] # Analysis Mode: MMMC OCV 
[03/24 00:05:13    375s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:05:13    375s] # Signoff Settings: SI On 
[03/24 00:05:13    375s] #################################################################################
[03/24 00:05:13    375s]    _____________________________________________________________
[03/24 00:05:13    375s]   /  Design State
[03/24 00:05:13    375s]  +--------------------------------------------------------------
[03/24 00:05:13    375s]  | signal nets: 
[03/24 00:05:13    375s]  |    routed nets:     2665 (100.0% routed)
[03/24 00:05:13    375s]  |     total nets:     2665
[03/24 00:05:13    375s]  | clock nets: 
[03/24 00:05:13    375s]  |    routed nets:       18 (100.0% routed)
[03/24 00:05:13    375s]  |     total nets:       18
[03/24 00:05:13    375s]  +--------------------------------------------------------------
[03/24 00:05:13    375s] #################################################################################
[03/24 00:05:13    375s] # Design Stage: PostRoute
[03/24 00:05:13    375s] # Design Name: PE_top
[03/24 00:05:13    375s] # Design Mode: 130nm
[03/24 00:05:13    375s] # Analysis Mode: MMMC OCV 
[03/24 00:05:13    375s] # Parasitics Mode: No SPEF/RCDB 
[03/24 00:05:13    375s] # Signoff Settings: SI On 
[03/24 00:05:13    375s] #################################################################################
[03/24 00:05:13    375s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[03/24 00:05:13    375s] ### Net info: total nets: 2685
[03/24 00:05:13    375s] ### Net info: dirty nets: 0
[03/24 00:05:13    375s] ### Net info: marked as disconnected nets: 0
[03/24 00:05:13    375s] #Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[03/24 00:05:13    375s] #num needed restored net=0
[03/24 00:05:13    375s] #need_extraction net=0 (total=2685)
[03/24 00:05:13    375s] ### Net info: fully routed nets: 2683
[03/24 00:05:13    375s] ### Net info: trivial (< 2 pins) nets: 2
[03/24 00:05:13    375s] ### Net info: unrouted nets: 0
[03/24 00:05:13    375s] ### Net info: re-extraction nets: 0
[03/24 00:05:13    375s] ### Net info: ignored nets: 0
[03/24 00:05:13    375s] ### Net info: skip routing nets: 0
[03/24 00:05:13    376s] ### import design signature (163): route=660866686 fixed_route=660866686 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1517115214 dirty_area=0 del_dirty_area=0 cell=36147615 placement=919888133 pin_access=893097406 inst_pattern=1
[03/24 00:05:13    376s] #Extract in post route mode
[03/24 00:05:13    376s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[03/24 00:05:13    376s] #Fast data preparation for tQuantus.
[03/24 00:05:13    376s] #Start routing data preparation on Fri Mar 24 00:05:13 2023
[03/24 00:05:13    376s] #
[03/24 00:05:13    376s] # M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
[03/24 00:05:13    376s] # M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:13    376s] # M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:13    376s] # M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:13    376s] # M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:13    376s] # M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
[03/24 00:05:13    376s] # MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:05:13    376s] # LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[03/24 00:05:13    376s] #Regenerating Ggrids automatically.
[03/24 00:05:13    376s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:05:13    376s] #Using automatically generated G-grids.
[03/24 00:05:13    376s] #Done routing data preparation.
[03/24 00:05:13    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3168.81 (MB), peak = 3479.96 (MB)
[03/24 00:05:13    376s] #Start routing data preparation on Fri Mar 24 00:05:13 2023
[03/24 00:05:13    376s] #
[03/24 00:05:13    376s] #Minimum voltage of a net in the design = 0.000.
[03/24 00:05:13    376s] #Maximum voltage of a net in the design = 1.200.
[03/24 00:05:13    376s] #Voltage range [0.000 - 1.200] has 2683 nets.
[03/24 00:05:13    376s] #Voltage range [1.200 - 1.200] has 1 net.
[03/24 00:05:13    376s] #Voltage range [0.000 - 0.000] has 1 net.
[03/24 00:05:13    376s] #Build and mark too close pins for the same net.
[03/24 00:05:13    376s] #Regenerating Ggrids automatically.
[03/24 00:05:13    376s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
[03/24 00:05:13    376s] #Using automatically generated G-grids.
[03/24 00:05:13    376s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[03/24 00:05:13    376s] #Done routing data preparation.
[03/24 00:05:13    376s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3174.43 (MB), peak = 3479.96 (MB)
[03/24 00:05:13    376s] #
[03/24 00:05:13    376s] #Start tQuantus RC extraction...
[03/24 00:05:13    376s] #Start building rc corner(s)...
[03/24 00:05:13    376s] #Number of RC Corner = 1
[03/24 00:05:13    376s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:05:13    376s] #M1 -> M1 (1)
[03/24 00:05:13    376s] #M2 -> M2 (2)
[03/24 00:05:13    376s] #M3 -> M3 (3)
[03/24 00:05:13    376s] #M4 -> M4 (4)
[03/24 00:05:13    376s] #M5 -> M5 (5)
[03/24 00:05:13    376s] #M6 -> M6 (6)
[03/24 00:05:13    376s] #MQ -> MQ (7)
[03/24 00:05:13    376s] #LM -> LM (8)
[03/24 00:05:13    376s] #SADV-On
[03/24 00:05:13    376s] # Corner(s) : 
[03/24 00:05:13    376s] #rc-typ [25.00]
[03/24 00:05:14    376s] # Corner id: 0
[03/24 00:05:14    376s] # Layout Scale: 1.000000
[03/24 00:05:14    376s] # Has Metal Fill model: yes
[03/24 00:05:14    376s] # Temperature was set
[03/24 00:05:14    376s] # Temperature : 25.000000
[03/24 00:05:14    376s] # Ref. Temp   : 25.000000
[03/24 00:05:14    376s] #SADV-Off
[03/24 00:05:14    376s] #total pattern=120 [8, 324]
[03/24 00:05:14    376s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:05:14    376s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:05:14    376s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:05:14    376s] #number model r/c [1,1] [8,324] read
[03/24 00:05:14    376s] #0 rcmodel(s) requires rebuild
[03/24 00:05:14    376s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3175.32 (MB), peak = 3479.96 (MB)
[03/24 00:05:14    376s] #Start building rc corner(s)...
[03/24 00:05:14    376s] #Number of RC Corner = 1
[03/24 00:05:14    376s] #Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
[03/24 00:05:14    376s] #M1 -> M1 (1)
[03/24 00:05:14    376s] #M2 -> M2 (2)
[03/24 00:05:14    376s] #M3 -> M3 (3)
[03/24 00:05:14    376s] #M4 -> M4 (4)
[03/24 00:05:14    376s] #M5 -> M5 (5)
[03/24 00:05:14    376s] #M6 -> M6 (6)
[03/24 00:05:14    376s] #MQ -> MQ (7)
[03/24 00:05:14    376s] #LM -> LM (8)
[03/24 00:05:14    376s] #SADV-On
[03/24 00:05:14    376s] # Corner(s) : 
[03/24 00:05:14    376s] #rc-typ [25.00]
[03/24 00:05:15    376s] # Corner id: 0
[03/24 00:05:15    376s] # Layout Scale: 1.000000
[03/24 00:05:15    376s] # Has Metal Fill model: yes
[03/24 00:05:15    376s] # Temperature was set
[03/24 00:05:15    376s] # Temperature : 25.000000
[03/24 00:05:15    376s] # Ref. Temp   : 25.000000
[03/24 00:05:15    376s] #SADV-Off
[03/24 00:05:15    376s] #total pattern=120 [8, 324]
[03/24 00:05:15    376s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[03/24 00:05:15    376s] #found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
[03/24 00:05:15    376s] #found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
[03/24 00:05:15    376s] #number model r/c [1,1] [8,324] read
[03/24 00:05:15    376s] #0 rcmodel(s) requires rebuild
[03/24 00:05:15    376s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3176.14 (MB), peak = 3479.96 (MB)
[03/24 00:05:15    376s] #Finish check_net_pin_list step Enter extract
[03/24 00:05:15    376s] #Start init net ripin tree building
[03/24 00:05:15    376s] #Finish init net ripin tree building
[03/24 00:05:15    376s] #Cpu time = 00:00:00
[03/24 00:05:15    376s] #Elapsed time = 00:00:00
[03/24 00:05:15    376s] #Increased memory = 0.00 (MB)
[03/24 00:05:15    376s] #Total memory = 3176.14 (MB)
[03/24 00:05:15    376s] #Peak memory = 3479.96 (MB)
[03/24 00:05:15    376s] #Using multithreading with 6 threads.
[03/24 00:05:15    376s] #begin processing metal fill model file
[03/24 00:05:15    376s] #end processing metal fill model file
[03/24 00:05:15    376s] #Length limit = 200 pitches
[03/24 00:05:15    376s] #opt mode = 2
[03/24 00:05:15    376s] #Finish check_net_pin_list step Fix net pin list
[03/24 00:05:15    376s] #Start generate extraction boxes.
[03/24 00:05:15    376s] #
[03/24 00:05:15    376s] #Extract using 30 x 30 Hboxes
[03/24 00:05:15    376s] #3x3 initial hboxes
[03/24 00:05:15    376s] #Use area based hbox pruning.
[03/24 00:05:15    376s] #0/0 hboxes pruned.
[03/24 00:05:15    376s] #Complete generating extraction boxes.
[03/24 00:05:15    376s] #Extract 4 hboxes with 6 threads on machine with  Xeon 4.13GHz 12288KB Cache 12CPU...
[03/24 00:05:15    376s] #Process 0 special clock nets for rc extraction
[03/24 00:05:15    377s] #Total 2683 nets were built. 37 nodes added to break long wires. 0 net(s) have incomplete routes.
[03/24 00:05:15    378s] #Run Statistics for Extraction:
[03/24 00:05:15    378s] #   Cpu time = 00:00:01, elapsed time = 00:00:01 .
[03/24 00:05:15    378s] #   Increased memory =    64.05 (MB), total memory =  3240.82 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:15    378s] #Register nets and terms for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d
[03/24 00:05:16    378s] #Finish registering nets and terms for rcdb.
[03/24 00:05:16    378s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3198.82 (MB), peak = 3479.96 (MB)
[03/24 00:05:16    378s] #RC Statistics: 14524 Res, 7701 Ground Cap, 2550 XCap (Edge to Edge)
[03/24 00:05:16    378s] #RC V/H edge ratio: 0.43, Avg V/H Edge Length: 2549.04 (7755), Avg L-Edge Length: 7534.98 (3444)
[03/24 00:05:16    378s] #Nets and terms are pre-registered for rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d.
[03/24 00:05:16    378s] #Start writing RC data.
[03/24 00:05:16    378s] #Finish writing RC data
[03/24 00:05:16    378s] #Finish writing rcdb with 17207 nodes, 14524 edges, and 5350 xcaps
[03/24 00:05:16    378s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3193.31 (MB), peak = 3479.96 (MB)
[03/24 00:05:16    378s] Restoring parasitic data from file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d' ...
[03/24 00:05:16    378s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d' for reading (mem: 4279.965M)
[03/24 00:05:16    378s] Reading RCDB with compressed RC data.
[03/24 00:05:16    378s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d' for content verification (mem: 4279.965M)
[03/24 00:05:16    378s] Reading RCDB with compressed RC data.
[03/24 00:05:16    378s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d': 0 access done (mem: 4279.965M)
[03/24 00:05:16    378s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d': 0 access done (mem: 4279.965M)
[03/24 00:05:16    378s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4279.965M)
[03/24 00:05:16    378s] Following multi-corner parasitics specified:
[03/24 00:05:16    378s] 	/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d (rcdb)
[03/24 00:05:16    378s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d' for reading (mem: 4279.965M)
[03/24 00:05:16    378s] Reading RCDB with compressed RC data.
[03/24 00:05:16    378s] 		Cell PE_top has rcdb /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d specified
[03/24 00:05:16    378s] Cell PE_top, hinst 
[03/24 00:05:16    378s] processing rcdb (/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d) for hinst (top) of cell (PE_top);
[03/24 00:05:16    378s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/nr406155_wiaM12.rcdb.d': 0 access done (mem: 4295.965M)
[03/24 00:05:16    378s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4279.965M)
[03/24 00:05:16    378s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_YfOGsC.rcdb.d/PE_top.rcdb.d' for reading (mem: 4279.965M)
[03/24 00:05:16    378s] Reading RCDB with compressed RC data.
[03/24 00:05:16    378s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_YfOGsC.rcdb.d/PE_top.rcdb.d': 0 access done (mem: 4279.965M)
[03/24 00:05:16    378s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=4279.965M)
[03/24 00:05:16    378s] Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4279.965M)
[03/24 00:05:16    378s] #
[03/24 00:05:16    378s] #Restore RCDB.
[03/24 00:05:16    378s] #
[03/24 00:05:16    378s] #Complete tQuantus RC extraction.
[03/24 00:05:16    378s] #Cpu time = 00:00:03
[03/24 00:05:16    378s] #Elapsed time = 00:00:03
[03/24 00:05:16    378s] #Increased memory = 18.87 (MB)
[03/24 00:05:16    378s] #Total memory = 3193.30 (MB)
[03/24 00:05:16    378s] #Peak memory = 3479.96 (MB)
[03/24 00:05:16    378s] #
[03/24 00:05:16    378s] #37 inserted nodes are removed
[03/24 00:05:16    378s] ### export design design signature (165): route=122023975 fixed_route=122023975 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2073836582 dirty_area=0 del_dirty_area=0 cell=36147615 placement=919888133 pin_access=893097406 inst_pattern=1
[03/24 00:05:16    378s] #	no debugging net set
[03/24 00:05:16    379s] ### import design signature (166): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=893097406 inst_pattern=1
[03/24 00:05:16    379s] #Start Inst Signature in MT(0)
[03/24 00:05:16    379s] #Start Net Signature in MT(7730758)
[03/24 00:05:16    379s] #Calculate SNet Signature in MT (20137363)
[03/24 00:05:16    379s] #Run time and memory report for RC extraction:
[03/24 00:05:16    379s] #RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
[03/24 00:05:16    379s] #Run Statistics for snet signature:
[03/24 00:05:16    379s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.33/6, scale score = 0.22.
[03/24 00:05:16    379s] #    Increased memory =     0.00 (MB), total memory =  2976.96 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:16    379s] #Run Statistics for Net Final Signature:
[03/24 00:05:16    379s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:05:16    379s] #   Increased memory =     0.00 (MB), total memory =  2976.96 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:16    379s] #Run Statistics for Net launch:
[03/24 00:05:16    379s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.63/6, scale score = 0.77.
[03/24 00:05:16    379s] #    Increased memory =     0.00 (MB), total memory =  2976.96 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:16    379s] #Run Statistics for Net init_dbsNet_slist:
[03/24 00:05:16    379s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[03/24 00:05:16    379s] #   Increased memory =     0.00 (MB), total memory =  2976.96 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:16    379s] #Run Statistics for net signature:
[03/24 00:05:16    379s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.77/6, scale score = 0.46.
[03/24 00:05:16    379s] #    Increased memory =     0.00 (MB), total memory =  2976.96 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:16    379s] #Run Statistics for inst signature:
[03/24 00:05:16    379s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.34/6, scale score = 0.39.
[03/24 00:05:16    379s] #    Increased memory =    -0.30 (MB), total memory =  2976.96 (MB), peak memory =  3479.96 (MB)
[03/24 00:05:16    379s] Starting delay calculation for Setup views
[03/24 00:05:16    379s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:05:16    379s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:05:16    379s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:05:17    379s] #################################################################################
[03/24 00:05:17    379s] # Design Stage: PostRoute
[03/24 00:05:17    379s] # Design Name: PE_top
[03/24 00:05:17    379s] # Design Mode: 130nm
[03/24 00:05:17    379s] # Analysis Mode: MMMC OCV 
[03/24 00:05:17    379s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:05:17    379s] # Signoff Settings: SI On 
[03/24 00:05:17    379s] #################################################################################
[03/24 00:05:17    379s] Topological Sorting (REAL = 0:00:00.0, MEM = 4120.3M, InitMEM = 4120.3M)
[03/24 00:05:17    379s] Setting infinite Tws ...
[03/24 00:05:17    379s] First Iteration Infinite Tw... 
[03/24 00:05:17    379s] Calculate early delays in OCV mode...
[03/24 00:05:17    379s] Calculate late delays in OCV mode...
[03/24 00:05:17    379s] Start delay calculation (fullDC) (6 T). (MEM=4120.32)
[03/24 00:05:17    379s] End AAE Lib Interpolated Model. (MEM=4131.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:05:17    379s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_YfOGsC.rcdb.d/PE_top.rcdb.d' for reading (mem: 4131.930M)
[03/24 00:05:17    379s] Reading RCDB with compressed RC data.
[03/24 00:05:17    379s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4131.9M)
[03/24 00:05:17    380s] Total number of fetched objects 2683
[03/24 00:05:17    380s] AAE_INFO-618: Total number of nets in the design is 2685,  100.0 percent of the nets selected for SI analysis
[03/24 00:05:17    380s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:05:17    380s] End delay calculation. (MEM=4402.1 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:05:17    380s] End delay calculation (fullDC). (MEM=4402.1 CPU=0:00:00.9 REAL=0:00:00.0)
[03/24 00:05:17    380s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 4402.1M) ***
[03/24 00:05:17    380s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4394.1M)
[03/24 00:05:17    380s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:05:17    380s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4394.1M)
[03/24 00:05:17    380s] Starting SI iteration 2
[03/24 00:05:17    380s] Calculate early delays in OCV mode...
[03/24 00:05:17    380s] Calculate late delays in OCV mode...
[03/24 00:05:17    380s] Start delay calculation (fullDC) (6 T). (MEM=4219.25)
[03/24 00:05:17    380s] End AAE Lib Interpolated Model. (MEM=4219.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:05:17    380s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:05:17    380s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:05:17    380s] Total number of fetched objects 2683
[03/24 00:05:17    380s] AAE_INFO-618: Total number of nets in the design is 2685,  1.9 percent of the nets selected for SI analysis
[03/24 00:05:17    380s] End delay calculation. (MEM=4485.46 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:05:17    380s] End delay calculation (fullDC). (MEM=4485.46 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:05:17    380s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4485.5M) ***
[03/24 00:05:17    381s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:06:21 mem=4491.5M)
[03/24 00:05:17    381s] Critical nets number = 0.
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '0'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '2'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '0'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '2'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '0'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '2'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '0'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
[03/24 00:05:18    381s] **WARN: (from .metalfill_406155.conf) Unknown option '2'!
[03/24 00:05:18    381s] Layer [M0] : Size_X changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M0] : Size_y changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M1] : Size_X changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M1] : Size_y changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M2] : Size_X changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M2] : Size_y changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M3] : Size_X changed to (350.000) due to window size.
[03/24 00:05:18    381s] Layer [M3] : Size_y changed to (350.000) due to window size.
[03/24 00:05:18    381s] ************************
[03/24 00:05:18    381s] Timing Aware sta
[03/24 00:05:18    381s] P/G Nets: 2
[03/24 00:05:18    381s] Non-Critical Signal Nets: 2665
[03/24 00:05:18    381s] Critical Signal Nets: 0
[03/24 00:05:18    381s] Clock Nets:18
[03/24 00:05:18    381s] ************************
[03/24 00:05:18    381s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:05:18    381s] Density calculation ...... Slot :   0 of   1 Thread : 0
[03/24 00:05:18    381s] End of Density Calculation : cpu time : 0:00:00.3, real time : 0:00:00.0, peak mem : 4507.46 megs
[03/24 00:05:18    381s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:05:18    381s] Thread/Slave: 0  process data during iteration  1  in region 0 of 1
[03/24 00:05:19    381s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:05:19    381s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:05:19    381s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:05:19    382s] End metal filling: cpu:  0:00:00.9,  real:  0:00:01.0,  peak mem:  4499.46  megs.
[03/24 00:05:19    382s] <CMD> clearDrc
[03/24 00:05:19    382s]  *** Starting Verify Geometry (MEM: 4499.5) ***
[03/24 00:05:19    382s] 
[03/24 00:05:19    382s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Starting Verification
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Initializing
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/24 00:05:19    382s]                   ...... bin size: 2560
[03/24 00:05:19    382s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/24 00:05:19    382s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:05:19    382s] <CMD> saveDrc /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/vergQTmpUnmQFE/qthread_src.drc
[03/24 00:05:19    382s] Saving Drc markers ...
[03/24 00:05:19    382s] ... No Drc file written since there is no markers found.
[03/24 00:05:19    382s] <CMD> clearDrc
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/24 00:05:19    382s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:05:20    382s] VG: elapsed time: 1.00
[03/24 00:05:20    382s] Begin Summary ...
[03/24 00:05:20    382s]   Cells       : 0
[03/24 00:05:20    382s]   SameNet     : 0
[03/24 00:05:20    382s]   Wiring      : 0
[03/24 00:05:20    382s]   Antenna     : 0
[03/24 00:05:20    382s]   Short       : 2
[03/24 00:05:20    382s]   Overlap     : 0
[03/24 00:05:20    382s] End Summary
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s]   Verification Complete : 2 Viols.  0 Wrngs.
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] **********End: VERIFY GEOMETRY**********
[03/24 00:05:20    382s]  *** verify geometry (CPU: 0:00:00.1  MEM: 256.1M)
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] <CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
[03/24 00:05:20    382s] VERIFY_CONNECTIVITY use new engine.
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] ******** Start: VERIFY CONNECTIVITY ********
[03/24 00:05:20    382s] Start Time: Fri Mar 24 00:05:20 2023
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] Design Name: PE_top
[03/24 00:05:20    382s] Database Units: 1000
[03/24 00:05:20    382s] Design Boundary: (0.0000, 0.0000) (350.0000, 350.0000)
[03/24 00:05:20    382s] Error Limit = 1000000; Warning Limit = 500000
[03/24 00:05:20    382s] Check specified nets
[03/24 00:05:20    382s] Use 6 pthreads
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] Begin Summary 
[03/24 00:05:20    382s]   Found no problems or warnings.
[03/24 00:05:20    382s] End Summary
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] End Time: Fri Mar 24 00:05:20 2023
[03/24 00:05:20    382s] Time Elapsed: 0:00:00.0
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] ******** End: VERIFY CONNECTIVITY ********
[03/24 00:05:20    382s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/24 00:05:20    382s]   (CPU Time: 0:00:00.1  MEM: 24.000M)
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] <CMD> verifyProcessAntenna -error 1000000
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] ******* START VERIFY ANTENNA ********
[03/24 00:05:20    382s] Report File: PE_top.antenna.rpt
[03/24 00:05:20    382s] LEF Macro File: PE_top.antenna.lef
[03/24 00:05:20    382s] Verification Complete: 0 Violations
[03/24 00:05:20    382s] ******* DONE VERIFY ANTENNA ********
[03/24 00:05:20    382s] (CPU Time: 0:00:00.1  MEM: 0.000M)
[03/24 00:05:20    382s] 
[03/24 00:05:20    382s] <CMD> trimMetalFill -deleteViols
[03/24 00:05:20    382s]  *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4779.527M)
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 1 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 11 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 21 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 31 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 41 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 51 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 61 of 100
[03/24 00:05:20    382s] trimMetalFill...............SubArea: 71 of 100
[03/24 00:05:20    383s] trimMetalFill...............SubArea: 81 of 100
[03/24 00:05:20    383s] trimMetalFill...............SubArea: 91 of 100
[03/24 00:05:20    383s]  Number of metal fills with spacing or/and short violations:0
[03/24 00:05:20    383s]  Total number of deleted metal fills: 0
[03/24 00:05:20    383s]  Total number of added metal fills:   0
[03/24 00:05:20    383s]  (CPU Time: 0:00:00.6  MEM: 4779.527M)
[03/24 00:05:20    383s]  *** END OF TRIM METALFILL ***
[03/24 00:05:20    383s] <CMD> saveDesign db/PE_top_final.enc
[03/24 00:05:20    383s] The in-memory database contained RC information but was not saved. To save 
[03/24 00:05:20    383s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/24 00:05:20    383s] so it should only be saved when it is really desired.
[03/24 00:05:20    383s] #% Begin save design ... (date=03/24 00:05:20, mem=3169.9M)
[03/24 00:05:20    383s] % Begin Save ccopt configuration ... (date=03/24 00:05:20, mem=3169.9M)
[03/24 00:05:21    383s] % End Save ccopt configuration ... (date=03/24 00:05:20, total cpu=0:00:00.0, real=0:00:01.0, peak res=3170.4M, current mem=3170.4M)
[03/24 00:05:21    383s] % Begin Save netlist data ... (date=03/24 00:05:21, mem=3170.4M)
[03/24 00:05:21    383s] Writing Binary DB to db/PE_top_final.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
[03/24 00:05:21    383s] % End Save netlist data ... (date=03/24 00:05:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3170.4M, current mem=3170.4M)
[03/24 00:05:21    383s] Saving symbol-table file in separate thread ...
[03/24 00:05:21    383s] Saving congestion map file in separate thread ...
[03/24 00:05:21    383s] Saving congestion map file db/PE_top_final.enc.dat.tmp/PE_top.route.congmap.gz ...
[03/24 00:05:21    383s] % Begin Save AAE data ... (date=03/24 00:05:21, mem=3170.7M)
[03/24 00:05:21    383s] Saving AAE Data ...
[03/24 00:05:21    383s] % End Save AAE data ... (date=03/24 00:05:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=3170.7M, current mem=3170.7M)
[03/24 00:05:21    383s] Saving preference file db/PE_top_final.enc.dat.tmp/gui.pref.tcl ...
[03/24 00:05:21    383s] Saving mode setting ...
[03/24 00:05:21    383s] Saving global file ...
[03/24 00:05:21    383s] Saving Drc markers ...
[03/24 00:05:22    383s] ... 2 markers are saved ...
[03/24 00:05:22    383s] ... 2 geometry drc markers are saved ...
[03/24 00:05:22    383s] ... 0 antenna drc markers are saved ...
[03/24 00:05:22    383s] % Begin Save routing data ... (date=03/24 00:05:22, mem=3171.2M)
[03/24 00:05:22    383s] Saving route file ...
[03/24 00:05:22    383s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4274.1M) ***
[03/24 00:05:22    383s] % End Save routing data ... (date=03/24 00:05:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=3171.3M, current mem=3171.3M)
[03/24 00:05:22    383s] Saving special route data file in separate thread ...
[03/24 00:05:22    383s] Saving PG file in separate thread ...
[03/24 00:05:22    383s] Saving placement file in separate thread ...
[03/24 00:05:22    383s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/24 00:05:22    383s] Save Adaptive View Pruning View Names to Binary file
[03/24 00:05:22    383s] Saving PG file db/PE_top_final.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Fri Mar 24 00:05:22 2023)
[03/24 00:05:22    383s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4320.1M) ***
[03/24 00:05:22    383s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:22    383s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4312.1M) ***
[03/24 00:05:22    383s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:22    383s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:23    383s] Saving property file db/PE_top_final.enc.dat.tmp/PE_top.prop
[03/24 00:05:23    383s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4296.1M) ***
[03/24 00:05:23    383s] #Saving pin access data to file db/PE_top_final.enc.dat.tmp/PE_top.apa ...
[03/24 00:05:23    383s] #
[03/24 00:05:23    383s] Saving preRoute extracted patterns in file 'db/PE_top_final.enc.dat.tmp/PE_top.techData.gz' ...
[03/24 00:05:23    383s] Saving preRoute extraction data in directory 'db/PE_top_final.enc.dat.tmp/extraction/' ...
[03/24 00:05:23    383s] Checksum of RCGrid density data::96
[03/24 00:05:23    383s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:23    383s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[03/24 00:05:23    383s] % Begin Save power constraints data ... (date=03/24 00:05:23, mem=3171.4M)
[03/24 00:05:23    383s] % End Save power constraints data ... (date=03/24 00:05:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=3171.4M, current mem=3171.4M)
[03/24 00:05:23    383s] Generated self-contained design PE_top_final.enc.dat.tmp
[03/24 00:05:24    383s] #% End save design ... (date=03/24 00:05:24, total cpu=0:00:00.8, real=0:00:04.0, peak res=3171.8M, current mem=3171.8M)
[03/24 00:05:24    383s] *** Message Summary: 0 warning(s), 0 error(s)
[03/24 00:05:24    383s] 
[03/24 00:05:27    384s] <CMD> zoomBox -229.34100 -74.70400 566.60500 341.06800
[03/24 00:05:27    384s] <CMD> zoomBox -725.57200 -215.53600 799.21300 580.95400
[03/24 00:05:29    385s] <CMD> zoomBox -327.76700 -31.34900 468.18300 384.42500
[03/24 00:05:30    385s] <CMD> zoomBox -117.13600 60.99900 298.35500 278.03600
[03/24 00:05:31    385s] <CMD> zoomBox -7.18500 109.20500 209.70300 222.49900
[03/24 00:05:31    385s] <CMD> zoomBox 48.27400 134.50300 161.49200 193.64400
[03/24 00:05:32    385s] <CMD> zoomBox 77.41100 148.01500 136.51200 178.88700
[03/24 00:05:32    385s] <CMD> zoomBox 95.23400 156.31200 121.45800 170.01000
[03/24 00:05:33    385s] <CMD> zoomBox 102.03700 159.48100 115.72700 166.63200
[03/24 00:05:33    385s] <CMD> zoomBox 105.53900 161.19000 112.68700 164.92400
[03/24 00:05:34    385s] <CMD> zoomBox 102.90800 159.73100 114.54800 165.81100
[03/24 00:05:34    386s] <CMD> zoomBox 98.65600 157.52000 117.61000 167.42100
[03/24 00:05:35    386s] <CMD> zoomBox 84.85700 150.38800 127.58000 172.70500
[03/24 00:05:35    386s] <CMD> zoomBox 69.43200 142.79300 138.99900 179.13200
[03/24 00:05:35    386s] <CMD> zoomBox 21.03400 120.83000 177.82500 202.73200
[03/24 00:05:36    386s] <CMD> zoomBox -87.44600 72.26000 265.92400 256.84700
[03/24 00:05:36    386s] <CMD> zoomBox -408.25500 -63.19700 528.70200 426.23400
[03/24 00:05:37    386s] <CMD> zoomBox -602.95600 -127.01000 693.87000 550.40300
[03/24 00:06:14    390s] <CMD> zoomBox -212.13700 -52.99200 464.81600 300.62300
[03/24 00:06:23    392s] <CMD> zoomBox -136.60900 -4.71200 438.80200 295.86100
[03/24 00:06:23    392s] <CMD> zoomBox -405.53500 -176.61700 531.42700 312.81600
[03/24 00:06:23    392s] <CMD> zoomBox -528.52200 -255.23400 573.78700 320.57000
[03/24 00:06:24    392s] <CMD> zoomBox -1043.69900 -584.55100 751.22700 353.05000
[03/24 00:06:24    392s] <CMD> zoomBox -1279.30300 -735.15700 832.37500 367.90400
[03/24 00:06:25    392s] <CMD> zoomBox -844.71000 -449.16000 680.97900 347.80200
[03/24 00:06:25    392s] <CMD> zoomBox -301.30400 -94.40100 495.11700 321.61900
[03/24 00:06:26    392s] <CMD> zoomBox -72.18200 55.05500 416.92000 310.54300
[03/24 00:06:26    392s] <CMD> zoomBox 68.52500 146.83900 368.89700 303.74200
[03/24 00:06:28    393s] <CMD> zoomBox 157.95600 196.41200 342.42400 292.77100
[03/24 00:06:30    393s] <CMD> zoomBox 226.26000 237.41700 322.55400 287.71700
[03/24 00:06:30    393s] <CMD> zoomBox 255.04300 254.69600 314.18000 285.58700
[03/24 00:06:31    393s] <CMD> zoomBox 272.71800 265.30800 309.03800 284.28000
[03/24 00:06:31    393s] <CMD> zoomBox 280.52400 269.99500 306.76600 283.70300
[03/24 00:06:42    395s] <CMD> zoomBox 261.16700 262.40800 311.44200 288.67000
[03/24 00:06:43    395s] <CMD> zoomBox 237.24800 252.71000 319.11600 295.47500
[03/24 00:06:43    395s] <CMD> zoomBox 198.36000 237.00700 331.67000 306.64300
[03/24 00:06:44    395s] <CMD> zoomBox 242.92100 252.91000 324.79100 295.67600
[03/24 00:06:45    395s] <CMD> zoomBox 199.92400 230.80400 356.76400 312.73100
[03/24 00:06:47    396s] <CMD> zoomBox 250.27400 249.67200 346.59500 299.98600
[03/24 00:06:54    397s] <CMD> zoomBox 276.88600 264.08300 336.04100 294.98300
[03/24 00:06:55    397s] <CMD> zoomBox 293.22900 272.93400 329.55800 291.91100
[03/24 00:06:56    397s] <CMD> zoomBox 303.26600 278.36900 325.57800 290.02400
[03/24 00:06:56    397s] <CMD> zoomBox 310.90200 282.50500 322.54900 288.58900
[03/24 00:06:57    397s] <CMD> zoomBox 313.21500 283.75800 321.63100 288.15400
[03/24 00:06:57    397s] <CMD> zoomBox 309.42900 281.70800 323.13300 288.86600
[03/24 00:06:58    397s] <CMD> zoomBox 305.66000 279.66700 324.62800 289.57500
[03/24 00:06:58    397s] <CMD> zoomBox 303.26200 278.36900 325.57800 290.02600
[03/24 00:06:58    397s] <CMD> zoomBox 293.22200 272.93200 329.56000 291.91400
[03/24 00:06:59    397s] <CMD> zoomBox 288.62900 270.44500 331.38100 292.77700
[03/24 00:06:59    397s] <CMD> zoomBox 283.22700 267.52000 333.52400 293.79300
[03/24 00:07:00    397s] <CMD> zoomBox 293.22000 272.93200 329.56100 291.91500
[03/24 00:07:00    398s] <CMD> zoomBox 303.26100 278.36900 325.57900 290.02700
[03/24 00:07:01    398s] <CMD> zoomBox 307.69500 280.77000 323.82000 289.19300
[03/24 00:07:01    398s] <CMD> zoomBox 312.15000 283.18200 322.05300 288.35500
[03/24 00:07:02    398s] <CMD> zoomBox 310.89800 282.50400 322.54900 288.59000
[03/24 00:07:03    398s] <CMD> zoomBox 307.69300 280.76900 323.82000 289.19300
[03/24 00:07:32    401s] <CMD> zoomBox 303.31900 278.25100 325.64100 289.91100
[03/24 00:07:33    401s] <CMD> zoomBox 300.53800 276.65000 326.79900 290.36800
[03/24 00:07:33    401s] <CMD> zoomBox 297.26600 274.76700 328.16100 290.90500
[03/24 00:07:34    401s] <CMD> zoomBox 305.68300 279.61200 324.65700 289.52300
[03/24 00:07:36    402s] <CMD> zoomBox 309.40500 281.78100 323.11400 288.94200
[03/24 00:07:42    403s] <CMD> zoomBox 299.81800 278.75600 326.08100 292.47500
[03/24 00:07:44    403s] <CMD> zoomBox 280.57600 273.06900 339.76700 303.98800
[03/24 00:07:45    403s] <CMD> zoomBox 259.63000 268.06200 356.01300 318.40900
[03/24 00:07:46    403s] <CMD> zoomBox 290.49500 280.86400 340.81100 307.14700
[03/24 00:07:47    403s] <CMD> pan 6.33700 -11.58400
[03/24 00:07:47    403s] <CMD> zoomBox 305.60400 287.68300 331.87100 301.40400
[03/24 00:07:48    404s] <CMD> zoomBox 312.31000 290.27900 328.44200 298.70600
[03/24 00:07:50    404s] <CMD> zoomBox 302.69000 286.86500 333.59600 303.00900
[03/24 00:08:05    405s] <CMD> zoomBox 288.82800 277.63400 348.03600 308.56200
[03/24 00:08:05    406s] <CMD> zoomBox 284.33600 274.05000 353.99300 310.43600
[03/24 00:08:11    406s] <CMD> setAnalysisMode -skew true -warn false -checkType hold
[03/24 00:08:11    406s] <CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
[03/24 00:08:11    406s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:08:11    406s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:08:11    406s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:08:11    406s] #################################################################################
[03/24 00:08:11    406s] # Design Stage: PostRoute
[03/24 00:08:11    406s] # Design Name: PE_top
[03/24 00:08:11    406s] # Design Mode: 130nm
[03/24 00:08:11    406s] # Analysis Mode: MMMC OCV 
[03/24 00:08:11    406s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:08:11    406s] # Signoff Settings: SI On 
[03/24 00:08:11    406s] #################################################################################
[03/24 00:08:11    407s] Topological Sorting (REAL = 0:00:00.0, MEM = 4185.6M, InitMEM = 4185.6M)
[03/24 00:08:11    407s] Setting infinite Tws ...
[03/24 00:08:11    407s] First Iteration Infinite Tw... 
[03/24 00:08:11    407s] Calculate late delays in OCV mode...
[03/24 00:08:11    407s] Calculate early delays in OCV mode...
[03/24 00:08:11    407s] Start delay calculation (fullDC) (6 T). (MEM=4185.62)
[03/24 00:08:11    407s] End AAE Lib Interpolated Model. (MEM=4197.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:12    407s] Total number of fetched objects 2683
[03/24 00:08:12    407s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:12    407s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:12    407s] End delay calculation. (MEM=4448.33 CPU=0:00:00.6 REAL=0:00:01.0)
[03/24 00:08:12    407s] End delay calculation (fullDC). (MEM=4448.33 CPU=0:00:00.7 REAL=0:00:01.0)
[03/24 00:08:12    407s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 4448.3M) ***
[03/24 00:08:12    408s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4440.3M)
[03/24 00:08:12    408s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:08:12    408s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4440.3M)
[03/24 00:08:12    408s] Starting SI iteration 2
[03/24 00:08:12    408s] Calculate late delays in OCV mode...
[03/24 00:08:12    408s] Calculate early delays in OCV mode...
[03/24 00:08:12    408s] Start delay calculation (fullDC) (6 T). (MEM=4296.48)
[03/24 00:08:12    408s] End AAE Lib Interpolated Model. (MEM=4296.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:12    408s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:12    408s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:08:12    408s] Total number of fetched objects 2683
[03/24 00:08:12    408s] AAE_INFO-618: Total number of nets in the design is 2686,  0.1 percent of the nets selected for SI analysis
[03/24 00:08:12    408s] End delay calculation. (MEM=4540.5 CPU=0:00:00.0 REAL=0:00:00.0)
[03/24 00:08:12    408s] End delay calculation (fullDC). (MEM=4540.5 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:12    408s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4540.5M) ***
[03/24 00:08:12    408s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
[03/24 00:08:12    408s] <CMD> setAnalysisMode -skew true -warn false -checkType setup
[03/24 00:08:12    408s] <CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
[03/24 00:08:12    408s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:08:12    408s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:08:12    408s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:08:12    408s] #################################################################################
[03/24 00:08:12    408s] # Design Stage: PostRoute
[03/24 00:08:12    408s] # Design Name: PE_top
[03/24 00:08:12    408s] # Design Mode: 130nm
[03/24 00:08:12    408s] # Analysis Mode: MMMC OCV 
[03/24 00:08:12    408s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:08:12    408s] # Signoff Settings: SI On 
[03/24 00:08:12    408s] #################################################################################
[03/24 00:08:12    408s] Topological Sorting (REAL = 0:00:00.0, MEM = 4444.7M, InitMEM = 4444.7M)
[03/24 00:08:12    408s] Setting infinite Tws ...
[03/24 00:08:12    408s] First Iteration Infinite Tw... 
[03/24 00:08:12    408s] Calculate early delays in OCV mode...
[03/24 00:08:12    408s] Calculate late delays in OCV mode...
[03/24 00:08:12    408s] Start delay calculation (fullDC) (6 T). (MEM=4444.73)
[03/24 00:08:13    409s] End AAE Lib Interpolated Model. (MEM=4456.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:13    409s] Total number of fetched objects 2683
[03/24 00:08:13    409s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:13    409s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:13    409s] End delay calculation. (MEM=4494.48 CPU=0:00:00.7 REAL=0:00:00.0)
[03/24 00:08:13    409s] End delay calculation (fullDC). (MEM=4494.48 CPU=0:00:00.8 REAL=0:00:01.0)
[03/24 00:08:13    409s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 4494.5M) ***
[03/24 00:08:13    409s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4486.5M)
[03/24 00:08:13    409s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:08:13    409s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4486.5M)
[03/24 00:08:13    410s] Starting SI iteration 2
[03/24 00:08:13    410s] Calculate early delays in OCV mode...
[03/24 00:08:13    410s] Calculate late delays in OCV mode...
[03/24 00:08:13    410s] Start delay calculation (fullDC) (6 T). (MEM=4332.64)
[03/24 00:08:13    410s] End AAE Lib Interpolated Model. (MEM=4332.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:13    410s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:13    410s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:08:13    410s] Total number of fetched objects 2683
[03/24 00:08:13    410s] AAE_INFO-618: Total number of nets in the design is 2686,  1.9 percent of the nets selected for SI analysis
[03/24 00:08:13    410s] End delay calculation. (MEM=4599.76 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:13    410s] End delay calculation (fullDC). (MEM=4599.76 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:13    410s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4599.8M) ***
[03/24 00:08:13    410s] <CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
[03/24 00:08:13    410s] <CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
[03/24 00:08:13    410s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:08:13    410s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:08:13    410s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:08:13    410s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:08:14    410s] #################################################################################
[03/24 00:08:14    410s] # Design Stage: PostRoute
[03/24 00:08:14    410s] # Design Name: PE_top
[03/24 00:08:14    410s] # Design Mode: 130nm
[03/24 00:08:14    410s] # Analysis Mode: MMMC OCV 
[03/24 00:08:14    410s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:08:14    410s] # Signoff Settings: SI On 
[03/24 00:08:14    410s] #################################################################################
[03/24 00:08:14    410s] Topological Sorting (REAL = 0:00:00.0, MEM = 4504.0M, InitMEM = 4504.0M)
[03/24 00:08:14    411s] Setting infinite Tws ...
[03/24 00:08:14    411s] First Iteration Infinite Tw... 
[03/24 00:08:14    411s] Calculate early delays in OCV mode...
[03/24 00:08:14    411s] Calculate late delays in OCV mode...
[03/24 00:08:14    411s] Calculate late delays in OCV mode...
[03/24 00:08:14    411s] Calculate early delays in OCV mode...
[03/24 00:08:14    411s] Start delay calculation (fullDC) (6 T). (MEM=4504)
[03/24 00:08:14    411s] End AAE Lib Interpolated Model. (MEM=4515.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:14    411s] Total number of fetched objects 2683
[03/24 00:08:14    411s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:14    412s] Total number of fetched objects 2683
[03/24 00:08:14    412s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:14    412s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:14    412s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/24 00:08:14    412s] End delay calculation. (MEM=4562.41 CPU=0:00:01.3 REAL=0:00:00.0)
[03/24 00:08:14    412s] End delay calculation (fullDC). (MEM=4562.41 CPU=0:00:01.5 REAL=0:00:00.0)
[03/24 00:08:14    412s] *** CDM Built up (cpu=0:00:01.6  real=0:00:00.0  mem= 4562.4M) ***
[03/24 00:08:14    412s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4538.4M)
[03/24 00:08:14    412s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:08:14    412s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4538.4M)
[03/24 00:08:14    412s] Starting SI iteration 2
[03/24 00:08:14    412s] Calculate early delays in OCV mode...
[03/24 00:08:14    412s] Calculate late delays in OCV mode...
[03/24 00:08:14    412s] Calculate late delays in OCV mode...
[03/24 00:08:14    412s] Calculate early delays in OCV mode...
[03/24 00:08:14    412s] Start delay calculation (fullDC) (6 T). (MEM=4401.66)
[03/24 00:08:14    412s] End AAE Lib Interpolated Model. (MEM=4401.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:14    413s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:14    413s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/24 00:08:14    413s] Total number of fetched objects 2683
[03/24 00:08:14    413s] AAE_INFO-618: Total number of nets in the design is 2686,  1.9 percent of the nets selected for SI analysis
[03/24 00:08:14    413s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:14    413s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:08:14    413s] Total number of fetched objects 2683
[03/24 00:08:14    413s] AAE_INFO-618: Total number of nets in the design is 2686,  0.5 percent of the nets selected for SI analysis
[03/24 00:08:14    413s] End delay calculation. (MEM=4693.36 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:14    413s] End delay calculation (fullDC). (MEM=4693.36 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:14    413s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4693.4M) ***
[03/24 00:08:15    413s] <CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
[03/24 00:08:15    413s] <CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName PE_top -structureName PE_top -mode ALL
[03/24 00:08:15    413s] Parse flat map file...
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer FY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer LY 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer FT 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (IMPOGDS-392):	Unknown layer E1 
[03/24 00:08:15    413s] Type 'man IMPOGDS-392' for more detail.
[03/24 00:08:15    413s] **WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
[03/24 00:08:15    413s] To increase the message display limit, refer to the product command reference manual.
[03/24 00:08:15    413s] Writing GDSII file ...
[03/24 00:08:15    413s] 	****** db unit per micron = 1000 ******
[03/24 00:08:15    413s] 	****** output gds2 file unit per micron = 1000 ******
[03/24 00:08:15    413s] 	****** unit scaling factor = 1 ******
[03/24 00:08:15    413s] Output for instance
[03/24 00:08:15    413s] Output for bump
[03/24 00:08:15    413s] Output for physical terminals
[03/24 00:08:15    413s] Output for logical terminals
[03/24 00:08:15    413s] Output for regular nets
[03/24 00:08:15    413s] Output for special nets and metal fills
[03/24 00:08:15    413s] Output for via structure generation total number 21
[03/24 00:08:15    413s] Statistics for GDS generated (version 3)
[03/24 00:08:15    413s] ----------------------------------------
[03/24 00:08:15    413s] Stream Out Layer Mapping Information:
[03/24 00:08:15    413s] GDS Layer Number          GDS Layer Name
[03/24 00:08:15    413s] ----------------------------------------
[03/24 00:08:15    413s]     6                            DIEAREA
[03/24 00:08:15    413s]     24                                LM
[03/24 00:08:15    413s]     33                                VQ
[03/24 00:08:15    413s]     34                                MQ
[03/24 00:08:15    413s]     35                                VL
[03/24 00:08:15    413s]     44                                M6
[03/24 00:08:15    413s]     32                                V5
[03/24 00:08:15    413s]     31                                M5
[03/24 00:08:15    413s]     18                                V2
[03/24 00:08:15    413s]     17                                M2
[03/24 00:08:15    413s]     15                                M1
[03/24 00:08:15    413s]     21                                M4
[03/24 00:08:15    413s]     19                                M3
[03/24 00:08:15    413s]     16                                V1
[03/24 00:08:15    413s]     20                                V3
[03/24 00:08:15    413s]     22                                V4
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Stream Out Information Processed for GDS version 3:
[03/24 00:08:15    413s] Units: 1000 DBU
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Object                             Count
[03/24 00:08:15    413s] ----------------------------------------
[03/24 00:08:15    413s] Instances                           7687
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Ports/Pins                            68
[03/24 00:08:15    413s]     metal layer M2                    34
[03/24 00:08:15    413s]     metal layer M3                    34
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Nets                               18936
[03/24 00:08:15    413s]     metal layer M2                 11332
[03/24 00:08:15    413s]     metal layer M3                  6543
[03/24 00:08:15    413s]     metal layer M4                  1061
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s]     Via Instances                  20010
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Special Nets                         218
[03/24 00:08:15    413s]     metal layer M1                   184
[03/24 00:08:15    413s]     metal layer M2                     4
[03/24 00:08:15    413s]     metal layer M3                     4
[03/24 00:08:15    413s]     metal layer M4                    26
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s]     Via Instances                   3342
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Metal Fills                        20112
[03/24 00:08:15    413s]     metal layer M1                   817
[03/24 00:08:15    413s]     metal layer M2                  9833
[03/24 00:08:15    413s]     metal layer M3                  6350
[03/24 00:08:15    413s]     metal layer M4                  3112
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s]     Via Instances                      0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Metal FillOPCs                         0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s]     Via Instances                      0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Metal FillDRCs                         0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s]     Via Instances                      0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Text                                  70
[03/24 00:08:15    413s]     metal layer M2                    36
[03/24 00:08:15    413s]     metal layer M3                    34
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Blockages                              0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Custom Text                            0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Custom Box                             0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Trim Metal                             0
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] ######Streamout is finished!
[03/24 00:08:15    413s] <CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v
[03/24 00:08:15    413s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v" ...
[03/24 00:08:15    413s] <CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
[03/24 00:08:15    413s] Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v" ...
[03/24 00:08:15    413s] Pwr name (VDD).
[03/24 00:08:15    413s] Gnd name (VSS).
[03/24 00:08:15    413s] 1 Pwr names and 1 Gnd names.
[03/24 00:08:15    413s] <CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
[03/24 00:08:15    413s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[03/24 00:08:15    413s] Type 'man IMPCTE-104' for more detail.
[03/24 00:08:15    413s] Extraction setup Started 
[03/24 00:08:15    413s] 
[03/24 00:08:15    413s] Trim Metal Layers:
[03/24 00:08:15    413s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/24 00:08:15    413s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[03/24 00:08:15    413s] __QRC_SADV_USE_LE__ is set 0
[03/24 00:08:15    413s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction0
[03/24 00:08:15    413s] eee: PatternAvail:0, PreRoutePatternReadFailed:0
[03/24 00:08:15    413s] Restore PreRoute Pattern Extraction data successful.
[03/24 00:08:15    413s] Completed (cpu: 0:00:00.0 real: 0:00:00.0)
[03/24 00:08:15    413s] Set Shrink Factor to 1.00000
[03/24 00:08:15    413s] Summary of Active RC-Corners : 
[03/24 00:08:15    413s]  
[03/24 00:08:15    413s]  Analysis View: setupAnalysis
[03/24 00:08:15    413s]     RC-Corner Name        : rc-typ
[03/24 00:08:15    413s]     RC-Corner Index       : 0
[03/24 00:08:15    413s]     RC-Corner Temperature : 25 Celsius
[03/24 00:08:15    413s]     RC-Corner Cap Table   : ''
[03/24 00:08:15    413s]     RC-Corner PreRoute Res Factor         : 1
[03/24 00:08:15    413s]     RC-Corner PreRoute Cap Factor         : 1
[03/24 00:08:15    413s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/24 00:08:15    413s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/24 00:08:15    413s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/24 00:08:15    413s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/24 00:08:15    413s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/24 00:08:15    413s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/24 00:08:15    413s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/24 00:08:15    413s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/24 00:08:15    413s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/24 00:08:15    413s]  
[03/24 00:08:15    413s]  Analysis View: holdAnalysis
[03/24 00:08:15    413s]     RC-Corner Name        : rc-typ
[03/24 00:08:15    413s]     RC-Corner Index       : 0
[03/24 00:08:15    413s]     RC-Corner Temperature : 25 Celsius
[03/24 00:08:15    413s]     RC-Corner Cap Table   : ''
[03/24 00:08:15    413s]     RC-Corner PreRoute Res Factor         : 1
[03/24 00:08:15    413s]     RC-Corner PreRoute Cap Factor         : 1
[03/24 00:08:15    413s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/24 00:08:15    413s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/24 00:08:15    413s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/24 00:08:15    413s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/24 00:08:15    413s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/24 00:08:15    413s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
[03/24 00:08:15    413s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
[03/24 00:08:15    413s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
[03/24 00:08:15    413s]     RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
[03/24 00:08:15    413s] Closing parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_YfOGsC.rcdb.d/PE_top.rcdb.d': 2683 access done (mem: 4516.977M)
[03/24 00:08:15    413s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[03/24 00:08:15    414s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3196.3M, current mem=2758.7M)
[03/24 00:08:16    414s] Reading timing constraints file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/.mmmc1MwpOX/modes/typConstraintMode/typConstraintMode.sdc' ...
[03/24 00:08:16    414s] Current (total cpu=0:06:54, real=0:24:20, peak res=3480.0M, current mem=3037.4M)
[03/24 00:08:16    414s] INFO (CTE): Constraints read successfully.
[03/24 00:08:16    414s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3048.4M, current mem=3048.4M)
[03/24 00:08:16    414s] Current (total cpu=0:06:54, real=0:24:20, peak res=3480.0M, current mem=3048.4M)
[03/24 00:08:16    414s] Reading latency file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/.mmmc1MwpOX/views/setupAnalysis/latency.sdc' ...
[03/24 00:08:16    414s] Reading latency file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/.mmmc1MwpOX/views/holdAnalysis/latency.sdc' ...
[03/24 00:08:16    414s] 
[03/24 00:08:16    414s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[03/24 00:08:16    414s] Summary for sequential cells identification: 
[03/24 00:08:16    414s]   Identified SBFF number: 112
[03/24 00:08:16    414s]   Identified MBFF number: 0
[03/24 00:08:16    414s]   Identified SB Latch number: 0
[03/24 00:08:16    414s]   Identified MB Latch number: 0
[03/24 00:08:16    414s]   Not identified SBFF number: 8
[03/24 00:08:16    414s]   Not identified MBFF number: 0
[03/24 00:08:16    414s]   Not identified SB Latch number: 0
[03/24 00:08:16    414s]   Not identified MB Latch number: 0
[03/24 00:08:16    414s]   Number of sequential cells which are not FFs: 34
[03/24 00:08:16    414s] Total number of combinational cells: 363
[03/24 00:08:16    414s] Total number of sequential cells: 154
[03/24 00:08:16    414s] Total number of tristate cells: 10
[03/24 00:08:16    414s] Total number of level shifter cells: 0
[03/24 00:08:16    414s] Total number of power gating cells: 0
[03/24 00:08:16    414s] Total number of isolation cells: 0
[03/24 00:08:16    414s] Total number of power switch cells: 0
[03/24 00:08:16    414s] Total number of pulse generator cells: 0
[03/24 00:08:16    414s] Total number of always on buffers: 0
[03/24 00:08:16    414s] Total number of retention cells: 0
[03/24 00:08:16    414s] List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
[03/24 00:08:16    414s] Total number of usable buffers: 16
[03/24 00:08:16    414s] List of unusable buffers:
[03/24 00:08:16    414s] Total number of unusable buffers: 0
[03/24 00:08:16    414s] List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
[03/24 00:08:16    414s] Total number of usable inverters: 19
[03/24 00:08:16    414s] List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
[03/24 00:08:16    414s] Total number of unusable inverters: 3
[03/24 00:08:16    414s] List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
[03/24 00:08:16    414s] Total number of identified usable delay cells: 8
[03/24 00:08:16    414s] List of identified unusable delay cells:
[03/24 00:08:16    414s] Total number of identified unusable delay cells: 0
[03/24 00:08:16    414s] 
[03/24 00:08:16    414s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[03/24 00:08:16    414s] 
[03/24 00:08:16    414s] TimeStamp Deleting Cell Server Begin ...
[03/24 00:08:16    414s] 
[03/24 00:08:16    414s] TimeStamp Deleting Cell Server End ...
[03/24 00:08:16    414s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=3048.9M, current mem=3048.9M)
[03/24 00:08:16    414s] 
[03/24 00:08:16    414s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[03/24 00:08:16    414s] Summary for sequential cells identification: 
[03/24 00:08:16    414s]   Identified SBFF number: 112
[03/24 00:08:16    414s]   Identified MBFF number: 0
[03/24 00:08:16    414s]   Identified SB Latch number: 0
[03/24 00:08:16    414s]   Identified MB Latch number: 0
[03/24 00:08:16    414s]   Not identified SBFF number: 8
[03/24 00:08:16    414s]   Not identified MBFF number: 0
[03/24 00:08:16    414s]   Not identified SB Latch number: 0
[03/24 00:08:16    414s]   Not identified MB Latch number: 0
[03/24 00:08:16    414s]   Number of sequential cells which are not FFs: 34
[03/24 00:08:16    414s]  Visiting view : setupAnalysis
[03/24 00:08:16    414s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:08:16    414s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:08:16    414s]  Visiting view : holdAnalysis
[03/24 00:08:16    414s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:08:16    414s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:08:16    414s]  Visiting view : setupAnalysis
[03/24 00:08:16    414s]    : PowerDomain = none : Weighted F : unweighted  = 22.70 (1.000) with rcCorner = 0
[03/24 00:08:16    414s]    : PowerDomain = none : Weighted F : unweighted  = 20.40 (1.000) with rcCorner = -1
[03/24 00:08:16    414s] TLC MultiMap info (StdDelay):
[03/24 00:08:16    414s]   : bestDelay + bestLibs + 1 + no RcCorner := 20.4ps
[03/24 00:08:16    414s]   : worstDelay + worstLibs + 1 + no RcCorner := 20.4ps
[03/24 00:08:16    414s]   : bestDelay + bestLibs + 1 + rc-typ := 22.7ps
[03/24 00:08:16    414s]   : worstDelay + worstLibs + 1 + rc-typ := 22.7ps
[03/24 00:08:16    414s]  Setting StdDelay to: 22.7ps
[03/24 00:08:16    414s] 
[03/24 00:08:16    414s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[03/24 00:08:16    414s] <CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
[03/24 00:08:16    414s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:08:16    414s] AAE DB initialization (MEM=4145.88 CPU=0:00:00.0 REAL=0:00:00.0) 
[03/24 00:08:16    414s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:08:16    414s] AAE_INFO: resetNetProps viewIdx 1 
[03/24 00:08:16    414s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:08:16    414s] #################################################################################
[03/24 00:08:16    414s] # Design Stage: PostRoute
[03/24 00:08:16    414s] # Design Name: PE_top
[03/24 00:08:16    414s] # Design Mode: 130nm
[03/24 00:08:16    414s] # Analysis Mode: MMMC OCV 
[03/24 00:08:16    414s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:08:16    414s] # Signoff Settings: SI On 
[03/24 00:08:16    414s] #################################################################################
[03/24 00:08:16    414s] Topological Sorting (REAL = 0:00:00.0, MEM = 4231.6M, InitMEM = 4231.6M)
[03/24 00:08:16    415s] Setting infinite Tws ...
[03/24 00:08:16    415s] First Iteration Infinite Tw... 
[03/24 00:08:16    415s] Calculate late delays in OCV mode...
[03/24 00:08:16    415s] Calculate early delays in OCV mode...
[03/24 00:08:16    415s] Start delay calculation (fullDC) (6 T). (MEM=4231.62)
[03/24 00:08:16    415s] Start AAE Lib Loading. (MEM=4241.8)
[03/24 00:08:16    415s] End AAE Lib Loading. (MEM=4260.88 CPU=0:00:00.0 Real=0:00:00.0)
[03/24 00:08:16    415s] End AAE Lib Interpolated Model. (MEM=4260.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:16    415s] Opening parasitic data file '/tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/PE_top_406155_YfOGsC.rcdb.d/PE_top.rcdb.d' for reading (mem: 4260.875M)
[03/24 00:08:16    415s] Reading RCDB with compressed RC data.
[03/24 00:08:16    415s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4284.9M)
[03/24 00:08:16    415s] Total number of fetched objects 2683
[03/24 00:08:16    415s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:17    416s] Total number of fetched objects 2683
[03/24 00:08:17    416s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:17    416s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:17    416s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:17    416s] End delay calculation. (MEM=4653.23 CPU=0:00:01.5 REAL=0:00:01.0)
[03/24 00:08:17    416s] End delay calculation (fullDC). (MEM=4653.23 CPU=0:00:01.9 REAL=0:00:01.0)
[03/24 00:08:17    416s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 4653.2M) ***
[03/24 00:08:17    417s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4597.2M)
[03/24 00:08:17    417s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:08:17    417s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4597.2M)
[03/24 00:08:17    417s] Starting SI iteration 2
[03/24 00:08:17    417s] Calculate late delays in OCV mode...
[03/24 00:08:17    417s] Calculate early delays in OCV mode...
[03/24 00:08:17    417s] Start delay calculation (fullDC) (6 T). (MEM=4485.67)
[03/24 00:08:17    417s] End AAE Lib Interpolated Model. (MEM=4485.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:17    417s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:17    417s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
[03/24 00:08:17    417s] Total number of fetched objects 2683
[03/24 00:08:17    417s] AAE_INFO-618: Total number of nets in the design is 2686,  1.9 percent of the nets selected for SI analysis
[03/24 00:08:17    417s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:17    417s] Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:08:17    417s] Total number of fetched objects 2683
[03/24 00:08:17    417s] AAE_INFO-618: Total number of nets in the design is 2686,  0.5 percent of the nets selected for SI analysis
[03/24 00:08:17    417s] End delay calculation. (MEM=4772.86 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:17    417s] End delay calculation (fullDC). (MEM=4772.86 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:17    417s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4772.9M) ***
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:17    417s] **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
[03/24 00:08:22    422s] <CMD> set lefDefOutVersion 5.8
[03/24 00:08:22    422s] <CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
[03/24 00:08:22    422s] **ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'PE_top' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/report_fanout_viol.rpt
[03/24 00:08:22    422s] AAE_INFO: opIsDesignInPostRouteState() is 1
[03/24 00:08:22    422s] AAE_INFO: resetNetProps viewIdx 0 
[03/24 00:08:22    422s] Starting SI iteration 1 using Infinite Timing Windows
[03/24 00:08:23    422s] #################################################################################
[03/24 00:08:23    422s] # Design Stage: PostRoute
[03/24 00:08:23    422s] # Design Name: PE_top
[03/24 00:08:23    422s] # Design Mode: 130nm
[03/24 00:08:23    422s] # Analysis Mode: MMMC OCV 
[03/24 00:08:23    422s] # Parasitics Mode: SPEF/RCDB 
[03/24 00:08:23    422s] # Signoff Settings: SI On 
[03/24 00:08:23    422s] #################################################################################
[03/24 00:08:23    423s] Topological Sorting (REAL = 0:00:00.0, MEM = 4750.2M, InitMEM = 4750.2M)
[03/24 00:08:23    423s] Setting infinite Tws ...
[03/24 00:08:23    423s] First Iteration Infinite Tw... 
[03/24 00:08:23    423s] Calculate early delays in OCV mode...
[03/24 00:08:23    423s] Calculate late delays in OCV mode...
[03/24 00:08:23    423s] Start delay calculation (fullDC) (6 T). (MEM=4750.25)
[03/24 00:08:23    423s] End AAE Lib Interpolated Model. (MEM=4761.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:23    423s] Total number of fetched objects 2683
[03/24 00:08:23    423s] AAE_INFO-618: Total number of nets in the design is 2686,  100.0 percent of the nets selected for SI analysis
[03/24 00:08:23    423s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:23    423s] End delay calculation. (MEM=4769.86 CPU=0:00:00.8 REAL=0:00:00.0)
[03/24 00:08:23    423s] End delay calculation (fullDC). (MEM=4769.86 CPU=0:00:00.9 REAL=0:00:00.0)
[03/24 00:08:23    423s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 4769.9M) ***
[03/24 00:08:23    424s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4759.9M)
[03/24 00:08:23    424s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/24 00:08:23    424s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4759.9M)
[03/24 00:08:23    424s] Starting SI iteration 2
[03/24 00:08:23    424s] Calculate early delays in OCV mode...
[03/24 00:08:23    424s] Calculate late delays in OCV mode...
[03/24 00:08:23    424s] Start delay calculation (fullDC) (6 T). (MEM=4605.02)
[03/24 00:08:23    424s] End AAE Lib Interpolated Model. (MEM=4605.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/24 00:08:23    424s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
[03/24 00:08:23    424s] Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2683. 
[03/24 00:08:23    424s] Total number of fetched objects 2683
[03/24 00:08:23    424s] AAE_INFO-618: Total number of nets in the design is 2686,  1.9 percent of the nets selected for SI analysis
[03/24 00:08:23    424s] End delay calculation. (MEM=4879.14 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:23    424s] End delay calculation (fullDC). (MEM=4879.14 CPU=0:00:00.1 REAL=0:00:00.0)
[03/24 00:08:23    424s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 4879.1M) ***
[03/24 00:08:23    424s] *info: 18 clock nets excluded
[03/24 00:08:23    424s] *info: 1 special net excluded.
[03/24 00:08:23    424s] *info: 1 no-driver net excluded.
[03/24 00:08:23    424s] *info: fanout load violations report
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] *info: there are 12 max fanout load violations in the design.
[03/24 00:08:23    424s] *info: 0 violation is real (remark R).
[03/24 00:08:23    424s] *info: 12 violations may not be fixable:
[03/24 00:08:23    424s] *info:     12 violations on clock net.
[03/24 00:08:23    424s] <CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_gateCount.rpt
[03/24 00:08:23    424s] Gate area 4.3200 um^2
[03/24 00:08:23    424s] [0] PE_top Gates=7969 Cells=2616 Area=34427.5 um^2
[03/24 00:08:23    424s] <CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
[03/24 00:08:23    424s] Start to collect the design information.
[03/24 00:08:23    424s] Build netlist information for Cell PE_top.
[03/24 00:08:23    424s] Finished collecting the design information.
[03/24 00:08:23    424s] Generating standard cells used in the design report.
[03/24 00:08:23    424s] Analyze library ... 
[03/24 00:08:23    424s] Analyze netlist ... 
[03/24 00:08:23    424s] Generate no-driven nets information report.
[03/24 00:08:23    424s] Analyze timing ... 
[03/24 00:08:23    424s] Analyze floorplan/placement ... 
[03/24 00:08:23    424s] All LLGs are deleted
[03/24 00:08:23    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:08:23    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:08:23    424s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4885.1M, EPOCH TIME: 1679630903.814439
[03/24 00:08:23    424s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:4885.1M, EPOCH TIME: 1679630903.814668
[03/24 00:08:23    424s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4885.1M, EPOCH TIME: 1679630903.816779
[03/24 00:08:23    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:08:23    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:08:23    424s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4981.1M, EPOCH TIME: 1679630903.819831
[03/24 00:08:23    424s] Max number of tech site patterns supported in site array is 256.
[03/24 00:08:23    424s] Core basic site is IBM13SITE
[03/24 00:08:23    424s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4981.1M, EPOCH TIME: 1679630903.831283
[03/24 00:08:23    424s] After signature check, allow fast init is false, keep pre-filter is true.
[03/24 00:08:23    424s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[03/24 00:08:23    424s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:5013.1M, EPOCH TIME: 1679630903.838737
[03/24 00:08:23    424s] SiteArray: non-trimmed site array dimensions = 93 x 840
[03/24 00:08:23    424s] SiteArray: use 479,232 bytes
[03/24 00:08:23    424s] SiteArray: current memory after site array memory allocation 5013.6M
[03/24 00:08:23    424s] SiteArray: FP blocked sites are writable
[03/24 00:08:23    424s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:4981.6M, EPOCH TIME: 1679630903.844012
[03/24 00:08:23    424s] Process 22337 wires and vias for routing blockage analysis
[03/24 00:08:23    424s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.016, REAL:0.007, MEM:5013.6M, EPOCH TIME: 1679630903.851386
[03/24 00:08:23    424s] SiteArray: number of non floorplan blocked sites for llg default is 78120
[03/24 00:08:23    424s] Atter site array init, number of instance map data is 0.
[03/24 00:08:23    424s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.044, REAL:0.033, MEM:5013.6M, EPOCH TIME: 1679630903.852997
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s]  Pre_CCE_Colorizing is not ON! (0:0:535:0)
[03/24 00:08:23    424s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.052, REAL:0.040, MEM:4917.6M, EPOCH TIME: 1679630903.856598
[03/24 00:08:23    424s] All LLGs are deleted
[03/24 00:08:23    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:17).
[03/24 00:08:23    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[03/24 00:08:23    424s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4917.6M, EPOCH TIME: 1679630903.860914
[03/24 00:08:23    424s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4917.6M, EPOCH TIME: 1679630903.861475
[03/24 00:08:23    424s] Analysis Routing ...
[03/24 00:08:23    424s] Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
[03/24 00:08:23    424s] <CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/connectivity.rpt
[03/24 00:08:23    424s] VERIFY_CONNECTIVITY use new engine.
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] ******** Start: VERIFY CONNECTIVITY ********
[03/24 00:08:23    424s] Start Time: Fri Mar 24 00:08:23 2023
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] Design Name: PE_top
[03/24 00:08:23    424s] Database Units: 1000
[03/24 00:08:23    424s] Design Boundary: (0.0000, 0.0000) (350.0000, 350.0000)
[03/24 00:08:23    424s] Error Limit = 1000; Warning Limit = 50
[03/24 00:08:23    424s] Check all nets
[03/24 00:08:23    424s] Use 6 pthreads
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] Begin Summary 
[03/24 00:08:23    424s]   Found no problems or warnings.
[03/24 00:08:23    424s] End Summary
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] End Time: Fri Mar 24 00:08:23 2023
[03/24 00:08:23    424s] Time Elapsed: 0:00:00.0
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] ******** End: VERIFY CONNECTIVITY ********
[03/24 00:08:23    424s]   Verification Complete : 0 Viols.  0 Wrngs.
[03/24 00:08:23    424s]   (CPU Time: 0:00:00.2  MEM: 0.000M)
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s]  *** Starting Verify Geometry (MEM: 4917.6) ***
[03/24 00:08:23    424s] 
[03/24 00:08:23    424s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Starting Verification
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Initializing
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/24 00:08:23    424s]                   ...... bin size: 2560
[03/24 00:08:23    424s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[03/24 00:08:23    424s] Multi-CPU acceleration using 6 CPU(s).
[03/24 00:08:23    424s] <CMD> saveDrc /tmp/innovus_temp_406155_eecs2420p06.engin.umich.edu_guohch_CaqntC/vergQTmpIF3Wy2/qthread_src.drc
[03/24 00:08:23    424s] Saving Drc markers ...
[03/24 00:08:23    424s] ... No Drc file written since there is no markers found.
[03/24 00:08:23    424s] <CMD> clearDrc
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/24 00:08:23    424s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/24 00:08:24    425s] VG: elapsed time: 1.00
[03/24 00:08:24    425s] Begin Summary ...
[03/24 00:08:24    425s]   Cells       : 0
[03/24 00:08:24    425s]   SameNet     : 0
[03/24 00:08:24    425s]   Wiring      : 0
[03/24 00:08:24    425s]   Antenna     : 0
[03/24 00:08:24    425s]   Short       : 2
[03/24 00:08:24    425s]   Overlap     : 0
[03/24 00:08:24    425s] End Summary
[03/24 00:08:24    425s] 
[03/24 00:08:24    425s]   Verification Complete : 2 Viols.  0 Wrngs.
[03/24 00:08:24    425s] 
[03/24 00:08:24    425s] **********End: VERIFY GEOMETRY**********
[03/24 00:08:24    425s]  *** verify geometry (CPU: 0:00:00.1  MEM: 264.1M)
[03/24 00:08:24    425s] 
[03/24 00:08:24    425s] <CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt -error 100000 -pgnet
[03/24 00:08:24    425s] 
[03/24 00:08:24    425s] ******* START VERIFY ANTENNA ********
[03/24 00:08:24    425s] Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt
[03/24 00:08:24    425s] LEF Macro File: PE_top.antenna.lef
[03/24 00:08:24    425s] Verification Complete: 0 Violations
[03/24 00:08:24    425s] ******* DONE VERIFY ANTENNA ********
[03/24 00:08:24    425s] (CPU Time: 0:00:00.5  MEM: 0.000M)
[03/24 00:08:24    425s] 
[03/24 00:08:28    425s] <CMD> zoomBox 254.70900 257.04700 388.15100 326.75200
[03/24 00:08:28    426s] <CMD> zoomBox 176.39500 215.56500 477.14200 372.66400
[03/24 00:08:29    426s] <CMD> zoomBox -0.26800 122.24000 677.54500 476.30400
[03/24 00:08:29    426s] <CMD> zoomBox -398.42300 -88.09100 1129.20100 709.88200
[03/24 00:08:29    426s] <CMD> zoomBox -1053.80100 -434.30500 1872.65000 1094.36200
[03/24 00:08:30    426s] <CMD> zoomBox -599.75000 -235.23000 1197.45700 703.56300
[03/24 00:08:31    426s] <CMD> zoomBox -324.70300 -87.07500 779.00700 489.46100
[03/24 00:08:32    426s] <CMD> zoomBox -210.46300 -31.88400 586.96800 384.66400
[03/24 00:08:40    427s] 
--------------------------------------------------------------------------------
Exiting Innovus on Fri Mar 24 00:08:40 2023
  Total CPU time:     0:08:03
  Total real time:    0:24:46
  Peak memory (main): 3509.09MB

[03/24 00:08:40    427s] 
[03/24 00:08:40    427s] *** Memory Usage v#1 (Current mem = 5181.668M, initial mem = 397.922M) ***
[03/24 00:08:40    427s] 
[03/24 00:08:40    427s] *** Summary of all messages that are not suppressed in this session:
[03/24 00:08:40    427s] Severity  ID               Count  Summary                                  
[03/24 00:08:40    427s] WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/24 00:08:40    427s] WARNING   IMPLF-108            1  There is no overlap layer defined in any...
[03/24 00:08:40    427s] ERROR     IMPLF-109            1  Cannot create OBS on overlap layer for r...
[03/24 00:08:40    427s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/24 00:08:40    427s] WARNING   IMPOGDS-392         42  Unknown layer %s                         
[03/24 00:08:40    427s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/24 00:08:40    427s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[03/24 00:08:40    427s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/24 00:08:40    427s] WARNING   IMPESI-3106          1  Delay calculation extrapolated slew on m...
[03/24 00:08:40    427s] WARNING   IMPESI-3025       4072  Delay calculation was forced to extrapol...
[03/24 00:08:40    427s] WARNING   IMPVFG-257           3  setVerifyGeometryMode/verifyGeometry com...
[03/24 00:08:40    427s] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[03/24 00:08:40    427s] WARNING   IMPPP-532            4  ViaGen Warning: The top layer and bottom...
[03/24 00:08:40    427s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[03/24 00:08:40    427s] WARNING   IMPPP-592            1  No MINSTEP rule defined.                 
[03/24 00:08:40    427s] WARNING   IMPPP-170           22  The power planner failed to create a wir...
[03/24 00:08:40    427s] WARNING   IMPPP-4055           3  The run time of addStripe will degrade w...
[03/24 00:08:40    427s] WARNING   IMPSR-554            2  The specified top target layer is beyond...
[03/24 00:08:40    427s] WARNING   IMPSR-4302           2  Cap-table/qrcTechFile is found in the de...
[03/24 00:08:40    427s] WARNING   IMPSR-4053           2  Option %s is obsolete and has been repla...
[03/24 00:08:40    427s] WARNING   IMPSR-486            2  Ring/Stripe at (%.3f, %.3f) (%.3f, %.3f)...
[03/24 00:08:40    427s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[03/24 00:08:40    427s] WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
[03/24 00:08:40    427s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[03/24 00:08:40    427s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[03/24 00:08:40    427s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[03/24 00:08:40    427s] WARNING   IMPOPT-7155          1  Option %s in 'setOptMode' will be obsole...
[03/24 00:08:40    427s] WARNING   IMPCCOPT-2315        1  The command 'set_ccopt_effort' will be o...
[03/24 00:08:40    427s] WARNING   IMPCCOPT-1059        6  Slackened off %s from %s to %s.          
[03/24 00:08:40    427s] WARNING   IMPTR-9998           2  The setTrialRouteMode command is obsolet...
[03/24 00:08:40    427s] WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
[03/24 00:08:40    427s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[03/24 00:08:40    427s] WARNING   IMPPSP-1003         72  Found use of '%s'. This will continue to...
[03/24 00:08:40    427s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[03/24 00:08:40    427s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[03/24 00:08:40    427s] WARNING   TCLCMD-1403          1  '%s'                                     
[03/24 00:08:40    427s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[03/24 00:08:40    427s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[03/24 00:08:40    427s] *** Message Summary: 5338 warning(s), 1 error(s)
[03/24 00:08:40    427s] 
[03/24 00:08:40    427s] --- Ending "Innovus" (totcpu=0:07:08, real=0:24:44, mem=5181.7M) ---
