#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Apr 02 22:18:56 2021
# Process ID: 73848
# Current directory: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/top.vds
# Journal file: C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 61304 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 288.371 ; gain = 79.008
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:22]
INFO: [Synth 8-638] synthesizing module 'clock' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/clock.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/.Xil/Vivado-73848-DESKTOP-V2DGADJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/.Xil/Vivado-73848-DESKTOP-V2DGADJ/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clock' (2#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/clock.v:22]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/debounce.v:22]
	Parameter S0 bound to: 0 - type: integer 
	Parameter S1 bound to: 1 - type: integer 
	Parameter S11 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/debounce.v:22]
INFO: [Synth 8-638] synthesizing module 'egg_timer_fsm' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v:22]
	Parameter set_time bound to: 0 - type: integer 
	Parameter timer_state bound to: 1 - type: integer 
	Parameter start_time bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v:40]
INFO: [Synth 8-256] done synthesizing module 'egg_timer_fsm' (4#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v:22]
INFO: [Synth 8-638] synthesizing module 'timer' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/timer.v:22]
INFO: [Synth 8-256] done synthesizing module 'timer' (5#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/timer.v:22]
INFO: [Synth 8-638] synthesizing module 'bcdto7segment_display' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/bcdto7segment_display.v:22]
	Parameter sec1 bound to: 8'b11111110 
	Parameter sec2 bound to: 8'b11111101 
	Parameter min1 bound to: 8'b11111011 
	Parameter min2 bound to: 8'b11110111 
WARNING: [Synth 8-387] label required on module instance [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/bcdto7segment_display.v:33]
INFO: [Synth 8-638] synthesizing module 'bcdto7segment_dataflow' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcdto7segment_dataflow' (6#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/bcdto7segment_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcdto7segment_display' (7#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/bcdto7segment_display.v:22]
WARNING: [Synth 8-689] width (4) of port connection 'sec_digit1' does not match port width (1) of module 'bcdto7segment_display' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:100]
WARNING: [Synth 8-689] width (4) of port connection 'sec_digit2' does not match port width (1) of module 'bcdto7segment_display' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:101]
WARNING: [Synth 8-689] width (4) of port connection 'min_digit1' does not match port width (1) of module 'bcdto7segment_display' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:102]
WARNING: [Synth 8-689] width (4) of port connection 'min_digit2' does not match port width (1) of module 'bcdto7segment_display' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:103]
WARNING: [Synth 8-3848] Net enable_egg_timer_LED in module/entity top does not have driver. [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:30]
INFO: [Synth 8-256] done synthesizing module 'top' (8#1) [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/top.v:22]
WARNING: [Synth 8-3331] design top has unconnected port enable_egg_timer_LED
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 325.859 ; gain = 116.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 325.859 ; gain = 116.496
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'timestone/dormammu' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/clock.v:34]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/.Xil/Vivado-73848-DESKTOP-V2DGADJ/dcp/clk_wiz_0_in_context.xdc] for cell 'timestone/dormammu'
Finished Parsing XDC File [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/.Xil/Vivado-73848-DESKTOP-V2DGADJ/dcp/clk_wiz_0_in_context.xdc] for cell 'timestone/dormammu'
Parsing XDC File [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 640.633 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/.Xil/Vivado-73848-DESKTOP-V2DGADJ/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/.Xil/Vivado-73848-DESKTOP-V2DGADJ/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "minutes_seconds_debounce" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_seconds_load_ten" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_minutes_load_ten" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enable_timer_cooktime" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bcdto7segment_display'
INFO: [Synth 8-5546] ROM "digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/egg_timer_fsm.v:43]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    sec1 |                               00 |                         11111110
                    sec2 |                               01 |                         11111101
                    min1 |                               10 |                         11111011
                    min2 |                               11 |                         11110111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'bcdto7segment_display'
WARNING: [Synth 8-327] inferring latch for variable 'digit_reg' [C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.srcs/sources_1/imports/hdl/bcdto7segment_display.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
+---Registers : 
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 37    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module egg_timer_fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 33    
	   2 Input      1 Bit        Muxes := 3     
Module bcdto7segment_display 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port AN[4] driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port enable_egg_timer_LED
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\realitystone/digit_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\realitystone/digit_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\realitystone/digit_reg[1] )
WARNING: [Synth 8-3332] Sequential element (realitystone/digit_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (realitystone/digit_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (realitystone/digit_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (realitystone/digit_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'timestone/dormammu/clk_out1' to pin 'timestone/dormammu/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |BUFG      |     1|
|3     |CARRY4    |    14|
|4     |LUT1      |    57|
|5     |LUT2      |    10|
|6     |LUT3      |    35|
|7     |LUT4      |    19|
|8     |LUT5      |    19|
|9     |LUT6      |    33|
|10    |FDCE      |    38|
|11    |FDPE      |    17|
|12    |FDRE      |    41|
|13    |FDSE      |    13|
|14    |LD        |     2|
|15    |LDC       |    16|
|16    |IBUF      |     6|
|17    |OBUF      |    16|
|18    |OBUFT     |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   340|
|2     |  mindstone    |egg_timer_fsm         |    55|
|3     |  powerstone   |debounce              |     4|
|4     |  realitystone |bcdto7segment_display |     9|
|5     |  soulstone    |debounce_0            |     4|
|6     |  spacestone   |timer                 |   110|
|7     |  timestone    |clock                 |   134|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 640.633 ; gain = 110.027
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 640.633 ; gain = 431.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 2 instances
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 640.633 ; gain = 428.738
INFO: [Common 17-1381] The checkpoint 'C:/Users/hamas/Documents/Carleton/ELEC3500/Lab9/Egg_Timer_Project/Egg_Timer_Project/Egg_Timer_Project.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 640.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 02 22:19:19 2021...
