#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Mar 15 19:47:29 2017
# Process ID: 14260
# Current directory: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/top.vds
# Journal file: C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7k160tlfbv676-2L
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'RAM_B' is locked:
* Current project part 'xc7k160tlfbv676-2L' and the part 'xc7k160tlfbv484-2L' used to customize the IP 'RAM_B' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 339.070 ; gain = 128.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:22]
INFO: [Synth 8-638] synthesizing module 'SAnti_jitter' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SAnti_jitter.v:21]
INFO: [Synth 8-256] done synthesizing module 'SAnti_jitter' (1#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SAnti_jitter.v:21]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/clk_div.v:21]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/clk_div.v:21]
INFO: [Synth 8-638] synthesizing module 'SEnter_2_32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SEnter_2_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'SEnter_2_32' (3#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SEnter_2_32.v:21]
INFO: [Synth 8-638] synthesizing module 'SSeg7_Dev' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SSeg7_Dev_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'SSeg7_Dev' (4#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SSeg7_Dev_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'Multi_8CH32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/Multi_8CH32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_32' (5#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_32.v:21]
INFO: [Synth 8-638] synthesizing module 'MUX8T1_8' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'MUX8T1_8' (6#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/MUX8T1_8.v:21]
INFO: [Synth 8-256] done synthesizing module 'Multi_8CH32' (7#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/Multi_8CH32.v:21]
WARNING: [Synth 8-689] width (16) of port connection 'Test' does not match port width (3) of module 'Multi_8CH32' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:130]
INFO: [Synth 8-638] synthesizing module 'SCPU' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/SCPU.v:23]
INFO: [Synth 8-256] done synthesizing module 'SCPU' (8#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/SCPU.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'INT' does not match port width (1) of module 'SCPU' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:151]
WARNING: [Synth 8-350] instance 'U1' of module 'SCPU' requires 11 connections, but only 9 given [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:147]
INFO: [Synth 8-638] synthesizing module 'Counter_x' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/Counter_x.v:23]
INFO: [Synth 8-256] done synthesizing module 'Counter_x' (9#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/Counter_x.v:23]
WARNING: [Synth 8-350] instance 'U10' of module 'Counter_x' requires 12 connections, but only 11 given [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:164]
INFO: [Synth 8-638] synthesizing module 'MIO_BUS' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/MIO_BUS_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'MIO_BUS' (10#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/MIO_BUS_IO.v:21]
INFO: [Synth 8-638] synthesizing module 'SPIO' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SPIO_IO.v:21]
INFO: [Synth 8-256] done synthesizing module 'SPIO' (11#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/Port/SPIO_IO.v:21]
WARNING: [Synth 8-350] instance 'U7' of module 'SPIO' requires 12 connections, but only 11 given [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:211]
INFO: [Synth 8-638] synthesizing module 'RAM_B' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM_B' (12#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/realtime/RAM_B_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ROM_B' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ROM_B' (13#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/realtime/ROM_B_stub.v:6]
WARNING: [Synth 8-3848] Net N0 in module/entity top does not have driver. [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:134]
WARNING: [Synth 8-3848] Net inst in module/entity top does not have driver. [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:120]
WARNING: [Synth 8-3848] Net Counter_out in module/entity top does not have driver. [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:121]
INFO: [Synth 8-256] done synthesizing module 'top' (14#1) [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:22]
WARNING: [Synth 8-3917] design top has port buzzer driven by constant 1
WARNING: [Synth 8-3331] design Multi_8CH32 has unconnected port rst
WARNING: [Synth 8-3331] design clk_div has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 377.418 ; gain = 166.559
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U5:data1[31] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data1[30] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[31] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[30] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[29] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[28] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[27] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[26] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[25] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[24] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[23] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[22] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[21] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[20] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[19] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[18] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[17] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[16] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[15] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[14] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[13] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[12] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[11] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[10] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[9] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[8] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[7] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[6] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[5] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[4] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[3] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[2] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[1] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data2[0] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[31] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[30] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[29] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[28] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[27] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[26] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[25] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[24] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[23] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[22] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[21] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[20] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[19] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[18] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[17] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[16] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[15] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[14] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[13] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[12] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[11] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[10] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[9] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[8] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[7] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[6] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[5] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[4] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[3] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[2] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[1] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
WARNING: [Synth 8-3295] tying undriven pin U5:data3[0] to constant 0 [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:126]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 377.418 ; gain = 166.559
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Counter_x' instantiated as 'U10' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:164]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'MIO_BUS' instantiated as 'U4' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:184]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'RAM_B' instantiated as 'U3' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:225]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ROM_B' instantiated as 'U2' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:233]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SAnti_jitter' instantiated as 'U9' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:53]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SCPU' instantiated as 'U1' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:147]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SEnter_2_32' instantiated as 'M4' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:87]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SPIO' instantiated as 'U7' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:211]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SSeg7_Dev' instantiated as 'U6' [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/new/top.v:100]
INFO: [Device 21-403] Loading part xc7k160tlfbv676-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/dcp/ROM_B_in_context.xdc] for cell 'U2'
Finished Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/dcp/ROM_B_in_context.xdc] for cell 'U2'
Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'U3'
Finished Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/.Xil/Vivado-14260-HAO-THUNDER/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'U3'
Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/constrs_1/new/k7.xdc]
Finished Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/constrs_1/new/k7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/constrs_1/new/k7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 689.680 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tlfbv676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Multi_8CH32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port buzzer driven by constant 1
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[0]' (FDE) to 'U5/cpu_blink_reg[1]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[1]' (FDE) to 'U5/cpu_blink_reg[2]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[2]' (FDE) to 'U5/cpu_blink_reg[3]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[3]' (FDE) to 'U5/cpu_blink_reg[4]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[4]' (FDE) to 'U5/cpu_blink_reg[5]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[5]' (FDE) to 'U5/cpu_blink_reg[6]'
INFO: [Synth 8-3886] merging instance 'U5/cpu_blink_reg[6]' (FDE) to 'U5/cpu_blink_reg[7]'
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (clkdiv_reg[31]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module U1 has unconnected pin MIO_ready
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |SAnti_jitter  |         1|
|2     |SEnter_2_32   |         1|
|3     |SSeg7_Dev     |         1|
|4     |SCPU          |         1|
|5     |Counter_x     |         1|
|6     |MIO_BUS       |         1|
|7     |SPIO          |         1|
|8     |RAM_B         |         1|
|9     |ROM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |Counter_x    |     1|
|2     |MIO_BUS      |     1|
|3     |RAM_B        |     1|
|4     |ROM_B        |     1|
|5     |SAnti_jitter |     1|
|6     |SCPU         |     1|
|7     |SEnter_2_32  |     1|
|8     |SPIO         |     1|
|9     |SSeg7_Dev    |     1|
|10    |BUFG         |     2|
|11    |CARRY4       |     9|
|12    |LUT1         |     5|
|13    |LUT2         |    32|
|14    |LUT3         |     4|
|15    |LUT4         |    31|
|16    |LUT6         |    48|
|17    |MUXF7        |    40|
|18    |FDRE         |    77|
|19    |IBUF         |    22|
|20    |OBUF         |    17|
+------+-------------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |   744|
|2     |  U5     |Multi_8CH32 |   106|
|3     |  U8     |clk_div     |    98|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 689.680 ; gain = 107.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 689.680 ; gain = 478.820
INFO: [Project 1-571] Translating synthesized netlist
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SAnti_jitter.ngc ...
WARNING:NetListWriters:298 - No output is written to SAnti_jitter.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SAnti_jitter.edif ...
ngc2edif: Total memory usage is 89560 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SAnti_jitter.ngc' for (cell view 'SAnti_jitter', library 'work')
Parsing EDIF File [./.ngc2edfcache/SAnti_jitter_ngc_b4345c3b.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SAnti_jitter_ngc_b4345c3b.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SEnter_2_32.ngc ...
WARNING:NetListWriters:298 - No output is written to SEnter_2_32.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Ai[31]_Ai[31]_mux_48_OUT[31 : 2] on
   block SEnter_2_32 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Bi[31]_Bi[31]_mux_49_OUT[31 : 2] on
   block SEnter_2_32 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file SEnter_2_32.edif ...
ngc2edif: Total memory usage is 89560 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/OExp02-7SEG/SEnter_2_32.ngc' for (cell view 'SEnter_2_32', library 'work')
Parsing EDIF File [./.ngc2edfcache/SEnter_2_32_ngc_b4345c3b.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SEnter_2_32_ngc_b4345c3b.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SSeg7_Dev.ngc ...
WARNING:NetListWriters:298 - No output is written to SSeg7_Dev.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SSeg7_Dev.edif ...
ngc2edif: Total memory usage is 90200 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/ngc/SSeg7_Dev.ngc' for (cell view 'SSeg7_Dev', library 'work')
Parsing EDIF File [./.ngc2edfcache/SSeg7_Dev_ngc_7ddbcbca.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SSeg7_Dev_ngc_7ddbcbca.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SCPU.ngc ...
WARNING:NetListWriters:298 - No output is written to SCPU.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SCPU.edif ...
ngc2edif: Total memory usage is 95704 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/ngc/SCPU.ngc' for (cell view 'SCPU', library 'work')
Parsing EDIF File [./.ngc2edfcache/SCPU_ngc_7ddbcbca.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SCPU_ngc_7ddbcbca.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Counter_x.ngc ...
WARNING:NetListWriters:298 - No output is written to Counter_x.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Counter_x.edif ...
ngc2edif: Total memory usage is 89560 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/ngc/Counter_x.ngc' for (cell view 'Counter_x', library 'work')
Parsing EDIF File [./.ngc2edfcache/Counter_x_ngc_7ddbcbca.edif]
Finished Parsing EDIF File [./.ngc2edfcache/Counter_x_ngc_7ddbcbca.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MIO_BUS.ngc ...
WARNING:NetListWriters:298 - No output is written to MIO_BUS.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file MIO_BUS.edif ...
ngc2edif: Total memory usage is 89432 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/ngc/MIO_BUS.ngc' for (cell view 'MIO_BUS', library 'work')
Parsing EDIF File [./.ngc2edfcache/MIO_BUS_ngc_7ddbcbca.edif]
Finished Parsing EDIF File [./.ngc2edfcache/MIO_BUS_ngc_7ddbcbca.edif]
Release 14.7 - ngc2edif P_INT.20160902 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design SPIO.ngc ...
WARNING:NetListWriters:298 - No output is written to SPIO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file SPIO.edif ...
ngc2edif: Total memory usage is 89560 kilobytes

Reading core file 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.srcs/sources_1/imports/ngc/SPIO.ngc' for (cell view 'SPIO', library 'work')
Parsing EDIF File [./.ngc2edfcache/SPIO_ngc_7ddbcbca.edif]
Finished Parsing EDIF File [./.ngc2edfcache/SPIO_ngc_7ddbcbca.edif]
INFO: [Netlist 29-17] Analyzing 1168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20160902
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 791 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 61 instances
  AND2 => LUT2: 9 instances
  AND3 => LUT3: 88 instances
  AND4 => LUT4: 72 instances
  FD => FDRE: 189 instances
  FDC => FDCE: 78 instances
  FDCE_1 => FDCE (inverted pins: C): 15 instances
  FDE => FDRE: 63 instances
  FDE_1 => FDRE (inverted pins: C): 14 instances
  FDPE_1 => FDPE (inverted pins: C): 3 instances
  FDR => FDRE: 2 instances
  INV => LUT1: 85 instances
  OR2 => LUT2: 56 instances
  OR3 => LUT3: 24 instances
  OR4 => LUT4: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 115 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 689.680 ; gain = 430.469
INFO: [Common 17-1381] The checkpoint 'C:/Users/haoxi/Documents/Coding/verilog/ComputerOrganization/lab3_4/lab3_4.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 689.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 19:48:08 2017...
