+------------------------------------------+
|  MEMORY SUBSYSTEM (RAM, I/O, Bus Ctrl)   |
+------------------------------------------+
|                                          |
|  ADDRESS BUS (4-bit Input from PC/AR)    |
|                                          |
+-------------------+----------------------+
|                   |
|                   |
| +-----------------+-----------------+
| |  RANDOM ACCESS MEMORY (RAM)       |
| |  (16 Locations x 4 Bits)          |
| |                                   |
| |  - 4 Address Input Lines (A0-A3)  |
| |  - 4 Data In/Out Lines (D0-D3)    |
| |  - Write/Read Control Line (R/W)  |
| +-----------------+-----------------+
|                   |
|                   | Data Bus (1-bit Data Path)
|                   |
+-------------------+--------------------------------+
|  I/O MAPPING LOGIC (Address Decoding)            |
|  (Determines if address points to RAM or I/O)    |
+--------------------------------------------------+
|                                                  |
|  I/O UNIT (Mapped to specific RAM addresses)     |
|  +----------------+--------------------------+   |
|  | INPUT PORTS    | OUTPUT PORTS (LEDs)      |   |
|  | (4-bit Switches)| (1-bit State/Flag)      |   |
|  +----------------+--------------------------+   |
|                                                  |
|  DATA BUS (1-bit Data Line to CPU Core)          |
+--------------------------------------------------+

