--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml vga.twx vga.ncd -o vga.twr vga.pcf -ucf pins.ucf

Design file:              vga.ncd
Physical constraint file: vga.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y32.G4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.963ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.963ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.YQ      Tcklo                 0.646   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y22.F2      net (fanout=1)        0.401   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y22.X       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y22.G2      net (fanout=2)        0.657   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y22.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y24.G4      net (fanout=1)        0.356   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y24.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y32.G4      net (fanout=1)        0.515   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.963ns (4.034ns logic, 1.929ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X29Y23.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.866ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.YQ      Tcklo                 0.646   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y22.F2      net (fanout=1)        0.401   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y22.X       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X29Y23.BY      net (fanout=2)        0.893   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y23.CLK     Tdick                 0.314   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (1.572ns logic, 1.294ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X29Y22.F2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.775ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.YQ      Tcklo                 0.646   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y22.F2      net (fanout=1)        0.401   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y22.CLK     Tfck                  0.728   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (1.374ns logic, 0.401ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X29Y22.F2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.286ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.YQ      Tcklo                 0.517   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y22.F2      net (fanout=1)        0.321   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y22.CLK     Tckf        (-Th)    -0.448   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.965ns logic, 0.321ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X29Y23.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.159ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.159ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.YQ      Tcklo                 0.517   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y22.F2      net (fanout=1)        0.321   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y22.X       Tilo                  0.490   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X29Y23.BY      net (fanout=2)        0.714   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X29Y23.CLK     Tckdi       (-Th)    -0.117   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.159ns (1.124ns logic, 1.035ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y32.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.637ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.637ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y23.YQ      Tcklo                 0.517   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X29Y22.F2      net (fanout=1)        0.321   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X29Y22.X       Tilo                  0.490   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X22Y22.G2      net (fanout=2)        0.525   ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X22Y22.X       Tif5x                 0.800   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y24.G4      net (fanout=1)        0.285   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X20Y24.X       Tif5x                 0.800   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y32.G4      net (fanout=1)        0.412   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y32.CLK     Tckg        (-Th)    -0.487   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.637ns (3.094ns logic, 1.543ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X28Y23.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.211ns (data path)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.211ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y60.G1      net (fanout=4)        1.175   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X28Y32.G1      net (fanout=29)       1.367   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X28Y32.Y       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y23.CLK     net (fanout=5)        0.834   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (1.835ns logic, 3.376ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.070ns (data path)
  Source:               icon_instance/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.070ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_SYNC/U_SYNC to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iSYNC
                                                       icon_instance/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X46Y65.F4      net (fanout=2)        0.370   icon_instance/U0/U_ICON/iSYNC
    SLICE_X46Y65.X       Tilo                  0.660   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X28Y32.G3      net (fanout=29)       1.979   icon_instance/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X28Y32.Y       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y23.CLK     net (fanout=5)        0.834   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.070ns (1.887ns logic, 3.183ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.855ns (data path)
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.855ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X28Y45.F1      net (fanout=17)       1.492   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X28Y45.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCOMMAND_SEL<9>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X28Y32.G4      net (fanout=1)        0.642   icon_instance/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X28Y32.Y       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X28Y23.CLK     net (fanout=5)        0.834   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.887ns logic, 2.968ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.974ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X33Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y65.G1      net (fanout=7)        2.635   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X47Y65.Y       Tilo                  0.612   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y50.CE      net (fanout=5)        1.677   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y50.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.662ns logic, 4.312ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X33Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.974ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y65.G1      net (fanout=7)        2.635   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X47Y65.Y       Tilo                  0.612   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X33Y50.CE      net (fanout=5)        1.677   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X33Y50.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<9>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.974ns (1.662ns logic, 4.312ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X32Y51.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.679ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X47Y65.G1      net (fanout=7)        2.635   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X47Y65.Y       Tilo                  0.612   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
                                                       icon_instance/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X32Y51.CE      net (fanout=5)        1.382   icon_instance/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X32Y51.CLK     Tceck                 0.483   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.679ns (1.662ns logic, 4.017ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X51Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y66.SR      net (fanout=7)        1.408   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X51Y66.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.945ns logic, 1.408ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X51Y66.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y66.SR      net (fanout=7)        1.408   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X51Y66.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<5>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.945ns logic, 1.408ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X51Y67.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.353ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X51Y67.SR      net (fanout=7)        1.408   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X51Y67.CLK     Tcksr       (-Th)    -0.491   icon_instance/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       icon_instance/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.945ns logic, 1.408ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.585ns.
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y80.BY      net (fanout=7)        0.685   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X64Y80.CLK     Tdick                 0.333   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.900ns logic, 0.685ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point icon_instance/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y80.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon_instance/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_instance/U0/iUPDATE_OUT rising
  Destination Clock:    icon_instance/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: icon_instance/U0/U_ICON/U_iDATA_CMD to icon_instance/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y80.YQ      Tcko                  0.454   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y80.BY      net (fanout=7)        0.548   icon_instance/U0/U_ICON/iDATA_CMD
    SLICE_X64Y80.CLK     Tckdi       (-Th)    -0.132   icon_instance/U0/U_ICON/iDATA_CMD
                                                       icon_instance/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.586ns logic, 0.548ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 120 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (SLICE_X23Y28.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X30Y30.FXINA   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y28.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y28.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X30Y30.FXINA   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y28.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y28.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X30Y30.FXINB   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y28.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y28.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X23Y28.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X30Y30.FXINA   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y28.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y28.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X30Y30.FXINA   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y28.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y28.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X30Y30.FXINB   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y28.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y28.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X23Y29.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X30Y30.FXINA   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y29.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y29.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y30.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X30Y30.FXINA   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y29.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y29.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.911ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      5.911ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y31.F5      Tregf5                3.509   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X30Y30.FXINB   net (fanout=1)        0.000   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X30Y30.Y       Tif6y                 0.354   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X23Y29.SR      net (fanout=5)        1.254   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X23Y29.CLK     Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<6>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.911ns (4.657ns logic, 1.254ns route)
                                                       (78.8% logic, 21.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X18Y28.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.189ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      1.189ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y29.XQ      Tcko                  0.412   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X18Y28.F4      net (fanout=2)        0.290   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X18Y28.CLK     Tckf        (-Th)    -0.487   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.189ns (0.899ns logic, 0.290ns route)
                                                       (75.6% logic, 24.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X19Y28.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.168ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.XQ      Tcko                  0.412   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X19Y28.F3      net (fanout=2)        0.308   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<6>
    SLICE_X19Y28.CLK     Tckf        (-Th)    -0.448   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<5>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.860ns logic, 0.308ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X16Y27.G4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.234ns (datapath - clock path skew - uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      1.234ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y26.YQ      Tcko                  0.409   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X16Y27.G4      net (fanout=2)        0.338   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X16Y27.CLK     Tckg        (-Th)    -0.487   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<7>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.896ns logic, 0.338ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 205 paths analyzed, 190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y32.G4), 16 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.843ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.843ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_FULL to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.XQ      Tcko                  0.514   ila_instance/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X27Y22.G2      net (fanout=2)        0.615   ila_instance/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X27Y22.X       Tif5x                 0.890   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X22Y24.F2      net (fanout=1)        0.573   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X22Y24.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y24.G3      net (fanout=1)        0.300   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y24.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y32.G4      net (fanout=1)        0.515   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.843ns (3.840ns logic, 2.003ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.658ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.658ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_STATE0 to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.YQ      Tcko                  0.511   ila_instance/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_STATE0
    SLICE_X27Y22.F1      net (fanout=1)        0.433   ila_instance/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X27Y22.X       Tif5x                 0.890   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X22Y24.F2      net (fanout=1)        0.573   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X22Y24.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y24.G3      net (fanout=1)        0.300   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y24.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y32.G4      net (fanout=1)        0.515   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (3.837ns logic, 1.821ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.545ns (data path - clock path skew + uncertainty)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.545ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_STATE1 to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y23.XQ      Tcko                  0.514   ila_instance/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_STATE1
    SLICE_X27Y22.F4      net (fanout=1)        0.317   ila_instance/U0/I_YES_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X27Y22.X       Tif5x                 0.890   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_13
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X22Y24.F2      net (fanout=1)        0.573   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5
    SLICE_X22Y24.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y24.G3      net (fanout=1)        0.300   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X20Y24.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y32.G4      net (fanout=1)        0.515   ila_instance/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.545ns (3.840ns logic, 1.705ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (SLICE_X26Y32.G1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.491ns (data path)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Data Path Delay:      2.491ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y38.YQ      Tcko                  0.511   ila_instance/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X26Y32.G1      net (fanout=38)       1.980   ila_instance/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.511ns logic, 1.980ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (SLICE_X26Y33.G1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.491ns (data path)
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Data Path Delay:      2.491ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising

  Maximum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y38.YQ      Tcko                  0.511   ila_instance/U0/I_YES_D.U_ILA/iCAP_STATE<0>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X26Y33.G1      net (fanout=38)       1.980   ila_instance/U0/I_YES_D.U_ILA/iCAP_STATE<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.511ns logic, 1.980ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3033 paths analyzed, 331 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.771ns.
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y32.G1), 691 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.771ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y60.G1      net (fanout=4)        1.175   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y38.G4      net (fanout=29)       2.498   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X25Y42.G2      net (fanout=10)       0.832   control0<14>
    SLICE_X25Y42.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.XB      Tcinxb                0.352   control0<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y29.F3      net (fanout=3)        1.114   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y29.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X20Y31.G1      net (fanout=1)        0.359   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X20Y31.Y       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X20Y31.F3      net (fanout=1)        0.020   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X20Y31.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y32.G1      net (fanout=1)        0.358   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.771ns (6.415ns logic, 6.356ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.622ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y60.G1      net (fanout=4)        1.175   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y40.G3      net (fanout=29)       2.380   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y40.Y       Tilo                  0.612   control0<3>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X25Y44.F2      net (fanout=9)        0.867   control0<6>
    SLICE_X25Y44.COUT    Topcyf                1.011   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.XB      Tcinxb                0.352   control0<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y29.F3      net (fanout=3)        1.114   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y29.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X20Y31.G1      net (fanout=1)        0.359   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X20Y31.Y       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X20Y31.F3      net (fanout=1)        0.020   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X20Y31.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y32.G1      net (fanout=1)        0.358   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.622ns (6.349ns logic, 6.273ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.510ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X26Y47.F3      net (fanout=17)       2.242   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X26Y47.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCOMMAND_SEL<10>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X21Y38.G2      net (fanout=2)        1.118   icon_instance/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X25Y42.G2      net (fanout=10)       0.832   control0<14>
    SLICE_X25Y42.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.XB      Tcinxb                0.352   control0<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y29.F3      net (fanout=3)        1.114   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y29.X       Tif5x                 1.000   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X20Y31.G1      net (fanout=1)        0.359   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X20Y31.Y       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X20Y31.F3      net (fanout=1)        0.020   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X20Y31.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y32.G1      net (fanout=1)        0.358   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     12.510ns (6.467ns logic, 6.043ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y32.G2), 322 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.700ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y60.G1      net (fanout=4)        1.175   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y38.G4      net (fanout=29)       2.498   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X25Y42.G2      net (fanout=10)       0.832   control0<14>
    SLICE_X25Y42.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.XB      Tcinxb                0.352   control0<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y33.F3      net (fanout=3)        1.344   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y33.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y32.G2      net (fanout=1)        0.096   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.700ns (4.755ns logic, 5.945ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.551ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y60.G1      net (fanout=4)        1.175   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y40.G3      net (fanout=29)       2.380   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y40.Y       Tilo                  0.612   control0<3>
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X25Y44.F2      net (fanout=9)        0.867   control0<6>
    SLICE_X25Y44.COUT    Topcyf                1.011   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.XB      Tcinxb                0.352   control0<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y33.F3      net (fanout=3)        1.344   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y33.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y32.G2      net (fanout=1)        0.096   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.551ns (4.689ns logic, 5.862ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.439ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X26Y47.F3      net (fanout=17)       2.242   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X26Y47.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCOMMAND_SEL<10>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X21Y38.G2      net (fanout=2)        1.118   icon_instance/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X25Y42.G2      net (fanout=10)       0.832   control0<14>
    SLICE_X25Y42.COUT    Topcyg                0.871   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<1>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<1>
    SLICE_X25Y43.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<2>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<3>
    SLICE_X25Y44.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X25Y45.COUT    Tbyp                  0.103   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.CIN     net (fanout=1)        0.000   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X25Y46.XB      Tcinxb                0.352   control0<35>
                                                       ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y33.F3      net (fanout=3)        1.344   ila_instance/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X20Y33.X       Tilo                  0.660   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y32.G2      net (fanout=1)        0.096   ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X20Y32.CLK     Tgck                  0.776   ila_instance/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.439ns (4.807ns logic, 5.632ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE (SLICE_X3Y24.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.786ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y61.XQ      Tcko                  0.515   icon_instance/U0/U_ICON/iCORE_ID<3>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y60.G1      net (fanout=4)        1.175   icon_instance/U0/U_ICON/iCORE_ID<3>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y38.G4      net (fanout=29)       2.498   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y24.SR       net (fanout=10)       2.532   control0<14>
    SLICE_X3Y24.CLK      Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<2>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.786ns (2.581ns logic, 6.205ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.525ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y51.YQ      Tcko                  0.567   icon_instance/U0/U_ICON/U_CMD/iTARGET<11>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X26Y47.F3      net (fanout=17)       2.242   icon_instance/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X26Y47.X       Tilo                  0.660   icon_instance/U0/U_ICON/iCOMMAND_SEL<10>
                                                       icon_instance/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT
    SLICE_X21Y38.G2      net (fanout=2)        1.118   icon_instance/U0/U_ICON/iCOMMAND_SEL<10>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y24.SR       net (fanout=10)       2.532   control0<14>
    SLICE_X3Y24.CLK      Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<2>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.525ns (2.633ns logic, 5.892ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.763ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.237ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y61.XQ      Tcko                  0.514   icon_instance/U0/U_ICON/iCORE_ID<1>
                                                       icon_instance/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X40Y60.G2      net (fanout=5)        0.627   icon_instance/U0/U_ICON/iCORE_ID<1>
    SLICE_X40Y60.Y       Tilo                  0.660   icon_instance/U0/U_ICON/iCORE_ID_SEL<15>
                                                       icon_instance/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X21Y38.G4      net (fanout=29)       2.498   icon_instance/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X21Y38.Y       Tilo                  0.612   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/highAddr_ce
                                                       icon_instance/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE
    SLICE_X3Y24.SR       net (fanout=10)       2.532   control0<14>
    SLICE_X3Y24.CLK      Tsrck                 0.794   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<2>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.237ns (2.580ns logic, 5.657ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X26Y24.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y24.XQ      Tcko                  0.412   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X26Y24.BY      net (fanout=1)        0.329   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X26Y24.CLK     Tdh         (-Th)     0.110   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<0>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X25Y23.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y23.YQ      Tcko                  0.409   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X25Y23.BX      net (fanout=1)        0.317   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X25Y23.CLK     Tckdi       (-Th)    -0.080   ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<14>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAMB16_X0Y2.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[11].U_FDRE (FF)
  Destination:          ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.811ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[11].U_FDRE to ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y29.YQ       Tcko                  0.409   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<12>
                                                       ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.I_RDADDR/U_HC/G[11].U_FDRE
    RAMB16_X0Y2.ADDRA11  net (fanout=5)        0.516   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/RD_ADDR<13>
    RAMB16_X0Y2.CLKA     Tbcka       (-Th)     0.114   ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i
                                                       ila_instance/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[2].U_BRAM/ram_rt1_s1_s32_if.ram_rt1_s1_s32_i.A
    -------------------------------------------------  ---------------------------
    Total                                      0.811ns (0.295ns logic, 0.516ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X29Y22.SR
  Clock network: ila_instance/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: ila_instance/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: ila_instance/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X29Y22.SR
  Clock network: ila_instance/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: ila_instance/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: ila_instance/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X28Y36.SR
  Clock network: ila_instance/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3391 paths, 0 nets, and 1004 connections

Design statistics:
   Minimum period:  12.771ns{1}   (Maximum frequency:  78.302MHz)
   Maximum path delay from/to any node:   5.974ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 19 17:24:07 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



