[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BitSelect/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BitSelect/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<171> s<170> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<21> s<3> l<1:1> el<1:7>
n<alert_sender> u<3> t<StringConst> p<21> s<18> l<1:8> el<1:20>
n<> u<4> t<IntVec_TypeBit> p<5> l<3:13> el<3:16>
n<> u<5> t<Data_type> p<6> c<4> l<3:13> el<3:16>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<3:13> el<3:16>
n<AsyncOn> u<7> t<StringConst> p<14> s<13> l<3:17> el<3:24>
n<> u<8> t<Number_1Tickb0> p<9> l<3:27> el<3:31>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:27> el<3:31>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:27> el<3:31>
n<> u<11> t<Constant_expression> p<12> c<10> l<3:27> el<3:31>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<3:27> el<3:31>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<3:27> el<3:31>
n<> u<14> t<Param_assignment> p<15> c<7> l<3:17> el<3:31>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<3:17> el<3:31>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<3:3> el<3:31>
n<> u<17> t<Parameter_port_declaration> p<18> c<16> l<3:3> el<3:31>
n<> u<18> t<Parameter_port_list> p<21> c<17> s<20> l<2:1> el<4:2>
n<> u<19> t<Port> p<20> l<4:4> el<4:4>
n<> u<20> t<List_of_ports> p<21> c<19> l<4:3> el<4:5>
n<> u<21> t<Module_nonansi_header> p<23> c<2> s<22> l<1:1> el<4:6>
n<> u<22> t<ENDMODULE> p<23> l<5:1> el<5:10>
n<> u<23> t<Module_declaration> p<24> c<21> l<1:1> el<5:10>
n<> u<24> t<Description> p<170> c<23> s<169> l<1:1> el<5:10>
n<module> u<25> t<Module_keyword> p<29> s<26> l<6:1> el<6:7>
n<dut> u<26> t<StringConst> p<29> s<28> l<6:8> el<6:11>
n<> u<27> t<Port> p<28> l<6:12> el<6:12>
n<> u<28> t<List_of_ports> p<29> c<27> l<6:11> el<6:13>
n<> u<29> t<Module_nonansi_header> p<168> c<25> s<48> l<6:1> el<6:14>
n<> u<30> t<IntegerAtomType_Int> p<31> l<7:11> el<7:14>
n<> u<31> t<Data_type> p<32> c<30> l<7:11> el<7:14>
n<> u<32> t<Data_type_or_implicit> p<42> c<31> s<41> l<7:11> el<7:14>
n<NumAlerts> u<33> t<StringConst> p<40> s<39> l<7:33> el<7:42>
n<3> u<34> t<IntConst> p<35> l<7:45> el<7:46>
n<> u<35> t<Primary_literal> p<36> c<34> l<7:45> el<7:46>
n<> u<36> t<Constant_primary> p<37> c<35> l<7:45> el<7:46>
n<> u<37> t<Constant_expression> p<38> c<36> l<7:45> el<7:46>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<7:45> el<7:46>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<7:45> el<7:46>
n<> u<40> t<Param_assignment> p<41> c<33> l<7:33> el<7:46>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<7:33> el<7:46>
n<> u<42> t<Parameter_declaration> p<43> c<32> l<7:1> el<7:46>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<7:1> el<7:47>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<7:1> el<7:47>
n<> u<45> t<Module_common_item> p<46> c<44> l<7:1> el<7:47>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<7:1> el<7:47>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<7:1> el<7:47>
n<> u<48> t<Module_item> p<168> c<47> s<91> l<7:1> el<7:47>
n<> u<49> t<IntVec_TypeLogic> p<66> s<65> l<8:11> el<8:16>
n<NumAlerts> u<50> t<StringConst> p<51> l<8:18> el<8:27>
n<> u<51> t<Primary_literal> p<52> c<50> l<8:18> el<8:27>
n<> u<52> t<Constant_primary> p<53> c<51> l<8:18> el<8:27>
n<> u<53> t<Constant_expression> p<59> c<52> s<58> l<8:18> el<8:27>
n<1> u<54> t<IntConst> p<55> l<8:28> el<8:29>
n<> u<55> t<Primary_literal> p<56> c<54> l<8:28> el<8:29>
n<> u<56> t<Constant_primary> p<57> c<55> l<8:28> el<8:29>
n<> u<57> t<Constant_expression> p<59> c<56> l<8:28> el<8:29>
n<> u<58> t<BinOp_Minus> p<59> s<57> l<8:27> el<8:28>
n<> u<59> t<Constant_expression> p<64> c<53> s<63> l<8:18> el<8:29>
n<0> u<60> t<IntConst> p<61> l<8:30> el<8:31>
n<> u<61> t<Primary_literal> p<62> c<60> l<8:30> el<8:31>
n<> u<62> t<Constant_primary> p<63> c<61> l<8:30> el<8:31>
n<> u<63> t<Constant_expression> p<64> c<62> l<8:30> el<8:31>
n<> u<64> t<Constant_range> p<65> c<59> l<8:18> el<8:31>
n<> u<65> t<Packed_dimension> p<66> c<64> l<8:17> el<8:32>
n<> u<66> t<Data_type> p<67> c<49> l<8:11> el<8:32>
n<> u<67> t<Data_type_or_implicit> p<85> c<66> s<84> l<8:11> el<8:32>
n<AlertAsyncOn> u<68> t<StringConst> p<83> s<82> l<8:33> el<8:45>
n<NumAlerts> u<69> t<StringConst> p<70> l<8:49> el<8:58>
n<> u<70> t<Primary_literal> p<71> c<69> l<8:49> el<8:58>
n<> u<71> t<Constant_primary> p<72> c<70> l<8:49> el<8:58>
n<> u<72> t<Constant_expression> p<78> c<71> s<77> l<8:49> el<8:58>
n<> u<73> t<Number_1Tickb1> p<74> l<8:59> el<8:63>
n<> u<74> t<Primary_literal> p<75> c<73> l<8:59> el<8:63>
n<> u<75> t<Constant_primary> p<76> c<74> l<8:59> el<8:63>
n<> u<76> t<Constant_expression> p<77> c<75> l<8:59> el<8:63>
n<> u<77> t<Constant_concatenation> p<78> c<76> l<8:58> el<8:64>
n<> u<78> t<Constant_multiple_concatenation> p<79> c<72> l<8:48> el<8:65>
n<> u<79> t<Constant_primary> p<80> c<78> l<8:48> el<8:65>
n<> u<80> t<Constant_expression> p<81> c<79> l<8:48> el<8:65>
n<> u<81> t<Constant_mintypmax_expression> p<82> c<80> l<8:48> el<8:65>
n<> u<82> t<Constant_param_expression> p<83> c<81> l<8:48> el<8:65>
n<> u<83> t<Param_assignment> p<84> c<68> l<8:33> el<8:65>
n<> u<84> t<List_of_param_assignments> p<85> c<83> l<8:33> el<8:65>
n<> u<85> t<Parameter_declaration> p<86> c<67> l<8:1> el<8:65>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<8:1> el<8:66>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<8:1> el<8:66>
n<> u<88> t<Module_common_item> p<89> c<87> l<8:1> el<8:66>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<8:1> el<8:66>
n<> u<90> t<Non_port_module_item> p<91> c<89> l<8:1> el<8:66>
n<> u<91> t<Module_item> p<168> c<90> s<113> l<8:1> el<8:66>
n<> u<92> t<Data_type_or_implicit> p<107> s<106> l<9:11> el<9:11>
n<res> u<93> t<StringConst> p<105> s<104> l<9:11> el<9:14>
n<AlertAsyncOn> u<94> t<StringConst> p<101> s<100> l<9:18> el<9:30>
n<0> u<95> t<IntConst> p<96> l<9:31> el<9:32>
n<> u<96> t<Primary_literal> p<97> c<95> l<9:31> el<9:32>
n<> u<97> t<Constant_primary> p<98> c<96> l<9:31> el<9:32>
n<> u<98> t<Constant_expression> p<99> c<97> l<9:31> el<9:32>
n<> u<99> t<Constant_bit_select> p<100> c<98> l<9:30> el<9:33>
n<> u<100> t<Constant_select> p<101> c<99> l<9:30> el<9:33>
n<> u<101> t<Constant_primary> p<102> c<94> l<9:18> el<9:33>
n<> u<102> t<Constant_expression> p<103> c<101> l<9:18> el<9:33>
n<> u<103> t<Constant_mintypmax_expression> p<104> c<102> l<9:18> el<9:33>
n<> u<104> t<Constant_param_expression> p<105> c<103> l<9:18> el<9:33>
n<> u<105> t<Param_assignment> p<106> c<93> l<9:11> el<9:33>
n<> u<106> t<List_of_param_assignments> p<107> c<105> l<9:11> el<9:33>
n<> u<107> t<Parameter_declaration> p<108> c<92> l<9:1> el<9:33>
n<> u<108> t<Package_or_generate_item_declaration> p<109> c<107> l<9:1> el<9:34>
n<> u<109> t<Module_or_generate_item_declaration> p<110> c<108> l<9:1> el<9:34>
n<> u<110> t<Module_common_item> p<111> c<109> l<9:1> el<9:34>
n<> u<111> t<Module_or_generate_item> p<112> c<110> l<9:1> el<9:34>
n<> u<112> t<Non_port_module_item> p<113> c<111> l<9:1> el<9:34>
n<> u<113> t<Module_item> p<168> c<112> s<166> l<9:1> el<9:34>
n<i> u<114> t<StringConst> p<119> s<118> l<10:13> el<10:14>
n<0> u<115> t<IntConst> p<116> l<10:17> el<10:18>
n<> u<116> t<Primary_literal> p<117> c<115> l<10:17> el<10:18>
n<> u<117> t<Constant_primary> p<118> c<116> l<10:17> el<10:18>
n<> u<118> t<Constant_expression> p<119> c<117> l<10:17> el<10:18>
n<> u<119> t<Genvar_initialization> p<162> c<114> s<129> l<10:6> el<10:18>
n<i> u<120> t<StringConst> p<121> l<10:20> el<10:21>
n<> u<121> t<Primary_literal> p<122> c<120> l<10:20> el<10:21>
n<> u<122> t<Constant_primary> p<123> c<121> l<10:20> el<10:21>
n<> u<123> t<Constant_expression> p<129> c<122> s<128> l<10:20> el<10:21>
n<NumAlerts> u<124> t<StringConst> p<125> l<10:24> el<10:33>
n<> u<125> t<Primary_literal> p<126> c<124> l<10:24> el<10:33>
n<> u<126> t<Constant_primary> p<127> c<125> l<10:24> el<10:33>
n<> u<127> t<Constant_expression> p<129> c<126> l<10:24> el<10:33>
n<> u<128> t<BinOp_Less> p<129> s<127> l<10:22> el<10:23>
n<> u<129> t<Constant_expression> p<162> c<123> s<132> l<10:20> el<10:33>
n<i> u<130> t<StringConst> p<132> s<131> l<10:35> el<10:36>
n<> u<131> t<IncDec_PlusPlus> p<132> l<10:36> el<10:38>
n<> u<132> t<Genvar_iteration> p<162> c<130> s<161> l<10:35> el<10:38>
n<gen_alert_tx> u<133> t<StringConst> p<160> s<158> l<10:47> el<10:59>
n<alert_sender> u<134> t<StringConst> p<156> s<150> l<11:3> el<11:15>
n<AsyncOn> u<135> t<StringConst> p<148> s<147> l<12:6> el<12:13>
n<AlertAsyncOn> u<136> t<StringConst> p<143> s<142> l<12:14> el<12:26>
n<i> u<137> t<StringConst> p<138> l<12:27> el<12:28>
n<> u<138> t<Primary_literal> p<139> c<137> l<12:27> el<12:28>
n<> u<139> t<Primary> p<140> c<138> l<12:27> el<12:28>
n<> u<140> t<Expression> p<141> c<139> l<12:27> el<12:28>
n<> u<141> t<Bit_select> p<142> c<140> l<12:26> el<12:29>
n<> u<142> t<Select> p<143> c<141> l<12:26> el<12:29>
n<> u<143> t<Complex_func_call> p<144> c<136> l<12:14> el<12:29>
n<> u<144> t<Primary> p<145> c<143> l<12:14> el<12:29>
n<> u<145> t<Expression> p<146> c<144> l<12:14> el<12:29>
n<> u<146> t<Mintypmax_expression> p<147> c<145> l<12:14> el<12:29>
n<> u<147> t<Param_expression> p<148> c<146> l<12:14> el<12:29>
n<> u<148> t<Named_parameter_assignment> p<149> c<135> l<12:5> el<12:30>
n<> u<149> t<List_of_parameter_assignments> p<150> c<148> l<12:5> el<12:30>
n<> u<150> t<Parameter_value_assignment> p<156> c<149> s<155> l<11:16> el<13:4>
n<i_alert_sender> u<151> t<StringConst> p<152> l<13:5> el<13:19>
n<> u<152> t<Name_of_instance> p<155> c<151> s<154> l<13:5> el<13:19>
n<> u<153> t<Ordered_port_connection> p<154> l<13:21> el<13:21>
n<> u<154> t<List_of_port_connections> p<155> c<153> l<13:21> el<13:21>
n<> u<155> t<Hierarchical_instance> p<156> c<152> l<13:5> el<13:22>
n<> u<156> t<Module_instantiation> p<157> c<134> l<11:3> el<13:23>
n<> u<157> t<Module_or_generate_item> p<158> c<156> l<11:3> el<13:23>
n<> u<158> t<Generate_item> p<160> c<157> s<159> l<11:3> el<13:23>
n<> u<159> t<END> p<160> l<14:1> el<14:4>
n<> u<160> t<Generate_begin_end_block> p<161> c<133> l<10:40> el<14:4>
n<> u<161> t<Generate_item> p<162> c<160> l<10:40> el<14:4>
n<> u<162> t<Loop_generate_construct> p<163> c<119> l<10:1> el<14:4>
n<> u<163> t<Module_common_item> p<164> c<162> l<10:1> el<14:4>
n<> u<164> t<Module_or_generate_item> p<165> c<163> l<10:1> el<14:4>
n<> u<165> t<Non_port_module_item> p<166> c<164> l<10:1> el<14:4>
n<> u<166> t<Module_item> p<168> c<165> s<167> l<10:1> el<14:4>
n<> u<167> t<ENDMODULE> p<168> l<15:1> el<15:10>
n<> u<168> t<Module_declaration> p<169> c<29> l<6:1> el<15:10>
n<> u<169> t<Description> p<170> c<168> l<6:1> el<15:10>
n<> u<170> t<Source_text> p<171> c<24> l<1:1> el<15:10>
n<> u<171> t<Top_level_rule> c<1> l<1:1> el<16:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelect/dut.sv:1:1: No timescale set for "alert_sender".

[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelect/dut.sv:6:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/BitSelect/dut.sv:1:1: Compile module "work@alert_sender".

[INF:CP0303] ${SURELOG_DIR}/tests/BitSelect/dut.sv:6:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/BitSelect/dut.sv:10:40: Compile generate block "work@dut.gen_alert_tx[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/BitSelect/dut.sv:10:40: Compile generate block "work@dut.gen_alert_tx[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/BitSelect/dut.sv:10:40: Compile generate block "work@dut.gen_alert_tx[2]".

[NTE:EL0503] ${SURELOG_DIR}/tests/BitSelect/dut.sv:6:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
bit_select                                             5
bit_typespec                                           4
constant                                              57
design                                                 1
gen_for                                                1
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                          13
int_var                                                2
logic_net                                              1
logic_typespec                                         6
module_inst                                           11
named_begin                                            1
operation                                             12
param_assign                                          10
parameter                                             13
range                                                  6
ref_module                                             4
ref_obj                                                6
ref_typespec                                          32
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
bit_select                                             5
bit_typespec                                           4
constant                                              57
design                                                 1
gen_for                                                1
gen_scope                                              9
gen_scope_array                                        9
int_typespec                                          13
int_var                                                2
logic_net                                              1
logic_typespec                                         6
module_inst                                           14
named_begin                                            1
operation                                             12
param_assign                                          13
parameter                                             13
range                                                  6
ref_module                                             4
ref_obj                                                6
ref_typespec                                          41
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BitSelect/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BitSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@alert_sender (work@alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@alert_sender
  |vpiParameter:
  \_parameter: (work@alert_sender.AsyncOn), line:3:17, endln:3:24
    |vpiParent:
    \_module_inst: work@alert_sender (work@alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:1:1, endln:5:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@alert_sender.AsyncOn)
      |vpiParent:
      \_parameter: (work@alert_sender.AsyncOn), line:3:17, endln:3:24
      |vpiFullName:work@alert_sender.AsyncOn
      |vpiActual:
      \_bit_typespec: , line:3:13, endln:3:16
    |vpiName:AsyncOn
    |vpiFullName:work@alert_sender.AsyncOn
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:31
    |vpiParent:
    \_module_inst: work@alert_sender (work@alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:3:27, endln:3:31
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:31
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@alert_sender)
        |vpiParent:
        \_constant: , line:3:27, endln:3:31
        |vpiFullName:work@alert_sender
        |vpiActual:
        \_bit_typespec: , line:3:13, endln:3:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiDefName:work@alert_sender
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@dut.NumAlerts)
      |vpiParent:
      \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
      |vpiFullName:work@dut.NumAlerts
      |vpiActual:
      \_int_typespec: , line:7:11, endln:7:14
    |vpiSigned:1
    |vpiName:NumAlerts
    |vpiFullName:work@dut.NumAlerts
  |vpiParameter:
  \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.AlertAsyncOn)
      |vpiParent:
      \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
      |vpiFullName:work@dut.AlertAsyncOn
      |vpiActual:
      \_logic_typespec: , line:8:11, endln:8:32
    |vpiName:AlertAsyncOn
    |vpiFullName:work@dut.AlertAsyncOn
  |vpiParameter:
  \_parameter: (work@dut.res), line:9:11, endln:9:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiName:res
    |vpiFullName:work@dut.res
  |vpiParamAssign:
  \_param_assign: , line:7:33, endln:7:46
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiRhs:
    \_constant: , line:7:45, endln:7:46
      |vpiParent:
      \_param_assign: , line:7:33, endln:7:46
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:7:45, endln:7:46
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:7:11, endln:7:14
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
  |vpiParamAssign:
  \_param_assign: , line:8:33, endln:8:65
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiRhs:
    \_operation: , line:8:48, endln:8:65
      |vpiParent:
      \_param_assign: , line:8:33, endln:8:65
      |vpiOpType:34
      |vpiOperand:
      \_ref_obj: (work@dut.NumAlerts), line:8:49, endln:8:58
        |vpiParent:
        \_operation: , line:8:48, endln:8:65
        |vpiName:NumAlerts
        |vpiFullName:work@dut.NumAlerts
      |vpiOperand:
      \_operation: , line:8:58, endln:8:64
        |vpiParent:
        \_operation: , line:8:48, endln:8:65
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:8:59, endln:8:63
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
  |vpiParamAssign:
  \_param_assign: , line:9:11, endln:9:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiRhs:
    \_bit_select: (work@dut.AlertAsyncOn), line:9:18, endln:9:33
      |vpiParent:
      \_param_assign: , line:9:11, endln:9:33
      |vpiName:AlertAsyncOn
      |vpiFullName:work@dut.AlertAsyncOn
      |vpiIndex:
      \_constant: , line:9:31, endln:9:32
        |vpiParent:
        \_bit_select: (work@dut.AlertAsyncOn), line:9:18, endln:9:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.res), line:9:11, endln:9:14
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.i), line:10:20, endln:10:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiName:i
    |vpiFullName:work@dut.i
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiForInitStmt:
    \_assign_stmt: , line:10:6, endln:10:18
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:10:17, endln:10:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@dut.i), line:10:13, endln:10:14
        |vpiParent:
        \_assign_stmt: , line:10:6, endln:10:18
        |vpiTypespec:
        \_ref_typespec: (work@dut.i)
          |vpiParent:
          \_int_var: (work@dut.i), line:10:13, endln:10:14
          |vpiFullName:work@dut.i
          |vpiActual:
          \_int_typespec: 
        |vpiName:i
        |vpiFullName:work@dut.i
    |vpiCondition:
    \_operation: , line:10:20, endln:10:33
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@dut.i), line:10:20, endln:10:21
        |vpiParent:
        \_operation: , line:10:20, endln:10:33
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_logic_net: (work@dut.i), line:10:20, endln:10:21
      |vpiOperand:
      \_ref_obj: (work@dut.NumAlerts), line:10:24, endln:10:33
        |vpiParent:
        \_operation: , line:10:20, endln:10:33
        |vpiName:NumAlerts
        |vpiFullName:work@dut.NumAlerts
    |vpiForIncStmt:
    \_operation: , line:10:35, endln:10:36
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@dut.i)
        |vpiParent:
        \_gen_for: 
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_logic_net: (work@dut.i), line:10:20, endln:10:21
    |vpiStmt:
    \_named_begin: (work@dut.gen_alert_tx)
      |vpiParent:
      \_gen_for: 
      |vpiName:gen_alert_tx
      |vpiFullName:work@dut.gen_alert_tx
      |vpiStmt:
      \_ref_module: work@alert_sender (i_alert_sender), line:13:5, endln:13:19
        |vpiParent:
        \_named_begin: (work@dut.gen_alert_tx)
        |vpiName:i_alert_sender
        |vpiDefName:work@alert_sender
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |UINT:3
    |vpiTypespec:
    \_ref_typespec: (work@dut.NumAlerts)
      |vpiParent:
      \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
      |vpiFullName:work@dut.NumAlerts
      |vpiActual:
      \_int_typespec: , line:7:11, endln:7:14
    |vpiSigned:1
    |vpiName:NumAlerts
    |vpiFullName:work@dut.NumAlerts
  |vpiParameter:
  \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiTypespec:
    \_ref_typespec: (work@dut.AlertAsyncOn)
      |vpiParent:
      \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
      |vpiFullName:work@dut.AlertAsyncOn
      |vpiActual:
      \_logic_typespec: , line:8:11, endln:8:32
    |vpiName:AlertAsyncOn
    |vpiFullName:work@dut.AlertAsyncOn
  |vpiParameter:
  \_parameter: (work@dut.res), line:9:11, endln:9:14
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiName:res
    |vpiFullName:work@dut.res
  |vpiParamAssign:
  \_param_assign: , line:7:33, endln:7:46
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiRhs:
    \_constant: , line:7:45, endln:7:46
      |vpiParent:
      \_param_assign: , line:7:33, endln:7:46
      |vpiDecompile:3
      |vpiSize:32
      |UINT:3
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:7:45, endln:7:46
        |vpiFullName:work@dut
        |vpiActual:
        \_int_typespec: , line:7:11, endln:7:14
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
  |vpiParamAssign:
  \_param_assign: , line:8:33, endln:8:65
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiRhs:
    \_constant: , line:8:48, endln:8:65
      |vpiParent:
      \_param_assign: , line:8:33, endln:8:65
      |vpiDecompile:3'b111
      |vpiSize:3
      |BIN:111
      |vpiTypespec:
      \_ref_typespec: (work@dut)
        |vpiParent:
        \_constant: , line:8:48, endln:8:65
        |vpiFullName:work@dut
        |vpiActual:
        \_logic_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
  |vpiParamAssign:
  \_param_assign: , line:9:11, endln:9:33
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiRhs:
    \_constant: , line:9:18, endln:9:33
      |vpiParent:
      \_param_assign: , line:9:11, endln:9:33
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.res), line:9:11, endln:9:14
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiName:gen_alert_tx[0]
    |vpiFullName:work@dut.gen_alert_tx[0]
    |vpiGenScope:
    \_gen_scope: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
      |vpiParent:
      \_gen_scope_array: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
      |vpiFullName:work@dut.gen_alert_tx[0]
      |vpiParameter:
      \_parameter: (work@dut.gen_alert_tx[0].i), line:10:0
        |vpiParent:
        \_gen_scope: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
        |UINT:0
        |vpiTypespec:
        \_ref_typespec: (work@dut.gen_alert_tx[0].i)
          |vpiParent:
          \_parameter: (work@dut.gen_alert_tx[0].i), line:10:0
          |vpiFullName:work@dut.gen_alert_tx[0].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@dut.gen_alert_tx[0].i
      |vpiModule:
      \_module_inst: work@alert_sender (work@dut.gen_alert_tx[0].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
        |vpiParent:
        \_gen_scope: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
        |vpiName:i_alert_sender
        |vpiFullName:work@dut.gen_alert_tx[0].i_alert_sender
        |vpiParameter:
        \_parameter: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn), line:3:17, endln:3:24
          |vpiParent:
          \_param_assign: , line:3:17, endln:3:31
          |BIN:0
          |vpiTypespec:
          \_ref_typespec: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn)
            |vpiParent:
            \_parameter: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn), line:3:17, endln:3:24
            |vpiFullName:work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn
            |vpiActual:
            \_bit_typespec: , line:3:13, endln:3:16
          |vpiName:AsyncOn
          |vpiFullName:work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn
        |vpiParamAssign:
        \_param_assign: , line:3:17, endln:3:31
          |vpiParent:
          \_module_inst: work@alert_sender (work@dut.gen_alert_tx[0].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:3:27, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:17, endln:3:31
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiTypespec:
            \_ref_typespec: (work@dut.gen_alert_tx[0].i_alert_sender)
              |vpiParent:
              \_constant: , line:3:27, endln:3:31
              |vpiFullName:work@dut.gen_alert_tx[0].i_alert_sender
              |vpiActual:
              \_bit_typespec: , line:3:13, endln:3:16
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn), line:3:17, endln:3:24
        |vpiDefName:work@alert_sender
        |vpiDefFile:${SURELOG_DIR}/tests/BitSelect/dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiName:gen_alert_tx[1]
    |vpiFullName:work@dut.gen_alert_tx[1]
    |vpiGenScope:
    \_gen_scope: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
      |vpiParent:
      \_gen_scope_array: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
      |vpiFullName:work@dut.gen_alert_tx[1]
      |vpiParameter:
      \_parameter: (work@dut.gen_alert_tx[1].i), line:10:0
        |vpiParent:
        \_gen_scope: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
        |UINT:1
        |vpiTypespec:
        \_ref_typespec: (work@dut.gen_alert_tx[1].i)
          |vpiParent:
          \_parameter: (work@dut.gen_alert_tx[1].i), line:10:0
          |vpiFullName:work@dut.gen_alert_tx[1].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@dut.gen_alert_tx[1].i
      |vpiModule:
      \_module_inst: work@alert_sender (work@dut.gen_alert_tx[1].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
        |vpiParent:
        \_gen_scope: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
        |vpiName:i_alert_sender
        |vpiFullName:work@dut.gen_alert_tx[1].i_alert_sender
        |vpiParameter:
        \_parameter: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn), line:3:17, endln:3:24
          |vpiParent:
          \_param_assign: , line:3:17, endln:3:31
          |BIN:0
          |vpiTypespec:
          \_ref_typespec: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn)
            |vpiParent:
            \_parameter: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn), line:3:17, endln:3:24
            |vpiFullName:work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn
            |vpiActual:
            \_bit_typespec: , line:3:13, endln:3:16
          |vpiName:AsyncOn
          |vpiFullName:work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn
        |vpiParamAssign:
        \_param_assign: , line:3:17, endln:3:31
          |vpiParent:
          \_module_inst: work@alert_sender (work@dut.gen_alert_tx[1].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:3:27, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:17, endln:3:31
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiTypespec:
            \_ref_typespec: (work@dut.gen_alert_tx[1].i_alert_sender)
              |vpiParent:
              \_constant: , line:3:27, endln:3:31
              |vpiFullName:work@dut.gen_alert_tx[1].i_alert_sender
              |vpiActual:
              \_bit_typespec: , line:3:13, endln:3:16
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn), line:3:17, endln:3:24
        |vpiDefName:work@alert_sender
        |vpiDefFile:${SURELOG_DIR}/tests/BitSelect/dut.sv
        |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
    |vpiName:gen_alert_tx[2]
    |vpiFullName:work@dut.gen_alert_tx[2]
    |vpiGenScope:
    \_gen_scope: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
      |vpiParent:
      \_gen_scope_array: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
      |vpiFullName:work@dut.gen_alert_tx[2]
      |vpiParameter:
      \_parameter: (work@dut.gen_alert_tx[2].i), line:10:0
        |vpiParent:
        \_gen_scope: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
        |UINT:2
        |vpiTypespec:
        \_ref_typespec: (work@dut.gen_alert_tx[2].i)
          |vpiParent:
          \_parameter: (work@dut.gen_alert_tx[2].i), line:10:0
          |vpiFullName:work@dut.gen_alert_tx[2].i
          |vpiActual:
          \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:i
        |vpiFullName:work@dut.gen_alert_tx[2].i
      |vpiModule:
      \_module_inst: work@alert_sender (work@dut.gen_alert_tx[2].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
        |vpiParent:
        \_gen_scope: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
        |vpiName:i_alert_sender
        |vpiFullName:work@dut.gen_alert_tx[2].i_alert_sender
        |vpiParameter:
        \_parameter: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn), line:3:17, endln:3:24
          |vpiParent:
          \_param_assign: , line:3:17, endln:3:31
          |BIN:0
          |vpiTypespec:
          \_ref_typespec: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn)
            |vpiParent:
            \_parameter: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn), line:3:17, endln:3:24
            |vpiFullName:work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn
            |vpiActual:
            \_bit_typespec: , line:3:13, endln:3:16
          |vpiName:AsyncOn
          |vpiFullName:work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn
        |vpiParamAssign:
        \_param_assign: , line:3:17, endln:3:31
          |vpiParent:
          \_module_inst: work@alert_sender (work@dut.gen_alert_tx[2].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
          |vpiOverriden:1
          |vpiRhs:
          \_constant: , line:3:27, endln:3:31
            |vpiParent:
            \_param_assign: , line:3:17, endln:3:31
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiTypespec:
            \_ref_typespec: (work@dut.gen_alert_tx[2].i_alert_sender)
              |vpiParent:
              \_constant: , line:3:27, endln:3:31
              |vpiFullName:work@dut.gen_alert_tx[2].i_alert_sender
              |vpiActual:
              \_bit_typespec: , line:3:13, endln:3:16
            |vpiConstType:3
          |vpiLhs:
          \_parameter: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn), line:3:17, endln:3:24
        |vpiDefName:work@alert_sender
        |vpiDefFile:${SURELOG_DIR}/tests/BitSelect/dut.sv
        |vpiDefLineNo:1
\_weaklyReferenced:
\_bit_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@alert_sender.AsyncOn), line:3:17, endln:3:24
\_int_typespec: , line:7:11, endln:7:14
  |vpiParent:
  \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
  |vpiSigned:1
\_logic_typespec: , line:8:11, endln:8:32
  |vpiParent:
  \_parameter: (work@dut.AlertAsyncOn), line:8:33, endln:8:45
  |vpiRange:
  \_range: , line:8:17, endln:8:32
    |vpiParent:
    \_logic_typespec: , line:8:11, endln:8:32
    |vpiLeftRange:
    \_operation: , line:8:18, endln:8:29
      |vpiParent:
      \_range: , line:8:17, endln:8:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@dut.AlertAsyncOn.NumAlerts), line:8:18, endln:8:27
        |vpiParent:
        \_operation: , line:8:18, endln:8:29
        |vpiName:NumAlerts
        |vpiFullName:work@dut.AlertAsyncOn.NumAlerts
      |vpiOperand:
      \_constant: , line:8:28, endln:8:29
        |vpiParent:
        \_operation: , line:8:18, endln:8:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:30, endln:8:31
      |vpiParent:
      \_range: , line:8:17, endln:8:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_param_assign: , line:3:17, endln:3:31
  |vpiParent:
  \_module_inst: work@alert_sender (work@dut.gen_alert_tx[0].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:27, endln:3:31
  |vpiLhs:
  \_parameter: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn), line:3:17, endln:3:24
\_param_assign: , line:3:17, endln:3:31
  |vpiParent:
  \_module_inst: work@alert_sender (work@dut.gen_alert_tx[1].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:27, endln:3:31
  |vpiLhs:
  \_parameter: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn), line:3:17, endln:3:24
\_logic_typespec: 
  |vpiRange:
  \_range: 
    |vpiParent:
    \_logic_typespec: 
    |vpiLeftRange:
    \_constant: 
      |UINT:2
    |vpiRightRange:
    \_constant: 
      |UINT:0
\_param_assign: , line:3:17, endln:3:31
  |vpiParent:
  \_module_inst: work@alert_sender (work@dut.gen_alert_tx[2].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
  |vpiOverriden:1
  |vpiRhs:
  \_constant: , line:3:27, endln:3:31
  |vpiLhs:
  \_parameter: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn), line:3:17, endln:3:24
\_int_typespec: , line:7:11, endln:7:14
  |vpiParent:
  \_ref_typespec: (work@dut.NumAlerts)
  |vpiSigned:1
\_logic_typespec: , line:8:11, endln:8:32
  |vpiParent:
  \_ref_typespec: (work@dut.AlertAsyncOn)
  |vpiRange:
  \_range: , line:8:17, endln:8:32
    |vpiParent:
    \_logic_typespec: , line:8:11, endln:8:32
    |vpiLeftRange:
    \_operation: , line:8:18, endln:8:29
      |vpiParent:
      \_range: , line:8:17, endln:8:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@dut.AlertAsyncOn.NumAlerts), line:8:18, endln:8:27
        |vpiParent:
        \_operation: , line:8:18, endln:8:29
        |vpiName:NumAlerts
        |vpiFullName:work@dut.AlertAsyncOn.NumAlerts
        |vpiActual:
        \_parameter: (work@dut.NumAlerts), line:7:33, endln:7:42
      |vpiOperand:
      \_constant: , line:8:28, endln:8:29
        |vpiParent:
        \_operation: , line:8:18, endln:8:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:30, endln:8:31
      |vpiParent:
      \_range: , line:8:17, endln:8:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
\_module_inst: work@alert_sender (work@dut.gen_alert_tx[0].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
  |vpiParent:
  \_gen_scope: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
  |vpiName:i_alert_sender
  |vpiFullName:work@dut.gen_alert_tx[0].i_alert_sender
  |vpiParameter:
  \_parameter: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:31
  |vpiDefName:work@alert_sender
  |vpiDefFile:${SURELOG_DIR}/tests/BitSelect/dut.sv
  |vpiDefLineNo:1
\_gen_scope: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
  |vpiParent:
  \_gen_scope_array: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
  |vpiFullName:work@dut.gen_alert_tx[0]
  |vpiParameter:
  \_parameter: (work@dut.gen_alert_tx[0].i), line:10:0
  |vpiModule:
  \_module_inst: work@alert_sender (work@dut.gen_alert_tx[0].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
\_gen_scope_array: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
  |vpiName:gen_alert_tx[0]
  |vpiFullName:work@dut.gen_alert_tx[0]
  |vpiGenScope:
  \_gen_scope: (work@dut.gen_alert_tx[0]), line:10:40, endln:14:4
\_bit_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_ref_typespec: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn)
\_ref_typespec: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn)
  |vpiParent:
  \_parameter: (work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiFullName:work@dut.gen_alert_tx[0].i_alert_sender.AsyncOn
  |vpiActual:
  \_bit_typespec: , line:3:13, endln:3:16
\_int_typespec: 
\_module_inst: work@alert_sender (work@dut.gen_alert_tx[1].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
  |vpiParent:
  \_gen_scope: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
  |vpiName:i_alert_sender
  |vpiFullName:work@dut.gen_alert_tx[1].i_alert_sender
  |vpiParameter:
  \_parameter: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:31
  |vpiDefName:work@alert_sender
  |vpiDefFile:${SURELOG_DIR}/tests/BitSelect/dut.sv
  |vpiDefLineNo:1
\_gen_scope: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
  |vpiParent:
  \_gen_scope_array: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
  |vpiFullName:work@dut.gen_alert_tx[1]
  |vpiParameter:
  \_parameter: (work@dut.gen_alert_tx[1].i), line:10:0
  |vpiModule:
  \_module_inst: work@alert_sender (work@dut.gen_alert_tx[1].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
\_gen_scope_array: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
  |vpiName:gen_alert_tx[1]
  |vpiFullName:work@dut.gen_alert_tx[1]
  |vpiGenScope:
  \_gen_scope: (work@dut.gen_alert_tx[1]), line:10:40, endln:14:4
\_bit_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_ref_typespec: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn)
\_ref_typespec: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn)
  |vpiParent:
  \_parameter: (work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiFullName:work@dut.gen_alert_tx[1].i_alert_sender.AsyncOn
  |vpiActual:
  \_bit_typespec: , line:3:13, endln:3:16
\_int_typespec: 
\_module_inst: work@alert_sender (work@dut.gen_alert_tx[2].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
  |vpiParent:
  \_gen_scope: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
  |vpiName:i_alert_sender
  |vpiFullName:work@dut.gen_alert_tx[2].i_alert_sender
  |vpiParameter:
  \_parameter: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:31
  |vpiDefName:work@alert_sender
  |vpiDefFile:${SURELOG_DIR}/tests/BitSelect/dut.sv
  |vpiDefLineNo:1
\_gen_scope: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
  |vpiParent:
  \_gen_scope_array: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
  |vpiFullName:work@dut.gen_alert_tx[2]
  |vpiParameter:
  \_parameter: (work@dut.gen_alert_tx[2].i), line:10:0
  |vpiModule:
  \_module_inst: work@alert_sender (work@dut.gen_alert_tx[2].i_alert_sender), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:11:3, endln:13:23
\_gen_scope_array: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
  |vpiParent:
  \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/BitSelect/dut.sv, line:6:1, endln:15:10
  |vpiName:gen_alert_tx[2]
  |vpiFullName:work@dut.gen_alert_tx[2]
  |vpiGenScope:
  \_gen_scope: (work@dut.gen_alert_tx[2]), line:10:40, endln:14:4
\_bit_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_ref_typespec: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn)
\_ref_typespec: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn)
  |vpiParent:
  \_parameter: (work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn), line:3:17, endln:3:24
  |vpiFullName:work@dut.gen_alert_tx[2].i_alert_sender.AsyncOn
  |vpiActual:
  \_bit_typespec: , line:3:13, endln:3:16
\_int_typespec: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/BitSelect/dut.sv | ${SURELOG_DIR}/build/regression/BitSelect/roundtrip/dut_000.sv | 8 | 15 |