// Seed: 3689031766
module module_0 ();
  initial id_1 = 1;
  wire id_2;
  logic [7:0][1 'b0] id_3;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  reg id_2, id_3;
  pullup (weak1) ((1'b0), 1'b0, id_2, 1, $display, id_2, id_1, 1'b0 ^ id_2, id_2, 1, id_4, id_2);
  always_comb id_1 <= 1'b0;
  id_5 :
  assert property (@(posedge (id_3) or posedge id_2 or 1) 1) id_2 <= !1;
  wire id_6, id_7, id_8;
  module_0();
endmodule
