<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>drivers/gpio/include/reg_gio.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_999ea29f6fe13f1ec5dc080b8071f0d8.html">gpio</a></li><li class="navelem"><a class="el" href="dir_7b24d9cbb951d20a5e20f974b1584a18.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">reg_gio.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This file gives register definitions of MSS_GIO module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_i_o_port_regs__t.html">GIOPortRegs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port Registers.  <a href="struct_g_i_o_port_regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_i_o_regs__t.html">GIORegs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module MSS_GIO Register Definition.  <a href="struct_g_i_o_regs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa872a241ac10370af17324b6dd5d85d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa872a241ac10370af17324b6dd5d85d6">GPIO_MAX_INTERRUPT_PORT</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gaa872a241ac10370af17324b6dd5d85d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only Ports A, B, C and D are capable of interrupts. This is a system limit on the GPIO IP Block. <br /></td></tr>
<tr class="separator:gaa872a241ac10370af17324b6dd5d85d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1449ba90eaec5e6144fe4faae21f2e3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1449ba90eaec5e6144fe4faae21f2e3f">GPIO_MAX_PINS_PER_PORT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga1449ba90eaec5e6144fe4faae21f2e3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the maximum number of pins per GPIO port This is a system limit on the GPIO IP Block. <br /></td></tr>
<tr class="separator:ga1449ba90eaec5e6144fe4faae21f2e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7eb6e4d70a8120c55319816c7c94a73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab7eb6e4d70a8120c55319816c7c94a73">GPIO_MAX_INTERRUPT</a>&#160;&#160;&#160;(<a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa872a241ac10370af17324b6dd5d85d6">GPIO_MAX_INTERRUPT_PORT</a> * <a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1449ba90eaec5e6144fe4faae21f2e3f">GPIO_MAX_PINS_PER_PORT</a>)</td></tr>
<tr class="memdesc:gab7eb6e4d70a8120c55319816c7c94a73"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the maximum number of interrupts which can be supported. Only Ports A, B, C and D are capable of interrupts. Also since each port can have a maximum of 8 pins this is the maximum number of interrupts which can be supported.  <a href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab7eb6e4d70a8120c55319816c7c94a73">More...</a><br /></td></tr>
<tr class="separator:gab7eb6e4d70a8120c55319816c7c94a73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaaeeae1da7d2ea91b8c90db080ca60b76"><td class="memItemLeft" align="right" valign="top">typedef volatile struct <a class="el" href="struct_g_i_o_port_regs__t.html">GIOPortRegs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaaeeae1da7d2ea91b8c90db080ca60b76">GIOPortRegs</a></td></tr>
<tr class="memdesc:gaaeeae1da7d2ea91b8c90db080ca60b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Port Registers.  <a href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaaeeae1da7d2ea91b8c90db080ca60b76">More...</a><br /></td></tr>
<tr class="separator:gaaeeae1da7d2ea91b8c90db080ca60b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8978b72590e74b5a42a3a0e9c3d17437"><td class="memItemLeft" align="right" valign="top">typedef volatile struct <a class="el" href="struct_g_i_o_regs__t.html">GIORegs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8978b72590e74b5a42a3a0e9c3d17437">GIORegs</a></td></tr>
<tr class="memdesc:ga8978b72590e74b5a42a3a0e9c3d17437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module MSS_GIO Register Frame type Definition.  <a href="group___g_p_i_o___d_r_i_v_e_r___i_n_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8978b72590e74b5a42a3a0e9c3d17437">More...</a><br /></td></tr>
<tr class="separator:ga8978b72590e74b5a42a3a0e9c3d17437"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file gives register definitions of MSS_GIO module. </p>
<p>This file is auto-generated on 3/7/2017. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
