

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Fri Mar 13 21:50:52 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        DCT_HLS_Project
* Solution:       solution3
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  894|  894|  895|  895|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	10  / (exitcond_flatten1)
	8  / (!exitcond_flatten1)
8 --> 
	9  / true
9 --> 
	7  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.35ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !13

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @str) nounwind

ST_1: buf_2d_in [1/1] 0.00ns
:3  %buf_2d_in = alloca [64 x i16], align 2

ST_1: buf_2d_out [1/1] 0.00ns
:4  %buf_2d_out = alloca [64 x i16], align 2

ST_1: stg_16 [1/1] 1.35ns
:5  br label %1


 <State 2>: 4.05ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: r_i [1/1] 0.00ns
:1  %r_i = phi i4 [ 0, %0 ], [ %r_i_mid2, %.reset ]

ST_2: c_i [1/1] 0.00ns
:2  %c_i = phi i4 [ 0, %0 ], [ %c, %.reset ]

ST_2: exitcond_flatten [1/1] 1.97ns
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_22 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %read_data.exit, label %.reset

ST_2: exitcond_i [1/1] 1.88ns
.reset:2  %exitcond_i = icmp eq i4 %c_i, -8

ST_2: c_i_mid2 [1/1] 1.37ns
.reset:3  %c_i_mid2 = select i1 %exitcond_i, i4 0, i4 %c_i

ST_2: c [1/1] 0.80ns
.reset:24  %c = add i4 %c_i_mid2, 1


 <State 3>: 6.28ns
ST_3: r [1/1] 0.80ns
.reset:4  %r = add i4 %r_i, 1

ST_3: r_i_mid2 [1/1] 1.37ns
.reset:5  %r_i_mid2 = select i1 %exitcond_i, i4 %r, i4 %r_i

ST_3: tmp [1/1] 0.00ns
.reset:6  %tmp = trunc i4 %r_i_mid2 to i3

ST_3: tmp_i [1/1] 0.00ns
.reset:7  %tmp_i = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp, i3 0)

ST_3: c_i_cast6 [1/1] 0.00ns
.reset:8  %c_i_cast6 = zext i4 %c_i_mid2 to i6

ST_3: tmp_5_i [1/1] 1.72ns
.reset:12  %tmp_5_i = add i6 %c_i_cast6, %tmp_i

ST_3: tmp_6_i [1/1] 0.00ns
.reset:13  %tmp_6_i = zext i6 %tmp_5_i to i64

ST_3: input_addr [1/1] 0.00ns
.reset:14  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %tmp_6_i

ST_3: input_load [2/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2


 <State 4>: 4.78ns
ST_4: stg_35 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str1)

ST_4: empty [1/1] 0.00ns
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_4: stg_37 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

ST_4: tmp_12_i [1/1] 0.00ns
.reset:10  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

ST_4: stg_39 [1/1] 0.00ns
.reset:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_4: input_load [1/2] 2.39ns
.reset:15  %input_load = load i16* %input_addr, align 2

ST_4: tmp_7_i_trn_cast [1/1] 0.00ns
.reset:16  %tmp_7_i_trn_cast = zext i4 %c_i_mid2 to i8

ST_4: tmp_1 [1/1] 0.00ns
.reset:17  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i_mid2, i3 0)

ST_4: p_addr_cast [1/1] 0.00ns
.reset:18  %p_addr_cast = zext i7 %tmp_1 to i8

ST_4: p_addr1 [1/1] 1.72ns
.reset:19  %p_addr1 = add i8 %p_addr_cast, %tmp_7_i_trn_cast

ST_4: tmp_2 [1/1] 0.00ns
.reset:20  %tmp_2 = zext i8 %p_addr1 to i64

ST_4: buf_2d_in_addr [1/1] 0.00ns
.reset:21  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %tmp_2

ST_4: stg_47 [1/1] 2.39ns
.reset:22  store i16 %input_load, i16* %buf_2d_in_addr, align 2

ST_4: empty_15 [1/1] 0.00ns
.reset:23  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_12_i) nounwind

ST_4: stg_49 [1/1] 0.00ns
.reset:25  br label %1


 <State 5>: 0.00ns
ST_5: stg_50 [2/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind


 <State 6>: 1.35ns
ST_6: stg_51 [1/2] 0.00ns
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* nocapture %buf_2d_in, [64 x i16]* nocapture %buf_2d_out) nounwind

ST_6: stg_52 [1/1] 1.35ns
read_data.exit:1  br label %2


 <State 7>: 4.05ns
ST_7: indvar_flatten1 [1/1] 0.00ns
:0  %indvar_flatten1 = phi i7 [ 0, %read_data.exit ], [ %indvar_flatten_next1, %.reset10 ]

ST_7: r_i2 [1/1] 0.00ns
:1  %r_i2 = phi i4 [ 0, %read_data.exit ], [ %r_i2_mid2, %.reset10 ]

ST_7: c_i6 [1/1] 0.00ns
:2  %c_i6 = phi i4 [ 0, %read_data.exit ], [ %c_1, %.reset10 ]

ST_7: exitcond_flatten1 [1/1] 1.97ns
:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_7: indvar_flatten_next1 [1/1] 1.72ns
:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_7: stg_58 [1/1] 0.00ns
:5  br i1 %exitcond_flatten1, label %write_data.exit, label %.reset10

ST_7: exitcond_i1 [1/1] 1.88ns
.reset10:2  %exitcond_i1 = icmp eq i4 %c_i6, -8

ST_7: c_i6_mid2 [1/1] 1.37ns
.reset10:3  %c_i6_mid2 = select i1 %exitcond_i1, i4 0, i4 %c_i6

ST_7: c_1 [1/1] 0.80ns
.reset10:24  %c_1 = add i4 %c_i6_mid2, 1


 <State 8>: 6.28ns
ST_8: r_s [1/1] 0.80ns
.reset10:4  %r_s = add i4 %r_i2, 1

ST_8: r_i2_mid2 [1/1] 1.37ns
.reset10:5  %r_i2_mid2 = select i1 %exitcond_i1, i4 %r_s, i4 %r_i2

ST_8: tmp_3 [1/1] 0.00ns
.reset10:6  %tmp_3 = trunc i4 %r_i2_mid2 to i3

ST_8: tmp_i5 [1/1] 0.00ns
.reset10:7  %tmp_i5 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_3, i3 0)

ST_8: c_i6_cast2 [1/1] 0.00ns
.reset10:8  %c_i6_cast2 = zext i4 %c_i6_mid2 to i6

ST_8: tmp_8_i_trn_cast [1/1] 0.00ns
.reset10:12  %tmp_8_i_trn_cast = zext i4 %c_i6_mid2 to i8

ST_8: tmp_4 [1/1] 0.00ns
.reset10:13  %tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_i2_mid2, i3 0)

ST_8: p_addr2_cast [1/1] 0.00ns
.reset10:14  %p_addr2_cast = zext i7 %tmp_4 to i8

ST_8: p_addr3 [1/1] 1.72ns
.reset10:15  %p_addr3 = add i8 %p_addr2_cast, %tmp_8_i_trn_cast

ST_8: tmp_5 [1/1] 0.00ns
.reset10:16  %tmp_5 = zext i8 %p_addr3 to i64

ST_8: buf_2d_out_addr [1/1] 0.00ns
.reset10:17  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_5

ST_8: buf_2d_out_load [2/2] 2.39ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_8: tmp_9_i [1/1] 1.72ns
.reset10:19  %tmp_9_i = add i6 %c_i6_cast2, %tmp_i5


 <State 9>: 4.78ns
ST_9: stg_75 [1/1] 0.00ns
.reset10:0  call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @str2)

ST_9: empty_16 [1/1] 0.00ns
.reset10:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

ST_9: stg_77 [1/1] 0.00ns
.reset10:9  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str12) nounwind

ST_9: tmp_2_i [1/1] 0.00ns
.reset10:10  %tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12) nounwind

ST_9: stg_79 [1/1] 0.00ns
.reset10:11  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

ST_9: buf_2d_out_load [1/2] 2.39ns
.reset10:18  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

ST_9: tmp_3_i [1/1] 0.00ns
.reset10:20  %tmp_3_i = zext i6 %tmp_9_i to i64

ST_9: output_addr [1/1] 0.00ns
.reset10:21  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %tmp_3_i

ST_9: stg_83 [1/1] 2.39ns
.reset10:22  store i16 %buf_2d_out_load, i16* %output_addr, align 2

ST_9: empty_17 [1/1] 0.00ns
.reset10:23  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp_2_i) nounwind

ST_9: stg_85 [1/1] 0.00ns
.reset10:25  br label %2


 <State 10>: 0.00ns
ST_10: stg_86 [1/1] 0.00ns
write_data.exit:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
