// Seed: 2870059271
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35
);
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  output wire id_32;
  inout wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  output wire id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_36, id_37;
  wire id_38;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    input wand id_8,
    input supply0 id_9,
    output supply1 id_10,
    output tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    input wire id_14,
    id_43,
    input supply0 id_15,
    input supply0 id_16,
    input uwire id_17,
    input wand id_18,
    input supply1 id_19,
    input tri1 id_20#(.id_44(-1'b0)),
    output wand id_21,
    input supply0 id_22,
    id_45,
    input supply1 id_23,
    input tri1 id_24,
    output tri1 id_25,
    input tri0 id_26,
    output supply1 id_27,
    output tri id_28,
    output supply0 id_29,
    output tri0 id_30,
    input wire id_31,
    output wor id_32,
    input wire id_33,
    input wand id_34,
    input tri0 id_35,
    input tri1 id_36,
    input uwire id_37,
    output uwire void id_38,
    input tri0 id_39,
    input wire id_40,
    input tri1 id_41
);
  wire id_46, id_47, id_48;
  module_0 modCall_1 (
      id_47,
      id_43,
      id_48,
      id_45,
      id_48,
      id_45,
      id_47,
      id_47,
      id_47,
      id_45,
      id_43,
      id_48,
      id_46,
      id_48,
      id_48,
      id_47,
      id_47,
      id_45,
      id_46,
      id_45,
      id_47,
      id_46,
      id_47,
      id_46,
      id_45,
      id_45,
      id_43,
      id_46,
      id_45,
      id_47,
      id_47,
      id_46,
      id_48,
      id_46,
      id_43
  );
  assign id_30 = id_12;
  id_49(
      .id_0(-1), .id_1(~1 !== 1), .id_2(id_30)
  );
  assign id_27 = id_17;
  initial id_0 <= 'b0;
  wire id_50;
  assign id_29 = id_15;
endmodule
