

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Sun Jun  6 13:18:23 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.665|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_scaled_fixed2ieee_fu_341  |scaled_fixed2ieee  |    6|   10|    6|   10|   none  |
        |grp_xilly_decprint_fu_347     |xilly_decprint     |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    13|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     3|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      6|      40|   1331|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      5|    1145|   1592|    0|
|Memory           |        0|      -|     186|    297|    -|
|Multiplexer      |        -|      -|       -|    222|    -|
|Register         |        -|      -|     706|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     13|    2077|   3442|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-----+-----+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------+---------+-------+-----+-----+-----+
    |grp_scaled_fixed2ieee_fu_341  |scaled_fixed2ieee     |        0|      0|  394|  750|    0|
    |grp_xilly_decprint_fu_347     |xilly_decprint        |        0|      0|  310|  391|    0|
    |xillybus_wrapper_jbC_U8       |xillybus_wrapper_jbC  |        0|      5|  441|  256|    0|
    |xillybus_wrapper_kbM_U9       |xillybus_wrapper_kbM  |        0|      0|    0|   65|    0|
    |xillybus_wrapper_lbW_U10      |xillybus_wrapper_lbW  |        0|      0|    0|   65|    0|
    |xillybus_wrapper_lbW_U11      |xillybus_wrapper_lbW  |        0|      0|    0|   65|    0|
    +------------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                         |                      |        0|      5| 1145| 1592|    0|
    +------------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |xillybus_wrapper_mb6_U12  |xillybus_wrapper_mb6  |  i0 * i0  |
    |xillybus_wrapper_ncg_U13  |xillybus_wrapper_ncg  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |p_str3_U                |xillybus_wrapper_cud  |        0|    7|    2|    0|    14|    7|     1|           98|
    |p_str4_U                |xillybus_wrapper_dEe  |        0|    7|    1|    0|     4|    7|     1|           28|
    |p_str5_U                |xillybus_wrapper_eOg  |        0|    4|    1|    0|     2|    4|     1|            8|
    |ref_4oPi_table_100_V_U  |xillybus_wrapper_fYi  |        0|  100|   21|    0|    13|  100|     1|         1300|
    |second_order_float_2_U  |xillybus_wrapper_g8j  |        0|   30|  120|    0|   256|   30|     1|         7680|
    |second_order_float_3_U  |xillybus_wrapper_hbi  |        0|   23|   92|    0|   256|   23|     1|         5888|
    |second_order_float_s_U  |xillybus_wrapper_ibs  |        0|   15|   60|    0|   256|   15|     1|         3840|
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total                   |                      |        0|  186|  297|    0|   801|  186|     7|        18842|
    +------------------------+----------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |r_V_12_fu_838_p2           |     *    |      2|   0|   33|          23|          22|
    |r_V_14_fu_908_p2           |     *    |      4|   0|   28|          30|          29|
    |add_ln114_1_fu_456_p2      |     +    |      0|   0|   15|           7|           8|
    |add_ln114_fu_638_p2        |     +    |      0|   0|   15|           8|           8|
    |add_ln9_1_fu_403_p2        |     +    |      0|   0|   10|           2|           1|
    |add_ln9_fu_373_p2          |     +    |      0|   0|   13|           4|           1|
    |ret_V_13_fu_881_p2         |     +    |      0|   0|   30|          30|          30|
    |ret_V_fu_890_p2            |     +    |      0|   0|   30|          30|          30|
    |y1_fu_489_p2               |     +    |      0|   0|   39|           1|          32|
    |Ex_V_fu_671_p2             |     -    |      0|   0|   15|           8|           8|
    |Mx_bits_V_1_fu_578_p2      |     -    |      0|   0|   65|           1|          58|
    |ret_V_9_fu_929_p2          |     -    |      0|   0|   15|           1|           9|
    |sub_ln1311_fu_689_p2       |     -    |      0|   0|   15|           1|           9|
    |and_ln300_1_fu_1073_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln300_fu_1051_p2       |    and   |      0|   0|    2|           1|           1|
    |ap_block_state11           |    and   |      0|   0|    2|           1|           1|
    |ap_block_state3            |    and   |      0|   0|    2|           1|           1|
    |val_assign_fu_626_p3       |   cttz   |      0|  40|   36|          32|           0|
    |closepath_fu_450_p2        |   icmp   |      0|   0|   11|           8|           7|
    |icmp_ln7_1_fu_397_p2       |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln7_fu_367_p2         |   icmp   |      0|   0|    9|           4|           3|
    |icmp_ln833_1_fu_543_p2     |   icmp   |      0|   0|   18|          23|           1|
    |icmp_ln833_2_fu_708_p2     |   icmp   |      0|   0|   11|           8|           2|
    |icmp_ln833_fu_703_p2       |   icmp   |      0|   0|   11|           8|           1|
    |lshr_ln1287_fu_722_p2      |   lshr   |      0|   0|   89|          29|          29|
    |or_ln300_fu_1091_p2        |    or    |      0|   0|    2|           1|           1|
    |or_ln311_fu_1060_p2        |    or    |      0|   0|    2|           1|           1|
    |addr_V_fu_462_p3           |  select  |      0|   0|    8|           1|           6|
    |p_Repl2_3_fu_1120_p3       |  select  |      0|   0|    2|           1|           1|
    |p_Val2_24_fu_568_p3        |  select  |      0|   0|    3|           1|           1|
    |p_Val2_7_fu_583_p3         |  select  |      0|   0|   58|           1|          58|
    |ret_V_10_fu_1096_p3        |  select  |      0|   0|    8|           1|           8|
    |ret_V_11_fu_1112_p3        |  select  |      0|   0|   23|           1|          23|
    |select_ln1310_fu_737_p3    |  select  |      0|   0|   32|           1|          32|
    |select_ln271_fu_1044_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln272_1_fu_869_p3   |  select  |      0|   0|   29|           1|           2|
    |select_ln272_fu_896_p3     |  select  |      0|   0|    8|           1|           1|
    |select_ln300_1_fu_1083_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln300_3_fu_1104_p3  |  select  |      0|   0|    2|           1|           2|
    |select_ln311_fu_1065_p3    |  select  |      0|   0|    2|           1|           1|
    |select_ln482_fu_643_p3     |  select  |      0|   0|    8|           1|           8|
    |ush_fu_695_p3              |  select  |      0|   0|    9|           1|           9|
    |r_V_10_fu_653_p2           |    shl   |      0|   0|  170|          58|          58|
    |r_V_9_fu_507_p2            |    shl   |      0|   0|  330|         100|         100|
    |shl_ln1253_fu_731_p2       |    shl   |      0|   0|  101|          32|          32|
    |sin_basis_fu_789_p2        |    xor   |      0|   0|    2|           1|           2|
    |xor_ln300_fu_1077_p2       |    xor   |      0|   0|    2|           2|           1|
    |xor_ln311_fu_1055_p2       |    xor   |      0|   0|    2|           1|           2|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      6|  40| 1331|         475|         646|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  129|         28|    1|         28|
    |debug_out          |   27|          5|    8|         40|
    |debug_out_ap_vld   |   15|          3|    1|          3|
    |in_r_blk_n         |    9|          2|    1|          2|
    |out_r_blk_n        |    9|          2|    1|          2|
    |out_r_din          |   15|          3|   32|         96|
    |phi_ln7_1_reg_316  |    9|          2|    2|          4|
    |phi_ln7_reg_305    |    9|          2|    4|          8|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  222|         47|   50|        183|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |B_V_reg_1345                               |  22|   0|   22|          0|
    |B_squared_V_reg_1370                       |  15|   0|   15|          0|
    |B_trunc_V_reg_1350                         |  15|   0|   15|          0|
    |Ex_V_reg_1309                              |   8|   0|    8|          0|
    |Med_V_reg_1253                             |  80|   0|   80|          0|
    |Mx_V_reg_1302                              |  29|   0|   29|          0|
    |Mx_zeros_V_reg_1296                        |   5|   0|    5|          0|
    |add_ln9_1_reg_1192                         |   2|   0|    2|          0|
    |add_ln9_reg_1157                           |   4|   0|    4|          0|
    |and_ln300_reg_1420                         |   1|   0|    1|          0|
    |ap_CS_fsm                                  |  27|   0|   27|          0|
    |closepath_reg_1234                         |   1|   0|    1|          0|
    |cos_basis_reg_1338                         |   1|   0|    1|          0|
    |grp_scaled_fixed2ieee_fu_341_ap_start_reg  |   1|   0|    1|          0|
    |grp_xilly_decprint_fu_347_ap_start_reg     |   1|   0|    1|          0|
    |icmp_ln7_1_reg_1188                        |   1|   0|    1|          0|
    |icmp_ln7_reg_1153                          |   1|   0|    1|          0|
    |icmp_ln833_1_reg_1268                      |   1|   0|    1|          0|
    |icmp_ln833_2_reg_1331                      |   1|   0|    1|          0|
    |icmp_ln833_reg_1325                        |   1|   0|    1|          0|
    |isNeg_reg_1314                             |   1|   0|    1|          0|
    |p_Val2_24_reg_1285                         |   3|   0|    3|          0|
    |p_Val2_7_reg_1291                          |  58|   0|   58|          0|
    |p_Val2_s_reg_1274                          |  58|   0|   58|          0|
    |phi_ln7_1_reg_316                          |   2|   0|    2|          0|
    |phi_ln7_2_reg_327                          |   1|   0|    1|          0|
    |phi_ln7_reg_305                            |   4|   0|    4|          0|
    |result_V_reg_1410                          |  29|   0|   29|          0|
    |results_sign_V_1_reg_1215                  |   1|   0|    1|          0|
    |ret_V_10_reg_1430                          |   8|   0|    8|          0|
    |ret_V_11_reg_1435                          |  23|   0|   23|          0|
    |ret_V_9_reg_1415                           |   9|   0|    9|          0|
    |ret_V_reg_1405                             |  30|   0|   30|          0|
    |second_order_float_6_reg_1380              |  23|   0|   23|          0|
    |second_order_float_8_reg_1385              |  15|   0|   15|          0|
    |select_ln272_1_reg_1400                    |  29|   0|   29|          0|
    |select_ln311_reg_1425                      |   1|   0|    1|          0|
    |t1_V_reg_1375                              |  29|   0|   29|          0|
    |tmp_8_reg_1176                             |  32|   0|   32|          0|
    |tmp_V_1_reg_1228                           |  23|   0|   23|          0|
    |tmp_V_reg_1221                             |   8|   0|    8|          0|
    |trunc_ln1_reg_1390                         |  22|   0|   22|          0|
    |trunc_ln601_reg_1245                       |   4|   0|    4|          0|
    |trunc_ln662_1_reg_1395                     |  14|   0|   14|          0|
    |trunc_ln_i_i_reg_1280                      |   3|   0|    3|          0|
    |ush_reg_1319                               |   9|   0|    9|          0|
    |x1_reg_1167                                |  32|   0|   32|          0|
    |zext_ln7_1_reg_1197                        |   7|   0|    8|          1|
    |zext_ln7_2_reg_1210                        |   4|   0|    8|          4|
    |zext_ln7_reg_1162                          |   7|   0|    8|          1|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 706|   0|  712|          6|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

