Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov 18 11:05:42 2021
| Host         : DESKTOP-0NACQ70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_4_wrapper_timing_summary_routed.rpt -pb Lab_4_wrapper_timing_summary_routed.pb -rpx Lab_4_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_4_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcA_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcB_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUSrcB_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/pr_state_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/pr_state_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/pr_state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/pr_state_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[14]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[26]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[27]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[28]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[29]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[30]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[31]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[4]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/MULT/DONE_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.109        0.000                      0                 5268        0.033        0.000                      0                 5268       24.020        0.000                       0                  2478  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         16.109        0.000                      0                 4780        0.033        0.000                      0                 4780       24.020        0.000                       0                  2478  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              43.818        0.000                      0                  488        0.356        0.000                      0                  488  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.109ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[27][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.066ns  (logic 16.668ns (50.408%)  route 16.398ns (49.592%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 52.815 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.503    36.191    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X32Y124        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[27][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.636    52.815    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X32Y124        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[27][23]/C
                         clock pessimism              0.281    53.096    
                         clock uncertainty           -0.751    52.345    
    SLICE_X32Y124        FDRE (Setup_fdre_C_D)       -0.045    52.300    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[27][23]
  -------------------------------------------------------------------
                         required time                         52.300    
                         arrival time                         -36.191    
  -------------------------------------------------------------------
                         slack                                 16.109    

Slack (MET) :             16.126ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[29][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.019ns  (logic 16.668ns (50.481%)  route 16.351ns (49.519%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 52.818 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.456    36.144    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X34Y123        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[29][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.639    52.818    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X34Y123        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[29][23]/C
                         clock pessimism              0.247    53.065    
                         clock uncertainty           -0.751    52.314    
    SLICE_X34Y123        FDRE (Setup_fdre_C_D)       -0.045    52.269    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[29][23]
  -------------------------------------------------------------------
                         required time                         52.269    
                         arrival time                         -36.144    
  -------------------------------------------------------------------
                         slack                                 16.126    

Slack (MET) :             16.127ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.998ns  (logic 16.668ns (50.512%)  route 16.330ns (49.488%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 52.821 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.436    36.123    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X35Y121        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.642    52.821    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X35Y121        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][23]/C
                         clock pessimism              0.247    53.068    
                         clock uncertainty           -0.751    52.317    
    SLICE_X35Y121        FDRE (Setup_fdre_C_D)       -0.067    52.250    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][23]
  -------------------------------------------------------------------
                         required time                         52.250    
                         arrival time                         -36.123    
  -------------------------------------------------------------------
                         slack                                 16.127    

Slack (MET) :             16.130ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[30][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.000ns  (logic 16.668ns (50.509%)  route 16.332ns (49.491%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 52.818 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.438    36.125    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X33Y122        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[30][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.639    52.818    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X33Y122        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[30][23]/C
                         clock pessimism              0.281    53.099    
                         clock uncertainty           -0.751    52.348    
    SLICE_X33Y122        FDRE (Setup_fdre_C_D)       -0.093    52.255    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[30][23]
  -------------------------------------------------------------------
                         required time                         52.255    
                         arrival time                         -36.125    
  -------------------------------------------------------------------
                         slack                                 16.130    

Slack (MET) :             16.137ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[25][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.041ns  (logic 16.668ns (50.446%)  route 16.373ns (49.554%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.818ns = ( 52.818 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.479    36.166    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X32Y122        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[25][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.639    52.818    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X32Y122        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[25][23]/C
                         clock pessimism              0.281    53.099    
                         clock uncertainty           -0.751    52.348    
    SLICE_X32Y122        FDRE (Setup_fdre_C_D)       -0.045    52.303    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[25][23]
  -------------------------------------------------------------------
                         required time                         52.303    
                         arrival time                         -36.166    
  -------------------------------------------------------------------
                         slack                                 16.137    

Slack (MET) :             16.169ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[16][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        33.028ns  (logic 16.668ns (50.466%)  route 16.360ns (49.534%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 52.820 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.466    36.153    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X32Y121        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[16][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.641    52.820    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X32Y121        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[16][23]/C
                         clock pessimism              0.281    53.101    
                         clock uncertainty           -0.751    52.350    
    SLICE_X32Y121        FDRE (Setup_fdre_C_D)       -0.028    52.322    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[16][23]
  -------------------------------------------------------------------
                         required time                         52.322    
                         arrival time                         -36.153    
  -------------------------------------------------------------------
                         slack                                 16.169    

Slack (MET) :             16.177ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.994ns  (logic 16.088ns (48.761%)  route 16.906ns (51.239%))
  Logic Levels:           47  (CARRY4=24 LUT2=8 LUT3=6 LUT4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 52.861 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    32.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/O[0]
                         net (fo=2, routed)           0.518    32.885    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_7
    SLICE_X48Y105        LUT4 (Prop_lut4_I0_O)        0.295    33.180 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_7/O
                         net (fo=1, routed)           0.000    33.180    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_7_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.427 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/O[0]
                         net (fo=1, routed)           0.619    34.047    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/plusOp[21]
    SLICE_X47Y105        LUT6 (Prop_lut6_I5_O)        0.299    34.346 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][21]_i_1/O
                         net (fo=32, routed)          1.773    36.119    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][21]_0
    SLICE_X29Y124        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.682    52.861    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X29Y124        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][21]/C
                         clock pessimism              0.247    53.108    
                         clock uncertainty           -0.751    52.357    
    SLICE_X29Y124        FDRE (Setup_fdre_C_D)       -0.061    52.296    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][21]
  -------------------------------------------------------------------
                         required time                         52.296    
                         arrival time                         -36.119    
  -------------------------------------------------------------------
                         slack                                 16.177    

Slack (MET) :             16.208ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[24][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.915ns  (logic 16.668ns (50.640%)  route 16.247ns (49.360%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 52.819 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.352    36.040    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X35Y122        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[24][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.640    52.819    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X35Y122        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[24][23]/C
                         clock pessimism              0.247    53.066    
                         clock uncertainty           -0.751    52.315    
    SLICE_X35Y122        FDRE (Setup_fdre_C_D)       -0.067    52.248    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[24][23]
  -------------------------------------------------------------------
                         required time                         52.248    
                         arrival time                         -36.040    
  -------------------------------------------------------------------
                         slack                                 16.208    

Slack (MET) :             16.214ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[31][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.927ns  (logic 16.668ns (50.621%)  route 16.259ns (49.379%))
  Logic Levels:           47  (CARRY4=24 LUT2=9 LUT3=6 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 52.817 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    32.573 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/CO[1]
                         net (fo=2, routed)           0.455    33.029    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_2
    SLICE_X48Y105        LUT2 (Prop_lut2_I1_O)        0.332    33.361 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6/O
                         net (fo=1, routed)           0.000    33.361    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_6_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    33.931 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/CO[2]
                         net (fo=1, routed)           0.444    34.375    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4_n_1
    SLICE_X46Y106        LUT5 (Prop_lut5_I3_O)        0.313    34.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_1/O
                         net (fo=32, routed)          1.364    36.052    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][23]_0
    SLICE_X33Y123        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[31][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.638    52.817    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X33Y123        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[31][23]/C
                         clock pessimism              0.281    53.098    
                         clock uncertainty           -0.751    52.347    
    SLICE_X33Y123        FDRE (Setup_fdre_C_D)       -0.081    52.266    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[31][23]
  -------------------------------------------------------------------
                         required time                         52.266    
                         arrival time                         -36.052    
  -------------------------------------------------------------------
                         slack                                 16.214    

Slack (MET) :             16.239ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        32.937ns  (logic 16.088ns (48.844%)  route 16.849ns (51.156%))
  Logic Levels:           47  (CARRY4=24 LUT2=8 LUT3=6 LUT4=5 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.866ns = ( 52.866 - 50.000 ) 
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.831     3.125    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X32Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y120        FDCE (Prop_fdce_C_Q)         0.518     3.643 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[31]/Q
                         net (fo=11, routed)          1.317     4.960    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q[31]
    SLICE_X43Y112        LUT4 (Prop_lut4_I0_O)        0.124     5.084 f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33/O
                         net (fo=5, routed)           0.480     5.564    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_33_n_0
    SLICE_X47Y111        LUT5 (Prop_lut5_I3_O)        0.124     5.688 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30/O
                         net (fo=12, routed)          0.640     6.329    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_30_n_0
    SLICE_X47Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.453 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26/O
                         net (fo=3, routed)           0.341     6.794    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][0]_i_26_n_0
    SLICE_X47Y112        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.276 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109/O[0]
                         net (fo=2, routed)           0.758     8.034    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_109_n_7
    SLICE_X48Y109        LUT3 (Prop_lut3_I2_O)        0.299     8.333 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16/O
                         net (fo=3, routed)           0.909     9.243    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][1]_i_16_n_0
    SLICE_X46Y109        LUT3 (Prop_lut3_I2_O)        0.124     9.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21/O
                         net (fo=1, routed)           0.000     9.367    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][6]_i_21_n_0
    SLICE_X46Y109        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     9.794 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16/O[1]
                         net (fo=3, routed)           0.585    10.378    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][6]_i_16_n_6
    SLICE_X47Y107        LUT3 (Prop_lut3_I2_O)        0.306    10.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107/O
                         net (fo=1, routed)           0.000    10.684    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][4]_i_107_n_0
    SLICE_X47Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.324 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102/O[3]
                         net (fo=3, routed)           0.484    11.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][4]_i_102_n_4
    SLICE_X49Y107        LUT3 (Prop_lut3_I0_O)        0.306    12.114 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82/O
                         net (fo=1, routed)           0.000    12.114    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_82_n_0
    SLICE_X49Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.515 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    12.515    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_77_n_0
    SLICE_X49Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.737 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72/O[0]
                         net (fo=3, routed)           0.594    13.331    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_72_n_7
    SLICE_X50Y108        LUT3 (Prop_lut3_I0_O)        0.299    13.630 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76/O
                         net (fo=1, routed)           0.000    13.630    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_76_n_0
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    14.057 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71/O[1]
                         net (fo=3, routed)           0.584    14.642    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_71_n_6
    SLICE_X52Y107        LUT3 (Prop_lut3_I0_O)        0.306    14.948 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15/O
                         net (fo=1, routed)           0.000    14.948    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][10]_i_15_n_0
    SLICE_X52Y107        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.588 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11/O[3]
                         net (fo=2, routed)           0.657    16.244    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][10]_i_11_n_4
    SLICE_X53Y107        LUT6 (Prop_lut6_I0_O)        0.306    16.550 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67/O
                         net (fo=1, routed)           0.000    16.550    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][8]_i_67_n_0
    SLICE_X53Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.951 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65/CO[3]
                         net (fo=1, routed)           0.000    16.951    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][8]_i_65_n_0
    SLICE_X53Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.285 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10/O[1]
                         net (fo=3, routed)           0.984    18.269    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][11]_i_10_n_6
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.303    18.572 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57/O
                         net (fo=1, routed)           0.000    18.572    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_57_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.122 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50/CO[3]
                         net (fo=4, routed)           0.808    19.930    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_50_n_0
    SLICE_X58Y105        LUT2 (Prop_lut2_I0_O)        0.124    20.054 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51/O
                         net (fo=1, routed)           0.000    20.054    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][12]_i_51_n_0
    SLICE_X58Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.430 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49/CO[3]
                         net (fo=1, routed)           0.000    20.430    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][12]_i_49_n_0
    SLICE_X58Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.684 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41/CO[0]
                         net (fo=4, routed)           0.619    21.303    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_41_n_3
    SLICE_X60Y106        LUT2 (Prop_lut2_I1_O)        0.367    21.670 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10/O
                         net (fo=1, routed)           0.000    21.670    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][14]_i_10_n_0
    SLICE_X60Y106        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    21.917 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8/O[0]
                         net (fo=3, routed)           0.678    22.595    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][14]_i_8_n_7
    SLICE_X61Y106        LUT4 (Prop_lut4_I0_O)        0.299    22.894 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12/O
                         net (fo=1, routed)           0.000    22.894    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][15]_i_12_n_0
    SLICE_X61Y106        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    23.318 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10/O[1]
                         net (fo=3, routed)           0.315    23.633    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][15]_i_10_n_6
    SLICE_X62Y106        LUT4 (Prop_lut4_I0_O)        0.303    23.936 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35/O
                         net (fo=1, routed)           0.000    23.936    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_35_n_0
    SLICE_X62Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.469 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28/CO[3]
                         net (fo=4, routed)           0.816    25.285    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_28_n_0
    SLICE_X59Y106        LUT2 (Prop_lut2_I1_O)        0.124    25.409 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29/O
                         net (fo=1, routed)           0.000    25.409    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][16]_i_29_n_0
    SLICE_X59Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.810 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.810    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][16]_i_27_n_0
    SLICE_X59Y107        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    26.081 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25/CO[0]
                         net (fo=4, routed)           0.474    26.555    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_25_n_3
    SLICE_X57Y105        LUT2 (Prop_lut2_I1_O)        0.373    26.928 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8/O
                         net (fo=1, routed)           0.000    26.928    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][18]_i_8_n_0
    SLICE_X57Y105        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    27.385 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6/CO[1]
                         net (fo=4, routed)           0.473    27.858    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][18]_i_6_n_2
    SLICE_X55Y104        LUT2 (Prop_lut2_I1_O)        0.329    28.187 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7/O
                         net (fo=1, routed)           0.000    28.187    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][19]_i_7_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.757 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6/CO[2]
                         net (fo=4, routed)           0.402    29.159    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][19]_i_6_n_1
    SLICE_X53Y104        LUT2 (Prop_lut2_I1_O)        0.313    29.472 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18/O
                         net (fo=1, routed)           0.000    29.472    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_18_n_0
    SLICE_X53Y104        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    29.870 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12/CO[3]
                         net (fo=4, routed)           0.755    30.625    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_12_n_0
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.124    30.749 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13/O
                         net (fo=1, routed)           0.000    30.749    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][20]_i_13_n_0
    SLICE_X52Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.150 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    31.150    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][20]_i_11_n_0
    SLICE_X52Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.421 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5/CO[0]
                         net (fo=3, routed)           0.322    31.742    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][21]_i_5_n_3
    SLICE_X50Y105        LUT2 (Prop_lut2_I1_O)        0.373    32.115 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6/O
                         net (fo=1, routed)           0.000    32.115    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][22]_i_6_n_0
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    32.367 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3/O[0]
                         net (fo=2, routed)           0.518    32.885    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][22]_i_3_n_7
    SLICE_X48Y105        LUT4 (Prop_lut4_I0_O)        0.295    33.180 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_7/O
                         net (fo=1, routed)           0.000    33.180    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][23]_i_7_n_0
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    33.427 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp_reg[31][23]_i_4/O[0]
                         net (fo=1, routed)           0.619    34.047    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/plusOp[21]
    SLICE_X47Y105        LUT6 (Prop_lut6_I5_O)        0.299    34.346 r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_temp[31][21]_i_1/O
                         net (fo=32, routed)          1.717    36.062    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[1][21]_0
    SLICE_X28Y121        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.687    52.866    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Clock
    SLICE_X28Y121        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][21]/C
                         clock pessimism              0.247    53.113    
                         clock uncertainty           -0.751    52.362    
    SLICE_X28Y121        FDRE (Setup_fdre_C_D)       -0.061    52.301    Lab_4_i/LAB_CPU/CPU_0/inst/REGS/Q_temp_reg[5][21]
  -------------------------------------------------------------------
                         required time                         52.301    
                         arrival time                         -36.062    
  -------------------------------------------------------------------
                         slack                                 16.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.908%)  route 0.445ns (73.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.555     0.891    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y87         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[5]/Q
                         net (fo=4, routed)           0.445     1.500    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.953     1.319    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.467    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.328%)  route 0.459ns (73.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.554     0.890    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y86         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y86         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=4, routed)           0.459     1.513    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.953     1.319    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.467    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.619%)  route 0.476ns (74.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.555     0.891    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y87         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.164     1.055 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[8]/Q
                         net (fo=4, routed)           0.476     1.531    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.953     1.319    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.467    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/R_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.484%)  route 0.199ns (58.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.639     0.975    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Clock
    SLICE_X45Y100        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDCE (Prop_fdce_C_Q)         0.141     1.116 r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[8]/Q
                         net (fo=6, routed)           0.199     1.315    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_out[8]
    SLICE_X40Y99         FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/R_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.825     1.191    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X40Y99         FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/R_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/R_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.164ns (24.426%)  route 0.507ns (75.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.319ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.556     0.892    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y88         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[9]/Q
                         net (fo=4, routed)           0.507     1.563    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.953     1.319    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y20         RAMB36E1                                     r  Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.035     1.284    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.467    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.325%)  route 0.177ns (55.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.558     0.894    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y93         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.177     1.212    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y93         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.825     1.191    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.507%)  route 0.256ns (64.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.656     0.992    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.256     1.389    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y98         SRL16E                                       r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.844     1.210    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.166%)  route 0.120ns (44.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.558     0.894    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y96         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.120     1.162    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y96         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.825     1.191    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.057    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.166%)  route 0.120ns (44.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.557     0.893    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y91         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.120     1.161    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.824     1.190    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.056    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.559     0.895    Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y97         FDRE                                         r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  Lab_4_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.113     1.149    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y97         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.826     1.192    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.928    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.043    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y20    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y20    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y19    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB36_X2Y19    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X40Y103   Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X40Y103   Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X41Y107   Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X40Y105   Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X40Y105   Lab_4_i/LAB_CPU/CPU_0/inst/ALU_Reg/Q_reg[13]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X42Y95    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y90    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y92    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X30Y90    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y93    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y93    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X42Y95    Lab_4_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y90    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y90    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y90    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         25.000      24.020     SLICE_X34Y90    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X30Y93    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X26Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X26Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X26Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         25.000      24.020     SLICE_X26Y98    Lab_4_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       43.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.356ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.818ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.797ns  (logic 0.608ns (12.676%)  route 4.189ns (87.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 52.864 - 50.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.845     3.139    Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Clock
    SLICE_X33Y101        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.456     3.595 r  Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/Q
                         net (fo=57, routed)          3.340     6.935    Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3]_i_1[15]
    SLICE_X29Y124        LUT5 (Prop_lut5_I4_O)        0.152     7.087 f  Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[30]_LDC_i_2__0/O
                         net (fo=2, routed)           0.848     7.936    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_C_0
    SLICE_X28Y127        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.685    52.864    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Clock
    SLICE_X28Y127        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_C/C
                         clock pessimism              0.247    53.111    
                         clock uncertainty           -0.751    52.360    
    SLICE_X28Y127        FDCE (Recov_fdce_C_CLR)     -0.607    51.753    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_C
  -------------------------------------------------------------------
                         required time                         51.753    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                 43.818    

Slack (MET) :             43.897ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.718ns (14.466%)  route 4.245ns (85.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 52.864 - 50.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.845     3.139    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y101        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/Q
                         net (fo=66, routed)          3.196     6.754    Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/multiplicand_set
    SLICE_X31Y124        LUT5 (Prop_lut5_I4_O)        0.299     7.053 f  Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[31]_LDC_i_1__0/O
                         net (fo=2, routed)           1.049     8.102    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_P_0
    SLICE_X30Y127        FDPE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.685    52.864    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Clock
    SLICE_X30Y127        FDPE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_P/C
                         clock pessimism              0.247    53.111    
                         clock uncertainty           -0.751    52.360    
    SLICE_X30Y127        FDPE (Recov_fdpe_C_PRE)     -0.361    51.999    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[31]_P
  -------------------------------------------------------------------
                         required time                         51.999    
                         arrival time                          -8.102    
  -------------------------------------------------------------------
                         slack                                 43.897    

Slack (MET) :             43.994ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 0.746ns (16.150%)  route 3.873ns (83.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 52.863 - 50.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.845     3.139    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y101        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/Q
                         net (fo=66, routed)          3.342     6.900    Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/multiplicand_set
    SLICE_X28Y124        LUT5 (Prop_lut5_I0_O)        0.327     7.227 f  Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[29]_LDC_i_2__0/O
                         net (fo=2, routed)           0.532     7.758    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_C_0
    SLICE_X28Y126        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.684    52.863    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Clock
    SLICE_X28Y126        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_C/C
                         clock pessimism              0.247    53.110    
                         clock uncertainty           -0.751    52.359    
    SLICE_X28Y126        FDCE (Recov_fdce_C_CLR)     -0.607    51.752    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_C
  -------------------------------------------------------------------
                         required time                         51.752    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                 43.994    

Slack (MET) :             44.038ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.834ns  (logic 0.456ns (9.433%)  route 4.378ns (90.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 52.892 - 50.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.699     2.993    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=268, routed)         4.378     7.827    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Reset
    SLICE_X60Y108        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.713    52.892    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X60Y108        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[4]/C
                         clock pessimism              0.129    53.021    
                         clock uncertainty           -0.751    52.270    
    SLICE_X60Y108        FDCE (Recov_fdce_C_CLR)     -0.405    51.865    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         51.865    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                 44.038    

Slack (MET) :             44.070ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.787ns  (logic 0.718ns (14.999%)  route 4.069ns (85.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 52.859 - 50.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.845     3.139    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y101        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/Q
                         net (fo=66, routed)          3.342     6.900    Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/multiplicand_set
    SLICE_X28Y124        LUT5 (Prop_lut5_I4_O)        0.299     7.199 f  Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[29]_LDC_i_1__0/O
                         net (fo=2, routed)           0.727     7.926    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_P_0
    SLICE_X27Y126        FDPE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.680    52.859    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Clock
    SLICE_X27Y126        FDPE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_P/C
                         clock pessimism              0.247    53.106    
                         clock uncertainty           -0.751    52.355    
    SLICE_X27Y126        FDPE (Recov_fdpe_C_PRE)     -0.359    51.996    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[29]_P
  -------------------------------------------------------------------
                         required time                         51.996    
                         arrival time                          -7.926    
  -------------------------------------------------------------------
                         slack                                 44.070    

Slack (MET) :             44.141ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 0.580ns (12.286%)  route 4.141ns (87.714%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 52.864 - 50.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.845     3.139    Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Clock
    SLICE_X33Y101        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDCE (Prop_fdce_C_Q)         0.456     3.595 f  Lab_4_i/LAB_CPU/CPU_0/inst/INS_REG/Q_reg[15]/Q
                         net (fo=57, routed)          3.340     6.935    Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/ALUOp_reg[3]_i_1[15]
    SLICE_X29Y124        LUT5 (Prop_lut5_I3_O)        0.124     7.059 f  Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[30]_LDC_i_1__0/O
                         net (fo=2, routed)           0.801     7.860    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_P_1
    SLICE_X29Y127        FDPE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.685    52.864    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Clock
    SLICE_X29Y127        FDPE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_P/C
                         clock pessimism              0.247    53.111    
                         clock uncertainty           -0.751    52.360    
    SLICE_X29Y127        FDPE (Recov_fdpe_C_PRE)     -0.359    52.001    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[30]_P
  -------------------------------------------------------------------
                         required time                         52.001    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                 44.141    

Slack (MET) :             44.181ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 0.456ns (9.724%)  route 4.233ns (90.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 52.890 - 50.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.699     2.993    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=268, routed)         4.233     7.682    Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Reset
    SLICE_X56Y106        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.711    52.890    Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Clock
    SLICE_X56Y106        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[4]/C
                         clock pessimism              0.129    53.019    
                         clock uncertainty           -0.751    52.268    
    SLICE_X56Y106        FDCE (Recov_fdce_C_CLR)     -0.405    51.863    Lab_4_i/LAB_CPU/CPU_0/inst/REG_B/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         51.863    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                 44.181    

Slack (MET) :             44.220ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.642ns  (logic 0.580ns (12.493%)  route 4.062ns (87.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 52.863 - 50.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.844     3.138    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         2.711     6.305    Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/AR[0]
    SLICE_X33Y112        LUT4 (Prop_lut4_I3_O)        0.124     6.429 f  Lab_4_i/LAB_CPU/CPU_0/inst/PC_REG/Q_temp_reg[30]_LDC_i_1/O
                         net (fo=2, routed)           1.351     7.780    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_P_0
    SLICE_X31Y123        FDPE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.684    52.863    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Clock
    SLICE_X31Y123        FDPE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_P/C
                         clock pessimism              0.247    53.110    
                         clock uncertainty           -0.751    52.359    
    SLICE_X31Y123        FDPE (Recov_fdpe_C_PRE)     -0.359    52.000    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[30]_P
  -------------------------------------------------------------------
                         required time                         52.000    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 44.220    

Slack (MET) :             44.225ns  (required time - arrival time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.718ns (15.507%)  route 3.912ns (84.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.857ns = ( 52.857 - 50.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.845     3.139    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y101        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDRE (Prop_fdre_C_Q)         0.419     3.558 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg/Q
                         net (fo=66, routed)          3.053     6.611    Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/multiplicand_set
    SLICE_X27Y124        LUT5 (Prop_lut5_I4_O)        0.299     6.910 f  Lab_4_i/LAB_CPU/CPU_0/inst/CPU_CONTROL/Q_temp_reg[28]_LDC_i_1__0/O
                         net (fo=2, routed)           0.859     7.769    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_P_0
    SLICE_X27Y125        FDPE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.678    52.857    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Clock
    SLICE_X27Y125        FDPE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_P/C
                         clock pessimism              0.247    53.104    
                         clock uncertainty           -0.751    52.353    
    SLICE_X27Y125        FDPE (Recov_fdpe_C_PRE)     -0.359    51.994    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplier_reg/Q_temp_reg[28]_P
  -------------------------------------------------------------------
                         required time                         51.994    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                 44.225    

Slack (MET) :             44.229ns  (required time - arrival time)
  Source:                 Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.456ns (10.002%)  route 4.103ns (89.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 52.808 - 50.000 ) 
    Source Clock Delay      (SCD):    2.993ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.699     2.993    Lab_4_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y93         FDRE                                         r  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.456     3.449 f  Lab_4_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=268, routed)         4.103     7.552    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Reset
    SLICE_X53Y120        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        1.629    52.808    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Clock
    SLICE_X53Y120        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[18]/C
                         clock pessimism              0.129    52.937    
                         clock uncertainty           -0.751    52.186    
    SLICE_X53Y120        FDCE (Recov_fdce_C_CLR)     -0.405    51.781    Lab_4_i/LAB_CPU/CPU_0/inst/REG_A/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         51.781    
                         arrival time                          -7.552    
  -------------------------------------------------------------------
                         slack                                 44.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[47]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.418%)  route 0.156ns (52.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.156     1.273    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/AR[0]
    SLICE_X33Y104        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Clock
    SLICE_X33Y104        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[47]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X33Y104        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[47]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[48]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.418%)  route 0.156ns (52.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.156     1.273    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/AR[0]
    SLICE_X33Y104        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Clock
    SLICE_X33Y104        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[48]/C
                         clock pessimism             -0.268     1.009    
    SLICE_X33Y104        FDCE (Remov_fdce_C_CLR)     -0.092     0.917    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.957%)  route 0.153ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.153     1.270    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/AR[0]
    SLICE_X35Y103        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Clock
    SLICE_X35Y103        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[32]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.900    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.957%)  route 0.153ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.153     1.270    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/AR[0]
    SLICE_X35Y103        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Clock
    SLICE_X35Y103        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[33]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.900    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.957%)  route 0.153ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.153     1.270    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/AR[0]
    SLICE_X35Y103        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Clock
    SLICE_X35Y103        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[34]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.900    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[35]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.957%)  route 0.153ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.153     1.270    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/AR[0]
    SLICE_X35Y103        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Clock
    SLICE_X35Y103        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[35]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.900    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[36]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.957%)  route 0.153ns (52.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.153     1.270    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/AR[0]
    SLICE_X35Y103        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.911     1.277    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Clock
    SLICE_X35Y103        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[36]/C
                         clock pessimism             -0.285     0.992    
    SLICE_X35Y103        FDCE (Remov_fdce_C_CLR)     -0.092     0.900    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Multiplicand_reg/Q_temp_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[32]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.530%)  route 0.207ns (59.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.207     1.324    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/AR[0]
    SLICE_X35Y102        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.912     1.278    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Clock
    SLICE_X35Y102        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[32]/C
                         clock pessimism             -0.285     0.993    
    SLICE_X35Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.901    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[33]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.530%)  route 0.207ns (59.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.207     1.324    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/AR[0]
    SLICE_X35Y102        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.912     1.278    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Clock
    SLICE_X35Y102        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[33]/C
                         clock pessimism             -0.285     0.993    
    SLICE_X35Y102        FDCE (Remov_fdce_C_CLR)     -0.092     0.901    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[44]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.592%)  route 0.279ns (66.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.640     0.976    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Clock
    SLICE_X35Y104        FDRE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y104        FDRE (Prop_fdre_C_Q)         0.141     1.117 f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/product_rst_reg_rep/Q
                         net (fo=160, routed)         0.279     1.396    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/AR[0]
    SLICE_X38Y104        FDCE                                         f  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_4_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_4_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_4_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2478, routed)        0.910     1.276    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Clock
    SLICE_X38Y104        FDCE                                         r  Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[44]/C
                         clock pessimism             -0.268     1.008    
    SLICE_X38Y104        FDCE (Remov_fdce_C_CLR)     -0.067     0.941    Lab_4_i/LAB_CPU/CPU_0/inst/MULT/Prod_Reg/Q_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.455    





