INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/STM1/DE_c/Lab4/PWM_proj_v19/PWM_proj_v19/PWM_proj_v19.srcs/sources_1/new/generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/STM1/DE_c/Lab4/PWM_proj_v19/PWM_proj_v19/PWM_proj_v19.srcs/sources_1/new/output_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/STM1/DE_c/Lab4/PWM_proj_v19/PWM_proj_v19/PWM_proj_v19.srcs/sources_1/new/pwm_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2458] undeclared symbol gen_en, assumed default net type wire [C:/STM1/DE_c/Lab4/PWM_proj_v19/PWM_proj_v19/PWM_proj_v19.srcs/sources_1/new/pwm_module.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/STM1/DE_c/Lab4/PWM_proj_v19/PWM_proj_v19/PWM_proj_v19.srcs/sim_1/new/generator_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generator_tb
