INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/Nbitfulladder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Nbitfulladder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/instruction.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/simge/OneDrive/Masaüstü/DCD LABS/LAB_8/LAB_8.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
