logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[6].level_buf[19:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-20 Port_B_Depth-8 Port_B_Width-20 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux3/delay_0/gen_delay[6].level_buf[7:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/mux3/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_0/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_1/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_2/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_0/poly_bank_3/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[6].level_buf[19:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-20 Port_B_Depth-8 Port_B_Width-20 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux3/delay_0/gen_delay[6].level_buf[7:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/mux3/delay_0/gen_delay[6].level_buf_seqshift_gen_delay[6].level_buf_seqshift_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_0/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_1/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_2/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank[23:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/poly_ram_1/poly_bank_3/bank_bank_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-24 Port_B_Depth-32 Port_B_Width-24 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0[11:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank0_bank0_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-12 Port_B_Depth-256 Port_B_Width-12 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3[11:0] Physical_names-[FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_1_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/Core_Poly_0/polyvec_ram_0/bank3_bank3_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-36 Port_B_Depth-256 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem[45:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/readWidthConv/genblk1.rdCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-35 Port_B_Depth-16 Port_B_Width-35 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem[9:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/genblk1.BrespCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-9 Port_B_Depth-16 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem[45:0] Physical_names-[FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/SlvConvertor_loop[0].slvcnv/slvdwc/genblk1.DownConverter_inst/writeWidthConv/wrCmdFifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
