// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w1_address0,
        w1_ce0,
        w1_q0,
        w1_address1,
        w1_ce1,
        w1_q1,
        bias_1_address0,
        bias_1_ce0,
        bias_1_q0,
        w1_local_4_out,
        w1_local_4_out_ap_vld,
        w1_local_out,
        w1_local_out_ap_vld,
        w1_local_6_out,
        w1_local_6_out_ap_vld,
        w1_local_5_out,
        w1_local_5_out_ap_vld,
        array_back1_bias_change_1_out,
        array_back1_bias_change_1_out_ap_vld,
        array_back1_bias_change_out,
        array_back1_bias_change_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] w1_address0;
output   w1_ce0;
input  [15:0] w1_q0;
output  [1:0] w1_address1;
output   w1_ce1;
input  [15:0] w1_q1;
output  [0:0] bias_1_address0;
output   bias_1_ce0;
input  [15:0] bias_1_q0;
output  [15:0] w1_local_4_out;
output   w1_local_4_out_ap_vld;
output  [15:0] w1_local_out;
output   w1_local_out_ap_vld;
output  [15:0] w1_local_6_out;
output   w1_local_6_out_ap_vld;
output  [15:0] w1_local_5_out;
output   w1_local_5_out_ap_vld;
output  [15:0] array_back1_bias_change_1_out;
output   array_back1_bias_change_1_out_ap_vld;
output  [15:0] array_back1_bias_change_out;
output   array_back1_bias_change_out_ap_vld;

reg ap_idle;
reg w1_local_4_out_ap_vld;
reg w1_local_out_ap_vld;
reg w1_local_6_out_ap_vld;
reg w1_local_5_out_ap_vld;
reg array_back1_bias_change_1_out_ap_vld;
reg array_back1_bias_change_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln26_fu_200_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln27_fu_245_p2;
reg   [0:0] icmp_ln27_reg_443;
wire   [63:0] zext_ln29_fu_227_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln29_1_fu_240_p1;
wire   [63:0] zext_ln26_fu_216_p1;
reg   [1:0] n_fu_54;
wire   [1:0] add_ln26_fu_206_p2;
wire    ap_loop_init;
reg   [1:0] ap_sig_allocacmp_n_1;
reg   [15:0] array_back1_bias_change_fu_58;
wire   [15:0] select_ln27_5_fu_309_p3;
reg   [15:0] array_back1_bias_change_1_fu_62;
wire   [15:0] select_ln27_4_fu_302_p3;
reg   [15:0] w1_local_5_fu_66;
wire   [15:0] select_ln27_3_fu_295_p3;
reg   [15:0] w1_local_6_fu_70;
wire   [15:0] select_ln27_2_fu_288_p3;
reg   [15:0] w1_local_fu_74;
wire   [15:0] select_ln27_1_fu_281_p3;
reg   [15:0] w1_local_4_fu_78;
wire   [15:0] select_ln27_fu_274_p3;
wire    ap_block_pp0_stage0_01001;
reg    bias_1_ce0_local;
reg    w1_ce1_local;
reg    w1_ce0_local;
wire   [1:0] shl_ln29_fu_221_p2;
wire   [0:0] trunc_ln26_fu_212_p1;
wire   [1:0] tmp_1_fu_232_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 n_fu_54 = 2'd0;
#0 array_back1_bias_change_fu_58 = 16'd0;
#0 array_back1_bias_change_1_fu_62 = 16'd0;
#0 w1_local_5_fu_66 = 16'd0;
#0 w1_local_6_fu_70 = 16'd0;
#0 w1_local_fu_74 = 16'd0;
#0 w1_local_4_fu_78 = 16'd0;
#0 ap_done_reg = 1'b0;
end

accelerator_controller_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            array_back1_bias_change_1_fu_62 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            array_back1_bias_change_1_fu_62 <= select_ln27_4_fu_302_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            array_back1_bias_change_fu_58 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            array_back1_bias_change_fu_58 <= select_ln27_5_fu_309_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln26_fu_200_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_54 <= add_ln26_fu_206_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_54 <= 2'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_4_fu_78 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_4_fu_78 <= select_ln27_fu_274_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_5_fu_66 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_5_fu_66 <= select_ln27_3_fu_295_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_6_fu_70 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_6_fu_70 <= select_ln27_2_fu_288_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            w1_local_fu_74 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            w1_local_fu_74 <= select_ln27_1_fu_281_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln27_reg_443 <= icmp_ln27_fu_245_p2;
    end
end

always @ (*) begin
    if (((icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_1 = 2'd0;
    end else begin
        ap_sig_allocacmp_n_1 = n_fu_54;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        array_back1_bias_change_1_out_ap_vld = 1'b1;
    end else begin
        array_back1_bias_change_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        array_back1_bias_change_out_ap_vld = 1'b1;
    end else begin
        array_back1_bias_change_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_1_ce0_local = 1'b1;
    end else begin
        bias_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_ce0_local = 1'b1;
    end else begin
        w1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_ce1_local = 1'b1;
    end else begin
        w1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_local_4_out_ap_vld = 1'b1;
    end else begin
        w1_local_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_local_5_out_ap_vld = 1'b1;
    end else begin
        w1_local_5_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_local_6_out_ap_vld = 1'b1;
    end else begin
        w1_local_6_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (icmp_ln26_fu_200_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w1_local_out_ap_vld = 1'b1;
    end else begin
        w1_local_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln26_fu_206_p2 = (ap_sig_allocacmp_n_1 + 2'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign array_back1_bias_change_1_out = array_back1_bias_change_1_fu_62;

assign array_back1_bias_change_out = array_back1_bias_change_fu_58;

assign bias_1_address0 = zext_ln26_fu_216_p1;

assign bias_1_ce0 = bias_1_ce0_local;

assign icmp_ln26_fu_200_p2 = ((ap_sig_allocacmp_n_1 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_245_p2 = ((ap_sig_allocacmp_n_1 == 2'd0) ? 1'b1 : 1'b0);

assign select_ln27_1_fu_281_p3 = ((icmp_ln27_reg_443[0:0] == 1'b1) ? w1_q1 : w1_local_fu_74);

assign select_ln27_2_fu_288_p3 = ((icmp_ln27_reg_443[0:0] == 1'b1) ? w1_local_6_fu_70 : w1_q0);

assign select_ln27_3_fu_295_p3 = ((icmp_ln27_reg_443[0:0] == 1'b1) ? w1_local_5_fu_66 : w1_q1);

assign select_ln27_4_fu_302_p3 = ((icmp_ln27_reg_443[0:0] == 1'b1) ? array_back1_bias_change_1_fu_62 : bias_1_q0);

assign select_ln27_5_fu_309_p3 = ((icmp_ln27_reg_443[0:0] == 1'b1) ? bias_1_q0 : array_back1_bias_change_fu_58);

assign select_ln27_fu_274_p3 = ((icmp_ln27_reg_443[0:0] == 1'b1) ? w1_q0 : w1_local_4_fu_78);

assign shl_ln29_fu_221_p2 = ap_sig_allocacmp_n_1 << 2'd1;

assign tmp_1_fu_232_p3 = {{trunc_ln26_fu_212_p1}, {1'd1}};

assign trunc_ln26_fu_212_p1 = ap_sig_allocacmp_n_1[0:0];

assign w1_address0 = zext_ln29_1_fu_240_p1;

assign w1_address1 = zext_ln29_fu_227_p1;

assign w1_ce0 = w1_ce0_local;

assign w1_ce1 = w1_ce1_local;

assign w1_local_4_out = w1_local_4_fu_78;

assign w1_local_5_out = w1_local_5_fu_66;

assign w1_local_6_out = w1_local_6_fu_70;

assign w1_local_out = w1_local_fu_74;

assign zext_ln26_fu_216_p1 = ap_sig_allocacmp_n_1;

assign zext_ln29_1_fu_240_p1 = tmp_1_fu_232_p3;

assign zext_ln29_fu_227_p1 = shl_ln29_fu_221_p2;

endmodule //accelerator_controller_accelerator_controller_Pipeline_VITIS_LOOP_26_1
