// Seed: 1973915582
module module_0 (
    input supply0 id_0,
    output wor id_1
);
  wire id_3;
  parameter id_4 = 1;
  wire id_5, id_6, id_7, id_8, id_9;
endmodule
module module_1 #(
    parameter id_4 = 32'd8
) (
    input wor id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri0 _id_4,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    output wor id_8,
    input wor id_9,
    output uwire id_10,
    output wire id_11,
    input tri id_12
);
  assign id_11 = -1;
  logic [1 : 1] id_14 = ~id_2 + id_5;
  wire id_15 = id_15;
  assign id_8 = 1;
  wire id_16, id_17;
  assign id_15 = id_7;
  module_0 modCall_1 (
      id_6,
      id_10
  );
  wire [id_4 : -1] id_18;
  wire id_19;
  ;
  assign id_19 = id_2;
endmodule
