/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~celloutsig_1_0z;
  assign celloutsig_1_8z = ~in_data[144];
  assign celloutsig_0_8z = ~((celloutsig_0_7z[5] | celloutsig_0_1z[3]) & celloutsig_0_2z);
  assign celloutsig_0_3z = { celloutsig_0_1z[5:2], celloutsig_0_1z } > { celloutsig_0_0z[14:4], celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_3z } > celloutsig_1_10z[4:1];
  assign celloutsig_1_18z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_15z } > { celloutsig_1_16z, celloutsig_1_16z };
  assign celloutsig_1_19z = { celloutsig_1_1z[6:1], celloutsig_1_18z } > { celloutsig_1_10z[5], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_0z = in_data[79:62] << in_data[26:9];
  assign celloutsig_0_7z = celloutsig_0_0z[9:4] << { celloutsig_0_0z[5:2], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_0z[2:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z } << { celloutsig_0_7z[3:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_1_1z = { in_data[188:182], celloutsig_1_0z, celloutsig_1_0z } << in_data[149:141];
  assign celloutsig_1_7z = { in_data[163:155], celloutsig_1_5z, celloutsig_1_5z } << { in_data[112:108], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[185:171], celloutsig_1_12z } << { celloutsig_1_7z[6:2], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_13z[12:10] << celloutsig_1_1z[6:4];
  assign celloutsig_1_5z = { in_data[153:152], celloutsig_1_2z } ~^ celloutsig_1_1z[6:4];
  assign celloutsig_1_10z = celloutsig_1_7z[6:1] ~^ celloutsig_1_7z[11:6];
  assign celloutsig_1_14z = { celloutsig_1_7z[14:13], celloutsig_1_2z } ~^ in_data[162:160];
  assign celloutsig_0_5z = ~((celloutsig_0_4z[0] & celloutsig_0_4z[3]) | celloutsig_0_0z[7]);
  assign celloutsig_1_0z = ~((in_data[164] & in_data[136]) | in_data[122]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_1z[6]) | celloutsig_1_1z[0]);
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_8z) | celloutsig_1_1z[0]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] & celloutsig_0_1z[5]) | celloutsig_0_0z[14]);
  always_latch
    if (clkin_data[0]) celloutsig_0_4z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_4z = in_data[47:44];
  always_latch
    if (!clkin_data[0]) celloutsig_0_1z = 8'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[52:45];
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
