# SPDX-FileCopyrightText: Â© 2024 Tenstorrent AI ULC
# SPDX-License-Identifier: Apache-2.0

from functools import cached_property
from test.ttexalens.unit_tests.test_base import get_core_location, get_parsed_elf_file
from ttexalens import Context, write_to_device, write_words_to_device, read_from_device, read_word_from_device
from ttexalens.debug_bus_signal_store import DebugBusSignalStore
from ttexalens.elf_loader import ElfLoader
from ttexalens.hardware.baby_risc_debug import (
    BabyRiscDebug,
    BabyRiscDebugHardware,
    BabyRiscDebugStatus,
    get_register_index,
)


class RiscvCoreSimulator:
    """Class to simulate and control a RISC-V core for testing purposes."""

    program_base_address: int = 0

    def __init__(self, context: Context, core_desc: str, risc_name: str, neo_id: int | None = None):
        """Initialize RISC-V core simulator.

        Args:
            context: TTExaLens context
            core_desc: Core description (e.g. "FW0", "FW1")
            risc_name: RISC name (e.g. "BRISC", "TRISC0")
        """
        self.context = context
        self.device = self.context.devices[0]
        self.core_desc = core_desc
        self.risc_name = risc_name
        self.neo_id = neo_id
        self.location = get_core_location(core_desc, device=self.device)

        # Initialize core components
        self.noc_block = self.device.get_block(self.location)
        risc_debug = self.noc_block.get_risc_debug(self.risc_name, self.neo_id)
        assert isinstance(risc_debug, BabyRiscDebug), f"Expected BabyRiscDebug instance, got {type(risc_debug)}"
        self.risc_debug: BabyRiscDebug = risc_debug
        debug_bus = self.noc_block.get_debug_bus(self.neo_id)
        assert debug_bus is not None
        self.debug_bus_store: DebugBusSignalStore = debug_bus
        self.program_base_address = self.risc_debug.baby_risc_info.get_code_start_address(
            self.risc_debug.register_store
        )
        self.loader = ElfLoader(self.risc_debug)

        # Initialize core in reset state
        self.set_reset(True)

    @cached_property
    def debug_hardware(self) -> BabyRiscDebugHardware:
        assert self.risc_debug.debug_hardware is not None
        return self.risc_debug.debug_hardware

    def set_code_start_address(self, address: int):
        """Set the code start address for the core."""
        self.risc_debug.set_code_start_address(address)
        self.program_base_address = address

    def has_debug_hardware(self) -> bool:
        """Check if core has debug hardware available."""
        return self.risc_debug.debug_hardware is not None

    def write_program(self, addr: int, data: int | list[int]):
        """Write program code data at specified address offset."""
        self.write_data_checked(self.program_base_address + addr, data)

    def write_data_checked(self, addr: int, data: int | list[int]):
        """Write data to memory and verify it was written correctly."""
        if isinstance(data, int):
            write_words_to_device(self.location, addr, data)
            assert self.read_data(addr) == data, f"Data verification failed at address {addr:x}"
        else:
            byte_data = b"".join(x.to_bytes(4, "little") for x in data)
            write_to_device(self.location, addr, byte_data)
            read_data = read_from_device(self.location, addr, num_bytes=len(byte_data))
            assert read_data == byte_data, f"Data verification failed at address {addr:x}"

    def read_data(self, addr: int) -> int:
        """Read data from memory at specified address."""
        return read_word_from_device(self.location, addr)

    def set_reset(self, reset: bool):
        """Set or clear reset signal."""
        self.risc_debug.set_reset_signal(reset)

    def is_in_reset(self) -> bool:
        """Check if core is in reset state."""
        return self.risc_debug.is_in_reset()

    def halt(self):
        """Halt core execution."""
        self.risc_debug.halt()

    def continue_execution(self, enable_debug: bool = True):
        """Continue core execution.

        Args:
            enable_debug: Whether to enable debug mode when continuing
        """
        if enable_debug:
            self.risc_debug.cont()
        else:
            self.debug_hardware.continue_without_debug()

    def step(self):
        """Execute single instruction."""
        self.risc_debug.step()

    def get_pc(self) -> int:
        """Get current program counter value from debug bus."""
        return self.risc_debug.read_gpr(get_register_index("pc"))

    def get_pc_from_debug_bus(self) -> int:
        """Get PC value from debug bus."""
        return self.debug_bus_store.read_signal(self.risc_name.lower() + "_pc")

    def is_halted(self) -> bool:
        """Check if core is halted."""
        return self.risc_debug.is_halted()

    def is_ebreak_hit(self) -> bool:
        """Check if ebreak instruction was hit."""
        return self.read_status().is_ebreak_hit

    def is_eth_block(self):
        """Check if the core is ETH."""
        return self.device.get_block_type(self.location) == "eth"

    def set_branch_prediction(self, enabled: bool):
        """Enable or disable branch prediction."""
        self.risc_debug.set_branch_prediction(enabled)

    def invalidate_instruction_cache(self):
        """Invalidate instruction cache."""
        self.risc_debug.invalidate_instruction_cache()

    def get_pc_relative(self) -> int:
        """Get PC value relative to program base address."""
        return self.get_pc() - self.program_base_address

    def get_pc_and_print(self) -> int:
        """Get PC value and print it for debugging."""
        pc = self.get_pc()
        print(f"{self.risc_name} PC: 0x{pc:08x} (relative: 0x{self.get_pc_relative():x})")
        return pc

    def read_gpr(self, reg_num: int) -> int:
        """Read general purpose register value.

        Args:
            reg_num: Register number (0-32)

        Returns:
            int: Register value

        Raises:
            ValueError: If register number is invalid
        """
        if not 0 <= reg_num <= 32:
            raise ValueError(f"Invalid register number {reg_num}. Must be between 0 and 32.")
        return self.risc_debug.read_gpr(reg_num)

    def write_gpr(self, reg_num: int, value: int):
        """Write general purpose register value.

        Args:
            reg_num: Register number (0-32)
            value: Value to write to the register

        Raises:
            ValueError: If register number is invalid
        """
        if not 0 <= reg_num <= 32:
            raise ValueError(f"Invalid register number {reg_num}. Must be between 0 and 32.")
        self.risc_debug.write_gpr(reg_num, value)

    def get_reg_num(self, reg_name: str) -> int:
        """Get register number from name.

        Args:
            reg_name: Register name (e.g. "zero", "ra", "sp", "t0", etc.)

        Returns:
            int: Register number
        """
        return get_register_index(reg_name)

    def read_status(self) -> BabyRiscDebugStatus:
        return self.debug_hardware.read_status()

    def get_elf_path(self, app_name):
        """Get the path to the ELF file."""
        arch = str(self.device._arch).lower()
        if arch == "wormhole_b0":
            arch = "wormhole"
        if self.risc_name.lower().startswith("erisc"):
            # For eriscs we can use brisc elf
            return f"build/riscv-src/{arch}/{app_name}.brisc.elf"
        else:
            return f"build/riscv-src/{arch}/{app_name}.{self.risc_name.lower()}.elf"

    def load_elf(self, app_name: str):
        self.loader.run_elf(self.parse_elf(app_name))

    def parse_elf(self, app_name: str):
        elf_path = self.get_elf_path(app_name)
        return get_parsed_elf_file(elf_path)
