
*** Running vivado
    with args -log sys_on_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_on_board.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sys_on_board.tcl -notrace
Command: synth_design -top sys_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10016 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 741.406 ; gain = 177.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sys_on_board' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/sys_on_board.vhd:38]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter CLK_PERIOD bound to: 10 - type: integer 
	Parameter BTN_NOISE_TIME bound to: 500000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/button_debouncer.vhd:20]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 500000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/button_debouncer.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (1#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/button_debouncer.vhd:20]
INFO: [Synth 8-638] synthesizing module 'Booth_multiplier' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/Booth_multiplier.vhd:40]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'right_shifter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/right_shifter.vhd:38]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ff_D' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/flip_flop_D.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ff_D' (2#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/flip_flop_D.vhd:33]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/mux_2to1.vhd:43]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/mux_2to1.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (3#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/mux_2to1.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'right_shifter' (4#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/right_shifter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'right_shifter__parameterized0' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/right_shifter.vhd:38]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'right_shifter__parameterized0' (4#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Shifter/Shifter.srcs/sources_1/new/right_shifter.vhd:38]
INFO: [Synth 8-638] synthesizing module 'register_pp' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/register_pp.vhd:44]
	Parameter dim bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_pp' (5#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/register_pp.vhd:44]
INFO: [Synth 8-638] synthesizing module 'adder_subtractor' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Adder_Subtractor/Adder_Subtractor.srcs/sources_1/new/adder_subtractor.vhd:35]
	Parameter NBIT bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Adder_Subtractor/Adder_Subtractor.srcs/sources_1/new/ripple_carry_adder.vhd:35]
	Parameter nbit bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Adder_Subtractor/Adder_Subtractor.srcs/sources_1/new/full_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (6#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Adder_Subtractor/Adder_Subtractor.srcs/sources_1/new/full_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (7#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Adder_Subtractor/Adder_Subtractor.srcs/sources_1/new/ripple_carry_adder.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'adder_subtractor' (8#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/vivado_projects/Adder_Subtractor/Adder_Subtractor.srcs/sources_1/new/adder_subtractor.vhd:35]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/counter.vhd:16]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'counter' (9#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/counter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/control_unit.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (10#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/control_unit.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'Booth_multiplier' (11#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/Booth_multiplier.vhd:40]
INFO: [Synth 8-638] synthesizing module 'digits_converter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/digits_converter.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'digits_converter' (12#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/digits_converter.vhd:31]
INFO: [Synth 8-638] synthesizing module 'display_7seg_manager' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:44]
INFO: [Synth 8-3491] module 'clock_filter' declared at 'C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/clock_filter.vhd:34' bound to instance 'clk_filter' of component 'clock_filter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clock_filter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/clock_filter.vhd:43]
	Parameter clk_in_freq bound to: 100000000 - type: integer 
	Parameter clk_out_freq bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_filter' (13#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/clock_filter.vhd:43]
	Parameter bits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/counter.vhd:6' bound to instance 'counter_mod8' of component 'counter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:94]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/counter.vhd:16]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (13#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/counter.vhd:16]
INFO: [Synth 8-3491] module 'digits_splitter' declared at 'C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/digits_splitter.vhd:39' bound to instance 'splitter' of component 'digits_splitter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:101]
INFO: [Synth 8-638] synthesizing module 'digits_splitter' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/digits_splitter.vhd:47]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/digits_splitter.vhd:80]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/digits_splitter.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'digits_splitter' (14#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/digits_splitter.vhd:47]
INFO: [Synth 8-3491] module 'cathodes_manager' declared at 'C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/cathodes_manager.vhd:11' bound to instance 'cat_man' of component 'cathodes_manager' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:108]
INFO: [Synth 8-638] synthesizing module 'cathodes_manager_dataflow_signed_decimal' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/cathodes_manager.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'cathodes_manager_dataflow_signed_decimal' (15#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/cathodes_manager.vhd:49]
INFO: [Synth 8-3491] module 'anodes_manager' declared at 'C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/anodes_manager.vhd:34' bound to instance 'an_man' of component 'anodes_manager' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:113]
INFO: [Synth 8-638] synthesizing module 'anodes_manager' [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/anodes_manager.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/anodes_manager.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'anodes_manager' (16#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/anodes_manager.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'display_7seg_manager' (17#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/imports/0_Components/display_7seg/display_7seg_manager.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sys_on_board' (18#1) [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/sources_1/new/sys_on_board.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 806.797 ; gain = 242.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 806.797 ; gain = 242.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 806.797 ; gain = 242.621
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/constrs_1/imports/vivado_projects/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/constrs_1/imports/vivado_projects/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.srcs/constrs_1/imports/vivado_projects/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 931.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 931.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 931.211 ; gain = 367.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 931.211 ; gain = 367.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 931.211 ; gain = 367.035
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                    init |                           000010 |                              001
                 shift_q |                           000100 |                              100
                 shift_a |                           001000 |                              101
                     add |                           010000 |                              010
                     sub |                           100000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 931.211 ; gain = 367.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module button_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module ff_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module register_pp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module adder_subtractor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      9 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 2     
Module digits_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module clock_filter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module anodes_manager 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 931.211 ; gain = 367.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 931.211 ; gain = 367.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 978.172 ; gain = 413.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   136|
|3     |LUT1   |    35|
|4     |LUT2   |    77|
|5     |LUT3   |   195|
|6     |LUT4   |   177|
|7     |LUT5   |   179|
|8     |LUT6   |   238|
|9     |MUXF7  |     1|
|10    |FDCE   |    40|
|11    |FDRE   |    65|
|12    |FDSE   |     1|
|13    |IBUF   |    19|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------------------------+------+
|      |Instance             |Module                        |Cells |
+------+---------------------+------------------------------+------+
|1     |top                  |                              |  1180|
|2     |  btn_deb            |button_debouncer              |    85|
|3     |  converter          |digits_converter              |   547|
|4     |  display            |display_7seg_manager          |    92|
|5     |    clk_filter       |clock_filter                  |    82|
|6     |    counter_mod8     |counter__parameterized1       |    10|
|7     |  multiplier         |Booth_multiplier              |   420|
|8     |    A                |right_shifter                 |   318|
|9     |      \comp[0].ff_D  |ff_D_8                        |     7|
|10    |      \comp[1].ff_D  |ff_D_9                        |    11|
|11    |      \comp[2].ff_D  |ff_D_10                       |     9|
|12    |      \comp[3].ff_D  |ff_D_11                       |     8|
|13    |      \comp[4].ff_D  |ff_D_12                       |    97|
|14    |      \comp[5].ff_D  |ff_D_13                       |     5|
|15    |      \comp[6].ff_D  |ff_D_14                       |     5|
|16    |      \comp[7].ff_D  |ff_D_15                       |   176|
|17    |    CU               |control_unit                  |    22|
|18    |    M                |register_pp                   |     8|
|19    |    Q__0             |right_shifter__parameterized0 |    64|
|20    |      \comp[0].ff_D  |ff_D                          |     2|
|21    |      \comp[1].ff_D  |ff_D_0                        |    16|
|22    |      \comp[2].ff_D  |ff_D_1                        |    10|
|23    |      \comp[3].ff_D  |ff_D_2                        |     8|
|24    |      \comp[4].ff_D  |ff_D_3                        |     6|
|25    |      \comp[5].ff_D  |ff_D_4                        |     9|
|26    |      \comp[6].ff_D  |ff_D_5                        |     5|
|27    |      \comp[7].ff_D  |ff_D_6                        |     3|
|28    |      \comp[8].ff_D  |ff_D_7                        |     5|
|29    |    counter          |counter                       |     8|
+------+---------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 979.184 ; gain = 290.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 979.184 ; gain = 415.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 991.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 991.922 ; gain = 694.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 991.922 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Donato/Desktop/vivado_projects/11_Moltiplicatore_di_Booth/11_Moltiplicatore_di_Booth.runs/synth_1/sys_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sys_on_board_utilization_synth.rpt -pb sys_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 30 11:32:05 2024...
