#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023708bf7cf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023708bf7e80 .scope module, "tb_riscv_processor" "tb_riscv_processor" 3 4;
 .timescale -9 -12;
L_0000023708c09ef0 .functor BUFZ 32, L_0000023708c7cf50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023708c79c20_0 .net *"_ivl_0", 31 0, L_0000023708c7cf50;  1 drivers
v0000023708c7a6c0_0 .net *"_ivl_2", 31 0, L_0000023708c7dc70;  1 drivers
v0000023708c795e0_0 .net *"_ivl_4", 29 0, L_0000023708c7dbd0;  1 drivers
L_0000023708c80478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023708c7a4e0_0 .net *"_ivl_6", 1 0, L_0000023708c80478;  1 drivers
v0000023708c7ada0_0 .net "alu_result_out", 31 0, L_0000023708c09c50;  1 drivers
v0000023708c79e00_0 .var "clk", 0 0;
v0000023708c7a580 .array "instr_mem", 63 0, 31 0;
v0000023708c7a1c0_0 .net "instruction_in", 31 0, L_0000023708c09ef0;  1 drivers
v0000023708c7a620_0 .net "mem_read_data_out", 31 0, L_0000023708c09cc0;  1 drivers
v0000023708c7ae40_0 .net "pc_out", 31 0, L_0000023708c09be0;  1 drivers
L_0000023708c7cf50 .array/port v0000023708c7a580, L_0000023708c7dc70;
L_0000023708c7dbd0 .part L_0000023708c09be0, 2, 30;
L_0000023708c7dc70 .concat [ 30 2 0 0], L_0000023708c7dbd0, L_0000023708c80478;
S_0000023708bea950 .scope module, "dut" "riscv_processor" 3 13, 4 9 0, S_0000023708bf7e80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Instruction";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ALUResult_out";
    .port_info 4 /OUTPUT 32 "Mem_ReadData_out";
L_0000023708c09b00 .functor BUFZ 32, L_0000023708c7de50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023708c09550 .functor AND 1, v0000023708c12b70_0, L_0000023708c7d090, C4<1>, C4<1>;
L_0000023708c09e80 .functor OR 1, L_0000023708c09550, v0000023708c13930_0, C4<0>, C4<0>;
L_0000023708c09be0 .functor BUFZ 32, v0000023708c777b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023708c09c50 .functor BUFZ 32, v0000023708c13570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023708c09cc0 .functor BUFZ 32, L_0000023708c7db30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023708c792c0_0 .net "ALUControl", 2 0, v0000023708c12a30_0;  1 drivers
v0000023708c79cc0_0 .net "ALUResult_out", 31 0, L_0000023708c09c50;  alias, 1 drivers
v0000023708c79ea0_0 .net "ALUSrc", 0 0, v0000023708c13750_0;  1 drivers
v0000023708c7a9e0_0 .net "ALU_InputA", 31 0, L_0000023708c09b00;  1 drivers
v0000023708c7b020_0 .net "ALU_InputB", 31 0, L_0000023708c7da90;  1 drivers
v0000023708c7a8a0_0 .net "ALU_Result", 31 0, v0000023708c13570_0;  1 drivers
v0000023708c79680_0 .net "ALU_Zero", 0 0, L_0000023708c7d090;  1 drivers
v0000023708c79540_0 .net "Branch", 0 0, v0000023708c12b70_0;  1 drivers
v0000023708c79720_0 .net "ImmExtended", 31 0, v0000023708c12850_0;  1 drivers
v0000023708c7a080_0 .net "ImmSrc", 1 0, v0000023708c122b0_0;  1 drivers
v0000023708c797c0_0 .net "Instruction", 31 0, L_0000023708c09ef0;  alias, 1 drivers
v0000023708c7a300_0 .net "Jump", 0 0, v0000023708c13930_0;  1 drivers
v0000023708c7a800_0 .net "MemWrite", 0 0, v0000023708c137f0_0;  1 drivers
v0000023708c79860_0 .net "Mem_ReadData", 31 0, L_0000023708c7db30;  1 drivers
v0000023708c7ac60_0 .net "Mem_ReadData_out", 31 0, L_0000023708c09cc0;  alias, 1 drivers
v0000023708c79a40_0 .net "PCSrc", 0 0, L_0000023708c09e80;  1 drivers
v0000023708c79f40_0 .net "PC_current", 31 0, v0000023708c777b0_0;  1 drivers
v0000023708c79d60_0 .net "PC_next", 31 0, L_0000023708c7ce10;  1 drivers
v0000023708c79900_0 .net "PC_out", 31 0, L_0000023708c09be0;  alias, 1 drivers
v0000023708c7abc0_0 .net "PC_plus4", 31 0, L_0000023708c7e7b0;  1 drivers
v0000023708c7a940_0 .net "PC_target", 31 0, L_0000023708c7e8f0;  1 drivers
v0000023708c79360_0 .net "RegWrite", 0 0, v0000023708c12cb0_0;  1 drivers
v0000023708c79fe0_0 .net "Reg_ReadData1", 31 0, L_0000023708c7de50;  1 drivers
v0000023708c79b80_0 .net "Reg_ReadData2", 31 0, L_0000023708c7def0;  1 drivers
v0000023708c79220_0 .net "ResultSrc", 1 0, v0000023708c13a70_0;  1 drivers
v0000023708c7a120_0 .var "Result_WriteData", 31 0;
L_0000023708c80430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023708c7a440_0 .net/2u *"_ivl_16", 31 0, L_0000023708c80430;  1 drivers
v0000023708c7a3a0_0 .net *"_ivl_22", 0 0, L_0000023708c09550;  1 drivers
v0000023708c799a0_0 .net "clk", 0 0, v0000023708c79e00_0;  1 drivers
v0000023708c7aa80_0 .net "funct3", 2 0, L_0000023708c7d270;  1 drivers
v0000023708c794a0_0 .net "funct7b5", 0 0, L_0000023708c7e670;  1 drivers
v0000023708c7ad00_0 .net "opcode", 6 0, L_0000023708c7aee0;  1 drivers
v0000023708c79400_0 .net "rd_addr", 4 0, L_0000023708c7b0c0;  1 drivers
v0000023708c7ab20_0 .net "rs1_addr", 4 0, L_0000023708c7a260;  1 drivers
v0000023708c79ae0_0 .net "rs2_addr", 4 0, L_0000023708c7af80;  1 drivers
E_0000023708c03490 .event anyedge, v0000023708c13a70_0, v0000023708c13570_0, v0000023708c13b10_0, v0000023708c7abc0_0;
L_0000023708c7aee0 .part L_0000023708c09ef0, 0, 7;
L_0000023708c7a260 .part L_0000023708c09ef0, 15, 5;
L_0000023708c7af80 .part L_0000023708c09ef0, 20, 5;
L_0000023708c7b0c0 .part L_0000023708c09ef0, 7, 5;
L_0000023708c7d270 .part L_0000023708c09ef0, 12, 3;
L_0000023708c7e670 .part L_0000023708c09ef0, 30, 1;
L_0000023708c7da90 .functor MUXZ 32, L_0000023708c7def0, v0000023708c12850_0, v0000023708c13750_0, C4<>;
L_0000023708c7e7b0 .arith/sum 32, v0000023708c777b0_0, L_0000023708c80430;
L_0000023708c7e8f0 .arith/sum 32, v0000023708c777b0_0, v0000023708c12850_0;
L_0000023708c7ce10 .functor MUXZ 32, L_0000023708c7e7b0, L_0000023708c7e8f0, L_0000023708c09e80, C4<>;
S_0000023708beaae0 .scope module, "alu_unit" "alu" 4 115, 5 1 0, S_0000023708bea950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000023708c120d0_0 .net "A", 31 0, L_0000023708c09b00;  alias, 1 drivers
v0000023708c13f70_0 .net "ALUControl", 2 0, v0000023708c12a30_0;  alias, 1 drivers
v0000023708c13070_0 .net "B", 31 0, L_0000023708c7da90;  alias, 1 drivers
v0000023708c13570_0 .var "Result", 31 0;
v0000023708c12210_0 .net "Zero", 0 0, L_0000023708c7d090;  alias, 1 drivers
L_0000023708c802c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023708c139d0_0 .net/2u *"_ivl_0", 31 0, L_0000023708c802c8;  1 drivers
E_0000023708c03b50 .event anyedge, v0000023708c13f70_0, v0000023708c120d0_0, v0000023708c13070_0;
L_0000023708c7d090 .cmp/eq 32, v0000023708c13570_0, L_0000023708c802c8;
S_0000023708be0970 .scope module, "ctrl_unit" "control_unit" 4 77, 6 1 0, S_0000023708bea950;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 2 "ImmSrc";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "ResultSrc";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 3 "ALUControl";
P_0000023708beac70 .param/l "BEQ" 1 6 23, C4<1100011>;
P_0000023708beaca8 .param/l "ITYPE_ALU" 1 6 24, C4<0010011>;
P_0000023708beace0 .param/l "JAL" 1 6 25, C4<1101111>;
P_0000023708bead18 .param/l "LW" 1 6 20, C4<0000011>;
P_0000023708bead50 .param/l "RTYPE" 1 6 22, C4<0110011>;
P_0000023708bead88 .param/l "SW" 1 6 21, C4<0100011>;
v0000023708c12a30_0 .var "ALUControl", 2 0;
v0000023708c13110_0 .var "ALUOp", 1 0;
v0000023708c13750_0 .var "ALUSrc", 0 0;
v0000023708c12b70_0 .var "Branch", 0 0;
v0000023708c122b0_0 .var "ImmSrc", 1 0;
v0000023708c13930_0 .var "Jump", 0 0;
v0000023708c137f0_0 .var "MemWrite", 0 0;
v0000023708c13d90_0 .net "Opcode", 6 0, L_0000023708c7aee0;  alias, 1 drivers
v0000023708c12cb0_0 .var "RegWrite", 0 0;
v0000023708c13a70_0 .var "ResultSrc", 1 0;
v0000023708c13890_0 .net "funct3", 2 0, L_0000023708c7d270;  alias, 1 drivers
v0000023708c12670_0 .net "funct7b5", 0 0, L_0000023708c7e670;  alias, 1 drivers
E_0000023708c03290 .event anyedge, v0000023708c13110_0, v0000023708c13890_0, v0000023708c12670_0, v0000023708c13d90_0;
E_0000023708c03390 .event anyedge, v0000023708c13d90_0;
S_0000023708be0b00 .scope module, "data_mem" "data_memory" 4 124, 7 1 0, S_0000023708bea950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "ReadData";
P_0000023708b79d30 .param/l "ADDR_WIDTH" 1 7 10, +C4<00000000000000000000000000001010>;
P_0000023708b79d68 .param/l "MEM_WORDS" 0 7 9, +C4<00000000000000000000010000000000>;
v0000023708c13250_0 .net "Address", 31 0, v0000023708c13570_0;  alias, 1 drivers
v0000023708c12710_0 .net "MemWrite", 0 0, v0000023708c137f0_0;  alias, 1 drivers
v0000023708c13b10_0 .net "ReadData", 31 0, L_0000023708c7db30;  alias, 1 drivers
v0000023708c13bb0_0 .net "WriteData", 31 0, L_0000023708c7def0;  alias, 1 drivers
v0000023708c12c10_0 .net *"_ivl_10", 31 0, L_0000023708c7d8b0;  1 drivers
v0000023708c13c50_0 .net *"_ivl_12", 11 0, L_0000023708c7d950;  1 drivers
L_0000023708c803a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023708c13e30_0 .net *"_ivl_15", 1 0, L_0000023708c803a0;  1 drivers
L_0000023708c803e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0000023708c12350_0 .net *"_ivl_16", 31 0, L_0000023708c803e8;  1 drivers
v0000023708c123f0_0 .net *"_ivl_2", 31 0, L_0000023708c7d810;  1 drivers
L_0000023708c80310 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023708c131b0_0 .net *"_ivl_5", 21 0, L_0000023708c80310;  1 drivers
L_0000023708c80358 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000023708c132f0_0 .net/2u *"_ivl_6", 31 0, L_0000023708c80358;  1 drivers
v0000023708c12ad0_0 .net *"_ivl_8", 0 0, L_0000023708c7cd70;  1 drivers
v0000023708c12490_0 .net "clk", 0 0, v0000023708c79e00_0;  alias, 1 drivers
v0000023708c12530 .array "memory", 0 1023, 31 0;
v0000023708c127b0_0 .net "word_addr", 9 0, L_0000023708c7d130;  1 drivers
E_0000023708c03c50 .event posedge, v0000023708c12490_0;
L_0000023708c7d130 .part v0000023708c13570_0, 2, 10;
L_0000023708c7d810 .concat [ 10 22 0 0], L_0000023708c7d130, L_0000023708c80310;
L_0000023708c7cd70 .cmp/gt 32, L_0000023708c80358, L_0000023708c7d810;
L_0000023708c7d8b0 .array/port v0000023708c12530, L_0000023708c7d950;
L_0000023708c7d950 .concat [ 10 2 0 0], L_0000023708c7d130, L_0000023708c803a0;
L_0000023708c7db30 .functor MUXZ 32, L_0000023708c803e8, L_0000023708c7d8b0, L_0000023708c7cd70, C4<>;
S_0000023708bd9100 .scope module, "imm_gen" "immediate_generator" 4 104, 8 2 0, S_0000023708bea950;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0000023708be0c90 .param/l "B_TYPE" 1 8 10, C4<10>;
P_0000023708be0cc8 .param/l "I_TYPE" 1 8 8, C4<00>;
P_0000023708be0d00 .param/l "J_TYPE" 1 8 11, C4<11>;
P_0000023708be0d38 .param/l "S_TYPE" 1 8 9, C4<01>;
v0000023708c12850_0 .var "ImmExt", 31 0;
v0000023708c12990_0 .net "ImmSrc", 1 0, v0000023708c122b0_0;  alias, 1 drivers
v0000023708c0aef0_0 .net "Instruction", 31 0, L_0000023708c09ef0;  alias, 1 drivers
v0000023708c78ed0_0 .net *"_ivl_1", 0 0, L_0000023708c7d6d0;  1 drivers
v0000023708c78110_0 .net *"_ivl_10", 19 0, L_0000023708c7e850;  1 drivers
v0000023708c77710_0 .net *"_ivl_13", 6 0, L_0000023708c7e030;  1 drivers
v0000023708c772b0_0 .net *"_ivl_15", 4 0, L_0000023708c7d450;  1 drivers
v0000023708c78b10_0 .net *"_ivl_19", 0 0, L_0000023708c7ca50;  1 drivers
v0000023708c784d0_0 .net *"_ivl_2", 19 0, L_0000023708c7e2b0;  1 drivers
v0000023708c790b0_0 .net *"_ivl_21", 0 0, L_0000023708c7e5d0;  1 drivers
v0000023708c77fd0_0 .net *"_ivl_23", 5 0, L_0000023708c7e490;  1 drivers
v0000023708c78570_0 .net *"_ivl_25", 3 0, L_0000023708c7ddb0;  1 drivers
L_0000023708c80238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023708c77490_0 .net/2u *"_ivl_26", 0 0, L_0000023708c80238;  1 drivers
v0000023708c78c50_0 .net *"_ivl_31", 0 0, L_0000023708c7caf0;  1 drivers
v0000023708c77670_0 .net *"_ivl_32", 18 0, L_0000023708c7d770;  1 drivers
v0000023708c77850_0 .net *"_ivl_37", 0 0, L_0000023708c7cb90;  1 drivers
v0000023708c782f0_0 .net *"_ivl_39", 7 0, L_0000023708c7e530;  1 drivers
v0000023708c781b0_0 .net *"_ivl_41", 0 0, L_0000023708c7cc30;  1 drivers
v0000023708c787f0_0 .net *"_ivl_43", 9 0, L_0000023708c7e350;  1 drivers
L_0000023708c80280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023708c77c10_0 .net/2u *"_ivl_44", 0 0, L_0000023708c80280;  1 drivers
v0000023708c77cb0_0 .net *"_ivl_49", 0 0, L_0000023708c7d630;  1 drivers
v0000023708c77d50_0 .net *"_ivl_5", 11 0, L_0000023708c7e170;  1 drivers
v0000023708c77350_0 .net *"_ivl_50", 10 0, L_0000023708c7e3f0;  1 drivers
v0000023708c78f70_0 .net *"_ivl_9", 0 0, L_0000023708c7e710;  1 drivers
v0000023708c778f0_0 .net "imm_b_ext", 31 0, L_0000023708c7d3b0;  1 drivers
v0000023708c78bb0_0 .net "imm_b_val", 12 0, L_0000023708c7df90;  1 drivers
v0000023708c78750_0 .net "imm_i_ext", 31 0, L_0000023708c7ceb0;  1 drivers
v0000023708c773f0_0 .net "imm_j_ext", 31 0, L_0000023708c7d9f0;  1 drivers
v0000023708c77df0_0 .net "imm_j_val", 20 0, L_0000023708c7ccd0;  1 drivers
v0000023708c78390_0 .net "imm_s_ext", 31 0, L_0000023708c7d590;  1 drivers
E_0000023708c03cd0/0 .event anyedge, v0000023708c122b0_0, v0000023708c78750_0, v0000023708c78390_0, v0000023708c778f0_0;
E_0000023708c03cd0/1 .event anyedge, v0000023708c773f0_0;
E_0000023708c03cd0 .event/or E_0000023708c03cd0/0, E_0000023708c03cd0/1;
L_0000023708c7d6d0 .part L_0000023708c09ef0, 31, 1;
LS_0000023708c7e2b0_0_0 .concat [ 1 1 1 1], L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0;
LS_0000023708c7e2b0_0_4 .concat [ 1 1 1 1], L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0;
LS_0000023708c7e2b0_0_8 .concat [ 1 1 1 1], L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0;
LS_0000023708c7e2b0_0_12 .concat [ 1 1 1 1], L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0;
LS_0000023708c7e2b0_0_16 .concat [ 1 1 1 1], L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0, L_0000023708c7d6d0;
LS_0000023708c7e2b0_1_0 .concat [ 4 4 4 4], LS_0000023708c7e2b0_0_0, LS_0000023708c7e2b0_0_4, LS_0000023708c7e2b0_0_8, LS_0000023708c7e2b0_0_12;
LS_0000023708c7e2b0_1_4 .concat [ 4 0 0 0], LS_0000023708c7e2b0_0_16;
L_0000023708c7e2b0 .concat [ 16 4 0 0], LS_0000023708c7e2b0_1_0, LS_0000023708c7e2b0_1_4;
L_0000023708c7e170 .part L_0000023708c09ef0, 20, 12;
L_0000023708c7ceb0 .concat [ 12 20 0 0], L_0000023708c7e170, L_0000023708c7e2b0;
L_0000023708c7e710 .part L_0000023708c09ef0, 31, 1;
LS_0000023708c7e850_0_0 .concat [ 1 1 1 1], L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710;
LS_0000023708c7e850_0_4 .concat [ 1 1 1 1], L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710;
LS_0000023708c7e850_0_8 .concat [ 1 1 1 1], L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710;
LS_0000023708c7e850_0_12 .concat [ 1 1 1 1], L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710;
LS_0000023708c7e850_0_16 .concat [ 1 1 1 1], L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710, L_0000023708c7e710;
LS_0000023708c7e850_1_0 .concat [ 4 4 4 4], LS_0000023708c7e850_0_0, LS_0000023708c7e850_0_4, LS_0000023708c7e850_0_8, LS_0000023708c7e850_0_12;
LS_0000023708c7e850_1_4 .concat [ 4 0 0 0], LS_0000023708c7e850_0_16;
L_0000023708c7e850 .concat [ 16 4 0 0], LS_0000023708c7e850_1_0, LS_0000023708c7e850_1_4;
L_0000023708c7e030 .part L_0000023708c09ef0, 25, 7;
L_0000023708c7d450 .part L_0000023708c09ef0, 7, 5;
L_0000023708c7d590 .concat [ 5 7 20 0], L_0000023708c7d450, L_0000023708c7e030, L_0000023708c7e850;
L_0000023708c7ca50 .part L_0000023708c09ef0, 31, 1;
L_0000023708c7e5d0 .part L_0000023708c09ef0, 7, 1;
L_0000023708c7e490 .part L_0000023708c09ef0, 25, 6;
L_0000023708c7ddb0 .part L_0000023708c09ef0, 8, 4;
LS_0000023708c7df90_0_0 .concat [ 1 4 6 1], L_0000023708c80238, L_0000023708c7ddb0, L_0000023708c7e490, L_0000023708c7e5d0;
LS_0000023708c7df90_0_4 .concat [ 1 0 0 0], L_0000023708c7ca50;
L_0000023708c7df90 .concat [ 12 1 0 0], LS_0000023708c7df90_0_0, LS_0000023708c7df90_0_4;
L_0000023708c7caf0 .part L_0000023708c7df90, 12, 1;
LS_0000023708c7d770_0_0 .concat [ 1 1 1 1], L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0;
LS_0000023708c7d770_0_4 .concat [ 1 1 1 1], L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0;
LS_0000023708c7d770_0_8 .concat [ 1 1 1 1], L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0;
LS_0000023708c7d770_0_12 .concat [ 1 1 1 1], L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0;
LS_0000023708c7d770_0_16 .concat [ 1 1 1 0], L_0000023708c7caf0, L_0000023708c7caf0, L_0000023708c7caf0;
LS_0000023708c7d770_1_0 .concat [ 4 4 4 4], LS_0000023708c7d770_0_0, LS_0000023708c7d770_0_4, LS_0000023708c7d770_0_8, LS_0000023708c7d770_0_12;
LS_0000023708c7d770_1_4 .concat [ 3 0 0 0], LS_0000023708c7d770_0_16;
L_0000023708c7d770 .concat [ 16 3 0 0], LS_0000023708c7d770_1_0, LS_0000023708c7d770_1_4;
L_0000023708c7d3b0 .concat [ 13 19 0 0], L_0000023708c7df90, L_0000023708c7d770;
L_0000023708c7cb90 .part L_0000023708c09ef0, 31, 1;
L_0000023708c7e530 .part L_0000023708c09ef0, 12, 8;
L_0000023708c7cc30 .part L_0000023708c09ef0, 20, 1;
L_0000023708c7e350 .part L_0000023708c09ef0, 21, 10;
LS_0000023708c7ccd0_0_0 .concat [ 1 10 1 8], L_0000023708c80280, L_0000023708c7e350, L_0000023708c7cc30, L_0000023708c7e530;
LS_0000023708c7ccd0_0_4 .concat [ 1 0 0 0], L_0000023708c7cb90;
L_0000023708c7ccd0 .concat [ 20 1 0 0], LS_0000023708c7ccd0_0_0, LS_0000023708c7ccd0_0_4;
L_0000023708c7d630 .part L_0000023708c7ccd0, 20, 1;
LS_0000023708c7e3f0_0_0 .concat [ 1 1 1 1], L_0000023708c7d630, L_0000023708c7d630, L_0000023708c7d630, L_0000023708c7d630;
LS_0000023708c7e3f0_0_4 .concat [ 1 1 1 1], L_0000023708c7d630, L_0000023708c7d630, L_0000023708c7d630, L_0000023708c7d630;
LS_0000023708c7e3f0_0_8 .concat [ 1 1 1 0], L_0000023708c7d630, L_0000023708c7d630, L_0000023708c7d630;
L_0000023708c7e3f0 .concat [ 4 4 3 0], LS_0000023708c7e3f0_0_0, LS_0000023708c7e3f0_0_4, LS_0000023708c7e3f0_0_8;
L_0000023708c7d9f0 .concat [ 21 11 0 0], L_0000023708c7ccd0, L_0000023708c7e3f0;
S_0000023708bd93a0 .scope module, "pc_reg" "pc_register" 4 70, 9 1 0, S_0000023708bea950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "NextPC";
    .port_info 2 /OUTPUT 32 "PC";
v0000023708c78430_0 .net "NextPC", 31 0, L_0000023708c7ce10;  alias, 1 drivers
v0000023708c777b0_0 .var "PC", 31 0;
v0000023708c77530_0 .net "clk", 0 0, v0000023708c79e00_0;  alias, 1 drivers
S_0000023708bd5200 .scope module, "reg_file" "register_file" 4 92, 10 1 0, S_0000023708bea950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
v0000023708c77990_0 .net "ReadData1", 31 0, L_0000023708c7de50;  alias, 1 drivers
v0000023708c77e90_0 .net "ReadData2", 31 0, L_0000023708c7def0;  alias, 1 drivers
v0000023708c78250_0 .net "RegWrite", 0 0, v0000023708c12cb0_0;  alias, 1 drivers
v0000023708c78610_0 .net "WriteData", 31 0, v0000023708c7a120_0;  1 drivers
L_0000023708c80088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023708c786b0_0 .net/2u *"_ivl_0", 4 0, L_0000023708c80088;  1 drivers
L_0000023708c80118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023708c79010_0 .net *"_ivl_11", 1 0, L_0000023708c80118;  1 drivers
L_0000023708c80160 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023708c77210_0 .net/2u *"_ivl_14", 4 0, L_0000023708c80160;  1 drivers
v0000023708c775d0_0 .net *"_ivl_16", 0 0, L_0000023708c7e0d0;  1 drivers
L_0000023708c801a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023708c77a30_0 .net/2u *"_ivl_18", 31 0, L_0000023708c801a8;  1 drivers
v0000023708c78890_0 .net *"_ivl_2", 0 0, L_0000023708c7d1d0;  1 drivers
v0000023708c789d0_0 .net *"_ivl_20", 31 0, L_0000023708c7d4f0;  1 drivers
v0000023708c77ad0_0 .net *"_ivl_22", 6 0, L_0000023708c7e210;  1 drivers
L_0000023708c801f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023708c78070_0 .net *"_ivl_25", 1 0, L_0000023708c801f0;  1 drivers
L_0000023708c800d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023708c77f30_0 .net/2u *"_ivl_4", 31 0, L_0000023708c800d0;  1 drivers
v0000023708c78a70_0 .net *"_ivl_6", 31 0, L_0000023708c7dd10;  1 drivers
v0000023708c77b70_0 .net *"_ivl_8", 6 0, L_0000023708c7d310;  1 drivers
v0000023708c78930_0 .net "clk", 0 0, v0000023708c79e00_0;  alias, 1 drivers
v0000023708c78cf0_0 .net "rd_addr", 4 0, L_0000023708c7b0c0;  alias, 1 drivers
v0000023708c78d90 .array "registers", 0 31, 31 0;
v0000023708c78e30_0 .net "rs1_addr", 4 0, L_0000023708c7a260;  alias, 1 drivers
v0000023708c7a760_0 .net "rs2_addr", 4 0, L_0000023708c7af80;  alias, 1 drivers
L_0000023708c7d1d0 .cmp/eq 5, L_0000023708c7a260, L_0000023708c80088;
L_0000023708c7dd10 .array/port v0000023708c78d90, L_0000023708c7d310;
L_0000023708c7d310 .concat [ 5 2 0 0], L_0000023708c7a260, L_0000023708c80118;
L_0000023708c7de50 .functor MUXZ 32, L_0000023708c7dd10, L_0000023708c800d0, L_0000023708c7d1d0, C4<>;
L_0000023708c7e0d0 .cmp/eq 5, L_0000023708c7af80, L_0000023708c80160;
L_0000023708c7d4f0 .array/port v0000023708c78d90, L_0000023708c7e210;
L_0000023708c7e210 .concat [ 5 2 0 0], L_0000023708c7af80, L_0000023708c801f0;
L_0000023708c7def0 .functor MUXZ 32, L_0000023708c7d4f0, L_0000023708c801a8, L_0000023708c7e0d0, C4<>;
    .scope S_0000023708bd93a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023708c777b0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000023708bd93a0;
T_1 ;
    %wait E_0000023708c03c50;
    %load/vec4 v0000023708c78430_0;
    %assign/vec4 v0000023708c777b0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023708be0970;
T_2 ;
Ewait_0 .event/or E_0000023708c03390, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %load/vec4 v0000023708c13d90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c12cb0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023708c122b0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000023708c13750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c137f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023708c13a70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c12b70_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000023708c13110_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023708c13930_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023708be0970;
T_3 ;
Ewait_1 .event/or E_0000023708c03290, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000023708c13110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0000023708c13890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0000023708c12670_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.13, 4;
    %load/vec4 v0000023708c13d90_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
T_3.12 ;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000023708c12a30_0, 0, 3;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023708bd5200;
T_4 ;
    %wait E_0000023708c03c50;
    %load/vec4 v0000023708c78250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000023708c78cf0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000023708c78610_0;
    %load/vec4 v0000023708c78cf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023708c78d90, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023708bd9100;
T_5 ;
Ewait_2 .event/or E_0000023708c03cd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0000023708c12990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023708c12850_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000023708c78750_0;
    %store/vec4 v0000023708c12850_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000023708c78390_0;
    %store/vec4 v0000023708c12850_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000023708c778f0_0;
    %store/vec4 v0000023708c12850_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000023708c773f0_0;
    %store/vec4 v0000023708c12850_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023708beaae0;
T_6 ;
Ewait_3 .event/or E_0000023708c03b50, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0000023708c13f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023708c13570_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0000023708c120d0_0;
    %load/vec4 v0000023708c13070_0;
    %add;
    %store/vec4 v0000023708c13570_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0000023708c120d0_0;
    %load/vec4 v0000023708c13070_0;
    %sub;
    %store/vec4 v0000023708c13570_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0000023708c120d0_0;
    %load/vec4 v0000023708c13070_0;
    %and;
    %store/vec4 v0000023708c13570_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0000023708c120d0_0;
    %load/vec4 v0000023708c13070_0;
    %or;
    %store/vec4 v0000023708c13570_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0000023708c120d0_0;
    %load/vec4 v0000023708c13070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v0000023708c13570_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023708be0b00;
T_7 ;
    %wait E_0000023708c03c50;
    %load/vec4 v0000023708c12710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023708c127b0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0000023708c13bb0_0;
    %load/vec4 v0000023708c127b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023708c12530, 0, 4;
T_7.2 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023708bea950;
T_8 ;
Ewait_4 .event/or E_0000023708c03490, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0000023708c79220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000023708c7a120_0, 0, 32;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0000023708c7a8a0_0;
    %store/vec4 v0000023708c7a120_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0000023708c79860_0;
    %store/vec4 v0000023708c7a120_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000023708c7abc0_0;
    %store/vec4 v0000023708c7a120_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023708bf7e80;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023708c79e00_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v0000023708c79e00_0;
    %inv;
    %store/vec4 v0000023708c79e00_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_0000023708bf7e80;
T_10 ;
    %pushi/vec4 10485907, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 20971795, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 1074856499, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 2138803, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 4252467, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 2159539, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 4289823763, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 10626195, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 89351443, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 15955347, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 3154979, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 8398339, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 4228195, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 103810707, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 8388847, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 92276499, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 2099091, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 4294412179, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 492643, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %pushi/vec4 4288671983, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000023708c7a580, 4, 0;
    %vpi_call/w 3 52 "$dumpfile", "wave_q1.vcd" {0 0 0};
    %vpi_call/w 3 53 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023708bf7e80 {0 0 0};
    %delay 210000, 0;
    %vpi_call/w 3 57 "$display", "Simulasyon tamamlandi!" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb_riscv_processor.v";
    "./riscv_processor.v";
    "./alu.v";
    "./control_unit.v";
    "./data_memory.v";
    "./immediate_generator.v";
    "./pc_register.v";
    "./register_file.v";
