/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Feb 10 20:19:14 2015
 *                 Full Compile MD5 Checksum  e8d9d0a01e2f20eb8011ecef7e0bac74
 *                     (minus title and desc)
 *                 MD5 Checksum               a45bd4587312efc41f82b332e8acbccd
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_MFD_1_H__
#define BCHP_MFD_1_H__

/***************************************************************************
 *MFD_1 - MPEG Feeder 1 Registers
 ***************************************************************************/
#define BCHP_MFD_1_REVISION_ID                   0x00600400 /* [RO] MPEG/Video Feeder Revision Register */
#define BCHP_MFD_1_FEEDER_CNTL                   0x00600404 /* [RW] MPEG/Video Feeder Control Register */
#define BCHP_MFD_1_FIXED_COLOUR                  0x00600408 /* [RW] MPEG/Video Feeder Fixed Colour Value Register */
#define BCHP_MFD_1_LAC_CNTL                      0x0060040c /* [RW] MPEG/Video Feeder LAC Control Register */
#define BCHP_MFD_1_STRIDE                        0x00600410 /* [RW] MPEG/Video Feeder Stride Register */
#define BCHP_MFD_1_DISP_HSIZE                    0x00600414 /* [RW] MPEG/Video Feeder Horizontal Display Size Register */
#define BCHP_MFD_1_DISP_VSIZE                    0x00600418 /* [RW] MPEG/Video Feeder Vertical Display Size Register */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0          0x0060041c /* [RW] MPEG/Video Feeder Line Address0 Register */
#define BCHP_MFD_1_US_422_TO_444_DERING          0x00600420 /* [RW] MPEG/Video Feeder 4:2:2 to 4:4:4 Conversion Register */
#define BCHP_MFD_1_DATA_MODE                     0x00600424 /* [RW] MPEG/Video Feeder Data Mode Register */
#define BCHP_MFD_1_PIC_OFFSET                    0x00600428 /* [RW] MPEG/Video Feeder Picture Offset Register */
#define BCHP_MFD_1_BYTE_ORDER                    0x0060042c /* [RW] 8bit YCbCr PACKED_NEW Format byte order control */
#define BCHP_MFD_1_PIC_FEED_CMD                  0x00600430 /* [XRW] MPEG/Video Feeder Picture Feed Command Register */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1          0x00600434 /* [RW] MPEG/Video Feeder Line Address1 Register */
#define BCHP_MFD_1_CHROMA_SAMPLING_CNTL          0x00600438 /* [RW] MPEG Feeder Chroma Sampling Control Register */
#define BCHP_MFD_1_LUMA_NMBY                     0x0060043c /* [RW] MPEG Feeder Luma NMBY Size Register */
#define BCHP_MFD_1_CHROMA_NMBY                   0x00600440 /* [RW] MPEG Feeder Chroma NMBY Size Register */
#define BCHP_MFD_1_CRC_CTRL                      0x00600444 /* [RW] MPEG/Video Feeder CRC Control Register */
#define BCHP_MFD_1_CRC_SEED                      0x00600448 /* [RW] MPEG/Video Feeder CRC Seed Register */
#define BCHP_MFD_1_RANGE_EXP_REMAP_CNTL          0x00600454 /* [RW] MPEG/Video Feeder Range Expansion / Remapping Control Register */
#define BCHP_MFD_1_FEED_STATUS                   0x00600458 /* [RO] MPEG/Video Feeder Feed Status Register */
#define BCHP_MFD_1_PICTURE0_LAC_LINE_ADDR_0      0x0060045c /* [RO] MPEG/Video Feeder Line Address Computer Line Address0 Register */
#define BCHP_MFD_1_PICTURE0_LAC_LINE_ADDR_1      0x00600460 /* [RO] MPEG/Video Feeder Line Address Computer Line Address1 Register */
#define BCHP_MFD_1_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG 0x00600464 /* [RO] MPEG/Video Feeder Line Address Computer Chroma Vertical Filter Configuration Register */
#define BCHP_MFD_1_LAC_LINE_FEED_CNTL            0x00600468 /* [RO] MPEG/Video Feeder Line Address Computer Line Feed Control Register */
#define BCHP_MFD_1_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x0060046c /* [RW] MPEG/Video Feeder Timeout and Repeat Picture Control Register */
#define BCHP_MFD_1_BVB_RX_STALL_TIMEOUT_CNTL     0x00600470 /* [RW] MPEG/Video Feeder BVB Receiver Stall Timeout Control Register */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS 0x00600474 /* [RO] MPEG/Video Feeder Error Interrupt Status Register */
#define BCHP_MFD_1_FEEDER_ERROR_INTERRUPT_STATUS_CLR 0x00600478 /* [WO] MPEG/Video Feeder Error Interrupt Status Clear Register */
#define BCHP_MFD_1_FEEDER_BVB_STATUS             0x0060047c /* [RO] MPEG/Video Feeder BVB Status Register */
#define BCHP_MFD_1_FEEDER_BVB_STATUS_CLR         0x00600480 /* [WO] MPEG/Video Feeder BVB Status Clear Register */
#define BCHP_MFD_1_TEST_MODE_CNTL                0x00600484 /* [RW] MPEG/Video Feeder Test Mode Control Register */
#define BCHP_MFD_1_BVB_SAMPLE_DATA               0x00600488 /* [RO] MPEG/Video Feeder BVB Output Sample Data Register */
#define BCHP_MFD_1_TEST_PORT_CNTL                0x0060048c /* [RW] MPEG/Video Feeder Test port Control Register */
#define BCHP_MFD_1_TEST_PORT_DATA                0x00600490 /* [RO] MPEG/Video Feeder Test port Data Register */
#define BCHP_MFD_1_CFG_STATUS                    0x00600494 /* [RO] MPEG/Video Feeder Hardware Configuration Register */
#define BCHP_MFD_1_CHROMA_REPOSITION_DERING_ENABLE 0x00600498 /* [RW] Dering enable for the chroma reposition filter. */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_0_R        0x00600550 /* [RW] MPEG/Video Feeder Line Address0 Register */
#define BCHP_MFD_1_PICTURE0_LINE_ADDR_1_R        0x00600554 /* [RW] MPEG/Video Feeder Line Address1 Register */
#define BCHP_MFD_1_LUMA_CRC                      0x00600558 /* [RO] MPEG/Video Feeder Luma CRC Register */
#define BCHP_MFD_1_CHROMA_CRC                    0x0060055c /* [RO] MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_1_CHROMA_1_CRC                  0x00600560 /* [RO] MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_1_LUMA_CRC_R                    0x00600564 /* [RO] MPEG/Video Feeder Luma CRC Register */
#define BCHP_MFD_1_CHROMA_CRC_R                  0x00600568 /* [RO] MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_1_CHROMA_1_CRC_R                0x0060056c /* [RO] MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_1_SCB_STATUS                    0x006005f4 /* [RO] SCB Status Register */
#define BCHP_MFD_1_SCRATCH_REGISTER_0            0x006005f8 /* [RW] MPEG/Video Feeder Scratch 0 Register */
#define BCHP_MFD_1_SCRATCH_REGISTER_1            0x006005fc /* [RW] MPEG/Video Feeder Scratch 1 Register */
#define BCHP_MFD_1_MTG_FRAME_SIZE                0x006007f4 /* [RW] MFD Trigger Generator Frame Size */
#define BCHP_MFD_1_MTG_FORCE                     0x006007f8 /* [WO] MFD Trigger Generator Force Control */
#define BCHP_MFD_1_MTG_CONTROL                   0x006007fc /* [XRW] MFD Trigger Generator Control */

#endif /* #ifndef BCHP_MFD_1_H__ */

/* End of File */
