platform=xilinx_u50_gen3x16_xdma_5_202210_1 

[hls]
flow_target=vitis
package.output.format=xo
syn.top=kernel_main
syn.file=../src/kernel.cpp

tb.file=../src/kernel_test.cpp
tb.cflags="-I/home/jbookelm/.local/include -L/home/jbookelm/.local/lib64 -lvecmem_core"

clock_uncertainty=12%
csim.code_analyzer=0
csim.clean=true
