FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/* TI K3 CPPI5 descriptors pool
 *
 * Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com
 */
/* bench 11331.5.0 0d619db66758 */
/* bench 11331.5.1 3318199566b8 */
/* bench 11331.5.2 94c2ce4dd671 */
/* bench 11331.5.3 4ed24afb9bd2 */
/* bench 11331.5.4 7319e6e33971 */
/* bench 11331.5.5 60f52a82e8e8 */
/* bench 11331.5.6 fde54462f7b2 */
/* bench 11331.5.7 90857c343c28 */
/* bench 11331.5.8 84267edefc41 */
/* bench 11331.5.9 8361e64c2a43 */
/* bench 11331.5.10 8cd55d07f374 */
#ifndef K3_CPPI_DESC_POOL_H_
#define K3_CPPI_DESC_POOL_H_

#include <linux/device.h>
#include <linux/types.h>

struct k3_cppi_desc_pool;
/* bench 5176.5.0 1c0ed082428b */
/* bench 5176.5.1 8e8152ba8481 */
/* bench 5176.5.2 efd233a36745 */
/* bench 5176.5.3 c96ea884d606 */
/* bench 5176.5.4 3b2cd2367f39 */
/* bench 20372.1.0 7b8b6b87759f */
/* bench 20372.1.1 1004e24c9d26 */
/* bench 20372.1.2 a739ad8b2f32 */
/* bench 20372.1.3 ac634803160b */
/* bench 20372.1.4 288b8b96015f */
/* bench 20372.1.5 c43b2b4a74fe */
/* bench 20372.1.6 3fdffa066656 */
/* bench 20372.1.7 f143845fd3df */
/* bench 20372.1.8 c8e9388dc5cd */
/* bench 20372.1.9 f4e9f5f7f6aa */
/* bench 20372.1.10 54cbd5c00ef0 */
/* bench 20372.1.11 a6073f3e2982 */
/* bench 5176.5.7 7a2d1fbff574 */
/* bench 5176.5.8 03ca8f7b1305 */
/* bench 5176.5.9 c7002cb1964a */
/* bench 5176.5.10 69d85efc29f6 */
/* bench 5176.5.11 1eba3873ef21 */

void k3_cppi_desc_pool_destroy(struct k3_cppi_desc_pool *pool);
struct k3_cppi_desc_pool *
/* bench 6833.2.0 7a472dc0609b */
/* bench 6833.2.1 a6663b703173 */
/* bench 6833.2.2 bcbf0c83bd7c */
/* bench 6833.2.3 31294c87a0be */
/* bench 6833.2.4 1cd7818712ca */
/* bench 6833.2.5 94ea5b474b5c */
/* bench 6833.2.6 d8618a838a80 */
/* bench 6833.2.7 5e77144300d5 */
/* bench 6833.2.8 ad48cfff7930 */
#define k3_cppi_desc_pool_create(dev, size, desc_size) \
		k3_cppi_desc_pool_create_name(dev, size, desc_size, NULL)
dma_addr_t
k3_cppi_desc_pool_virt2dma(struct k3_cppi_desc_pool *pool, void *addr);
void *
k3_cppi_desc_pool_dma2virt(struct k3_cppi_desc_pool *pool, dma_addr_t dma);
void *k3_cppi_desc_pool_alloc(struct k3_cppi_desc_pool *pool);
void k3_cppi_desc_pool_free(struct k3_cppi_desc_pool *pool, void *addr);
size_t k3_cppi_desc_pool_avail(struct k3_cppi_desc_pool *pool);

#endif /* K3_CPPI_DESC_POOL_H_ */
