
==============================================================================
XRT Build Version: 2.11.634 (2021.1)
       Build Date: 2021-06-08 22:10:49
          Hash ID: 5ad5998d67080f00bca5bf15b3838cf35e0a7b26
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.2) on 2020-11-18-05:13:29
   Version:                2.11.634
   Kernels:                sextans
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          e54e102c-bb35-fed1-0cc5-3431b3211491
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u280
   Name:                   xdma
   Version:                201920.3
   Generated Version:      Vivado 2019.2 (SW Build: 2742762)
   Created:                Tue Jan 21 23:21:22 2020
   FPGA Device:            xcu280
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au280:1.0
   Board Part:             xilinx.com:au280:part0:1.0
   Platform VBNV:          xilinx_u280_xdma_201920_3
   Static UUID:            f2b82d53-372f-45a4-bbe9-3d1c980216da
   Feature ROM TimeStamp:  1579649056

Clocks
------
   Name:      clk_out1_pfm_top_clkwiz_hbm_aclk_0
   Index:     0
   Type:      SYSTEM
   Frequency: 406 MHz

   Name:      DATA_CLK
   Index:     1
   Type:      DATA
   Frequency: 197 MHz

   Name:      KERNEL_CLK
   Index:     2
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         DDR[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         DDR[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        37
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[4]
   Index:        38
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[5]
   Index:        39
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: sextans

Definition
----------
   Signature: sextans (void* edge_list_ptr, void* edge_list_ch0, void* edge_list_ch1, void* edge_list_ch2, void* edge_list_ch3, void* edge_list_ch4, void* edge_list_ch5, void* edge_list_ch6, void* edge_list_ch7, void* mat_B_ch0, void* mat_B_ch1, void* mat_B_ch2, void* mat_B_ch3, void* mat_C_ch0_in, void* mat_C_ch1_in, void* mat_C_ch2_in, void* mat_C_ch3_in, void* mat_C_ch4_in, void* mat_C_ch5_in, void* mat_C_ch6_in, void* mat_C_ch7_in, void* mat_C_ch0, void* mat_C_ch1, void* mat_C_ch2, void* mat_C_ch3, void* mat_C_ch4, void* mat_C_ch5, void* mat_C_ch6, void* mat_C_ch7, unsigned int NUM_ITE, unsigned int NUM_A_LEN, unsigned int M, unsigned int K, unsigned int P_N, unsigned int alpha_u, unsigned int beta_u)

Ports
-----
   Port:          M_AXI_HBM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_HBM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM2
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM3
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM4
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM5
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM6
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM7
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM8
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM9
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM10
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM11
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM12
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM24
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM25
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM26
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM27
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM28
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM29
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM30
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM31
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM16
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM17
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM18
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM19
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM20
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM21
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM22
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          M_AXI_HBM23
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        sextans_1
   Base Address: 0x1800000

   Argument:          edge_list_ptr
   Register Offset:   0x10
   Port:              M_AXI_HBM0
   Memory:            HBM[0] (MEM_DDR4)

   Argument:          edge_list_ch0
   Register Offset:   0x1C
   Port:              M_AXI_HBM1
   Memory:            HBM[1] (MEM_DDR4)

   Argument:          edge_list_ch1
   Register Offset:   0x28
   Port:              M_AXI_HBM2
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          edge_list_ch2
   Register Offset:   0x34
   Port:              M_AXI_HBM3
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          edge_list_ch3
   Register Offset:   0x40
   Port:              M_AXI_HBM4
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          edge_list_ch4
   Register Offset:   0x4C
   Port:              M_AXI_HBM5
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          edge_list_ch5
   Register Offset:   0x58
   Port:              M_AXI_HBM6
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          edge_list_ch6
   Register Offset:   0x64
   Port:              M_AXI_HBM7
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          edge_list_ch7
   Register Offset:   0x70
   Port:              M_AXI_HBM8
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          mat_B_ch0
   Register Offset:   0x7C
   Port:              M_AXI_HBM9
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          mat_B_ch1
   Register Offset:   0x88
   Port:              M_AXI_HBM10
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          mat_B_ch2
   Register Offset:   0x94
   Port:              M_AXI_HBM11
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          mat_B_ch3
   Register Offset:   0xA0
   Port:              M_AXI_HBM12
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          mat_C_ch0_in
   Register Offset:   0xAC
   Port:              M_AXI_HBM24
   Memory:            HBM[24] (MEM_DRAM)

   Argument:          mat_C_ch1_in
   Register Offset:   0xB8
   Port:              M_AXI_HBM25
   Memory:            HBM[25] (MEM_DRAM)

   Argument:          mat_C_ch2_in
   Register Offset:   0xC4
   Port:              M_AXI_HBM26
   Memory:            HBM[26] (MEM_DRAM)

   Argument:          mat_C_ch3_in
   Register Offset:   0xD0
   Port:              M_AXI_HBM27
   Memory:            HBM[27] (MEM_DRAM)

   Argument:          mat_C_ch4_in
   Register Offset:   0xDC
   Port:              M_AXI_HBM28
   Memory:            HBM[28] (MEM_DRAM)

   Argument:          mat_C_ch5_in
   Register Offset:   0xE8
   Port:              M_AXI_HBM29
   Memory:            HBM[29] (MEM_DRAM)

   Argument:          mat_C_ch6_in
   Register Offset:   0xF4
   Port:              M_AXI_HBM30
   Memory:            HBM[30] (MEM_DRAM)

   Argument:          mat_C_ch7_in
   Register Offset:   0x100
   Port:              M_AXI_HBM31
   Memory:            HBM[31] (MEM_DRAM)

   Argument:          mat_C_ch0
   Register Offset:   0x10C
   Port:              M_AXI_HBM16
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          mat_C_ch1
   Register Offset:   0x118
   Port:              M_AXI_HBM17
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          mat_C_ch2
   Register Offset:   0x124
   Port:              M_AXI_HBM18
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          mat_C_ch3
   Register Offset:   0x130
   Port:              M_AXI_HBM19
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          mat_C_ch4
   Register Offset:   0x13C
   Port:              M_AXI_HBM20
   Memory:            HBM[20] (MEM_DRAM)

   Argument:          mat_C_ch5
   Register Offset:   0x148
   Port:              M_AXI_HBM21
   Memory:            HBM[21] (MEM_DRAM)

   Argument:          mat_C_ch6
   Register Offset:   0x154
   Port:              M_AXI_HBM22
   Memory:            HBM[22] (MEM_DRAM)

   Argument:          mat_C_ch7
   Register Offset:   0x160
   Port:              M_AXI_HBM23
   Memory:            HBM[23] (MEM_DRAM)

   Argument:          NUM_ITE
   Register Offset:   0x16C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          NUM_A_LEN
   Register Offset:   0x174
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          M
   Register Offset:   0x17C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          K
   Register Offset:   0x184
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          P_N
   Register Offset:   0x18C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          alpha_u
   Register Offset:   0x194
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>

   Argument:          beta_u
   Register Offset:   0x19C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
   Command Line:  v++ --input_files _x.hw.xilinx_u280_xdma_201920_3/sextans.xo --link --optimize 0 --output build_dir.hw.xilinx_u280_xdma_201920_3/sextans.xclbin --platform xilinx_u280_xdma_201920_3 --report_level 2 --save-temps --sp sextans_1.m_axi_hbm0:HBM[0] --sp sextans_1.m_axi_hbm1:HBM[1] --sp sextans_1.m_axi_hbm2:HBM[2] --sp sextans_1.m_axi_hbm3:HBM[3] --sp sextans_1.m_axi_hbm4:HBM[4] --sp sextans_1.m_axi_hbm5:HBM[5] --sp sextans_1.m_axi_hbm6:HBM[6] --sp sextans_1.m_axi_hbm7:HBM[7] --sp sextans_1.m_axi_hbm8:HBM[8] --sp sextans_1.m_axi_hbm9:HBM[9] --sp sextans_1.m_axi_hbm10:HBM[10] --sp sextans_1.m_axi_hbm11:HBM[11] --sp sextans_1.m_axi_hbm12:HBM[12] --sp sextans_1.m_axi_hbm16:HBM[16] --sp sextans_1.m_axi_hbm17:HBM[17] --sp sextans_1.m_axi_hbm18:HBM[18] --sp sextans_1.m_axi_hbm19:HBM[19] --sp sextans_1.m_axi_hbm20:HBM[20] --sp sextans_1.m_axi_hbm21:HBM[21] --sp sextans_1.m_axi_hbm22:HBM[22] --sp sextans_1.m_axi_hbm23:HBM[23] --sp sextans_1.m_axi_hbm24:HBM[24] --sp sextans_1.m_axi_hbm25:HBM[25] --sp sextans_1.m_axi_hbm26:HBM[26] --sp sextans_1.m_axi_hbm27:HBM[27] --sp sextans_1.m_axi_hbm28:HBM[28] --sp sextans_1.m_axi_hbm29:HBM[29] --sp sextans_1.m_axi_hbm30:HBM[30] --sp sextans_1.m_axi_hbm31:HBM[31] --target hw --temp_dir ./build_dir.hw.xilinx_u280_xdma_201920_3 
   Options:       --input_files _x.hw.xilinx_u280_xdma_201920_3/sextans.xo
                  --link
                  --optimize 0
                  --output build_dir.hw.xilinx_u280_xdma_201920_3/sextans.xclbin
                  --platform xilinx_u280_xdma_201920_3
                  --report_level 2
                  --save-temps
                  --sp sextans_1.m_axi_hbm0:HBM[0]
                  --sp sextans_1.m_axi_hbm1:HBM[1]
                  --sp sextans_1.m_axi_hbm2:HBM[2]
                  --sp sextans_1.m_axi_hbm3:HBM[3]
                  --sp sextans_1.m_axi_hbm4:HBM[4]
                  --sp sextans_1.m_axi_hbm5:HBM[5]
                  --sp sextans_1.m_axi_hbm6:HBM[6]
                  --sp sextans_1.m_axi_hbm7:HBM[7]
                  --sp sextans_1.m_axi_hbm8:HBM[8]
                  --sp sextans_1.m_axi_hbm9:HBM[9]
                  --sp sextans_1.m_axi_hbm10:HBM[10]
                  --sp sextans_1.m_axi_hbm11:HBM[11]
                  --sp sextans_1.m_axi_hbm12:HBM[12]
                  --sp sextans_1.m_axi_hbm16:HBM[16]
                  --sp sextans_1.m_axi_hbm17:HBM[17]
                  --sp sextans_1.m_axi_hbm18:HBM[18]
                  --sp sextans_1.m_axi_hbm19:HBM[19]
                  --sp sextans_1.m_axi_hbm20:HBM[20]
                  --sp sextans_1.m_axi_hbm21:HBM[21]
                  --sp sextans_1.m_axi_hbm22:HBM[22]
                  --sp sextans_1.m_axi_hbm23:HBM[23]
                  --sp sextans_1.m_axi_hbm24:HBM[24]
                  --sp sextans_1.m_axi_hbm25:HBM[25]
                  --sp sextans_1.m_axi_hbm26:HBM[26]
                  --sp sextans_1.m_axi_hbm27:HBM[27]
                  --sp sextans_1.m_axi_hbm28:HBM[28]
                  --sp sextans_1.m_axi_hbm29:HBM[29]
                  --sp sextans_1.m_axi_hbm30:HBM[30]
                  --sp sextans_1.m_axi_hbm31:HBM[31]
                  --target hw
                  --temp_dir ./build_dir.hw.xilinx_u280_xdma_201920_3 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
