

================================================================
== Vivado HLS Report for 'find_0'
================================================================
* Date:           Thu Aug 26 12:12:47 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        nqueens
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.324 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       19| 50.000 ns | 0.190 us |    5|   19|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        3|       17|         2|          2|          1| 1 ~ 8 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i32]* %a, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"   --->   Operation 5 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.65ns)   --->   "br label %1" [nqueens/nqueens.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.37>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.72ns)   --->   "%icmp_ln6 = icmp eq i4 %i_0, -8" [nqueens/nqueens.cpp:6]   --->   Operation 8 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 8, i64 4)"   --->   Operation 9 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.79ns)   --->   "%i = add i4 %i_0, 1" [nqueens/nqueens.cpp:6]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.65ns)   --->   "br i1 %icmp_ln6, label %._crit_edge, label %hls_label_0_begin" [nqueens/nqueens.cpp:6]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.65>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i4 %i_0 to i64" [nqueens/nqueens.cpp:8]   --->   Operation 12 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [8 x i32]* %a, i64 0, i64 %zext_ln8" [nqueens/nqueens.cpp:8]   --->   Operation 13 'getelementptr' 'a_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.67ns)   --->   "%a_load = load i32* %a_addr, align 4" [nqueens/nqueens.cpp:8]   --->   Operation 14 'load' 'a_load' <Predicate = (!icmp_ln6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [nqueens/nqueens.cpp:6]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [nqueens/nqueens.cpp:7]   --->   Operation 16 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (0.67ns)   --->   "%a_load = load i32* %a_addr, align 4" [nqueens/nqueens.cpp:8]   --->   Operation 17 'load' 'a_load' <Predicate = (!icmp_ln6)> <Delay = 0.67> <Core = "RAM_1P">   --->   Core 44 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 18 [1/1] (0.99ns)   --->   "%icmp_ln8 = icmp eq i32 %a_load, 0" [nqueens/nqueens.cpp:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.65ns)   --->   "br i1 %icmp_ln8, label %._crit_edge, label %hls_label_0_end" [nqueens/nqueens.cpp:8]   --->   Operation 19 'br' <Predicate = (!icmp_ln6)> <Delay = 0.65>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [nqueens/nqueens.cpp:11]   --->   Operation 20 'specregionend' 'empty_4' <Predicate = (!icmp_ln6 & !icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br label %1" [nqueens/nqueens.cpp:6]   --->   Operation 21 'br' <Predicate = (!icmp_ln6 & !icmp_ln8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%p_0 = phi i4 [ -8, %1 ], [ %i_0, %hls_label_0_begin ]" [nqueens/nqueens.cpp:6]   --->   Operation 22 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "ret i4 %p_0" [nqueens/nqueens.cpp:13]   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', nqueens/nqueens.cpp:6) [5]  (0.656 ns)

 <State 2>: 1.38ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', nqueens/nqueens.cpp:6) [5]  (0 ns)
	'icmp' operation ('icmp_ln6', nqueens/nqueens.cpp:6) [6]  (0.721 ns)
	multiplexor before 'phi' operation ('p_0', nqueens/nqueens.cpp:6) with incoming values : ('i', nqueens/nqueens.cpp:6) [22]  (0.656 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'load' operation ('a_load', nqueens/nqueens.cpp:8) on array 'a' [15]  (0.677 ns)
	'icmp' operation ('icmp_ln8', nqueens/nqueens.cpp:8) [16]  (0.991 ns)
	multiplexor before 'phi' operation ('p_0', nqueens/nqueens.cpp:6) with incoming values : ('i', nqueens/nqueens.cpp:6) [22]  (0.656 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
