 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:08:05 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[13] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[13] (in)                            0.000      0.000 r
  U92/Y (AND2X1)                       3085988.000
                                                  3085988.000 r
  U93/Y (INVX1)                        1071483.000
                                                  4157471.000 f
  U161/Y (NAND2X1)                     1360703.500
                                                  5518174.500 r
  U162/Y (INVX1)                       1374729.500
                                                  6892904.000 f
  U33/Y (AND2X1)                       2865792.000
                                                  9758696.000 f
  U34/Y (INVX1)                        -547178.000
                                                  9211518.000 r
  U167/Y (NAND2X1)                     1905844.000
                                                  11117362.000 f
  U70/Y (AND2X1)                       3552882.000
                                                  14670244.000 f
  U71/Y (INVX1)                        -569220.000
                                                  14101024.000 r
  U168/Y (NAND2X1)                     2267847.000
                                                  16368871.000 f
  U55/Y (AND2X1)                       2810223.000
                                                  19179094.000 f
  U56/Y (INVX1)                        -564122.000
                                                  18614972.000 r
  U29/Y (AND2X1)                       2416928.000
                                                  21031900.000 r
  U30/Y (INVX1)                        1092208.000
                                                  22124108.000 f
  U174/Y (NAND2X1)                     958358.000 23082466.000 r
  U113/Y (XNOR2X1)                     8154708.000
                                                  31237174.000 r
  U112/Y (INVX1)                       1490696.000
                                                  32727870.000 f
  U39/Y (AND2X1)                       3518722.000
                                                  36246592.000 f
  U40/Y (INVX1)                        -547304.000
                                                  35699288.000 r
  U193/Y (NAND2X1)                     2268424.000
                                                  37967712.000 f
  U84/Y (AND2X1)                       3544724.000
                                                  41512436.000 f
  U85/Y (INVX1)                        -563992.000
                                                  40948444.000 r
  U86/Y (AND2X1)                       2416924.000
                                                  43365368.000 r
  U87/Y (INVX1)                        1092208.000
                                                  44457576.000 f
  U195/Y (NAND2X1)                     953264.000 45410840.000 r
  U196/Y (AND2X1)                      4259648.000
                                                  49670488.000 r
  U197/Y (NAND2X1)                     1497260.000
                                                  51167748.000 f
  U94/Y (AND2X1)                       3544832.000
                                                  54712580.000 f
  U95/Y (INVX1)                        -556896.000
                                                  54155684.000 r
  U207/Y (NAND2X1)                     2565708.000
                                                  56721392.000 f
  U208/Y (INVX1)                       -647628.000
                                                  56073764.000 r
  U209/Y (NAND2X1)                     1523536.000
                                                  57597300.000 f
  U212/Y (NAND2X1)                     615752.000 58213052.000 r
  U88/Y (AND2X1)                       2334296.000
                                                  60547348.000 r
  U216/Y (NAND2X1)                     1465808.000
                                                  62013156.000 f
  U58/Y (AND2X1)                       3544704.000
                                                  65557860.000 f
  U59/Y (INVX1)                        -571132.000
                                                  64986728.000 r
  U218/Y (NAND2X1)                     2263808.000
                                                  67250536.000 f
  U219/Y (AND2X1)                      2990120.000
                                                  70240656.000 f
  out[0] (out)                            0.000   70240656.000 f
  data arrival time                               70240656.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -70240656.000
  -----------------------------------------------------------
  slack (MET)                                     129759344.000


1
