// Seed: 4125128457
module module_0 ();
  always begin : LABEL_0
    id_1 = 1;
    id_1 <= 1'h0;
    id_1 = 1'b0 - id_1;
  end
  assign id_2 = id_2;
  logic [7:0][1 'b0 |  1 : 1] id_3;
  assign id_3 = id_3 == id_3;
  id_4(
      .id_0(1'b0)
  );
  wire id_5, id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  nor primCall (id_1, id_2, id_3, id_6, id_7, id_8, id_9);
  wire id_9;
  module_0 modCall_1 ();
endmodule
