Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  5 21:20:47 2021
| Host         : LAPTOP-CGU18OPD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             135 |           31 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             199 |          106 |
| Yes          | No                    | No                     |              32 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             424 |          103 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+
|         Clock Signal        |                                        Enable Signal                                       |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/led_data[31]_i_3[0]                                                          | confreg/p_0_in                 |                1 |              8 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            | confreg/step1_count[0]_i_1_n_0 |                5 |             20 |
|  pll.clk_pll/inst/timer_clk |                                                                                            | confreg/p_0_in                 |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/E[0]                                                                               | confreg/p_0_in                 |                5 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cpu_resetn_reg[0]                                                                  |                                |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr2[31]_i_2[0]                                                                     | confreg/p_0_in                 |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr5[31]_i_2[0]                                                                     | confreg/p_0_in                 |                7 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr0[31]_i_2[0]                                                                     | confreg/p_0_in                 |                5 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr4[31]_i_2[0]                                                                     | confreg/p_0_in                 |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr6[31]_i_2[0]                                                                     | confreg/p_0_in                 |                9 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr3[31]_i_2[0]                                                                     | confreg/p_0_in                 |                5 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr1[31]_i_2[0]                                                                     | confreg/p_0_in                 |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/cr7[31]_i_2[0]                                                                     | confreg/p_0_in                 |                6 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/num_data[31]_i_2[0]                                                                | confreg/p_0_in                 |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/io_simu[31]_i_2_0[0]                                                               | confreg/p_0_in                 |               11 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/led_rg0_data[31]_i_2[0]                                                            | confreg/p_0_in                 |                6 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/top/led_rg1_data[31]_i_2[0]                                                            | confreg/p_0_in                 |                6 |             32 |
|  pll.clk_pll/inst/timer_clk |                                                                                            |                                |               16 |             67 |
|  pll.clk_pll/inst/cpu_clk   | cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_n_0                                                   |                                |               12 |             96 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0_i_1_n_0    |                                |               32 |            128 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1_n_0  |                                |               32 |            128 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0  |                                |               32 |            128 |
|  pll.clk_pll/inst/cpu_clk   | data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0 |                                |               32 |            128 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            | confreg/p_0_in                 |               93 |            147 |
|  pll.clk_pll/inst/cpu_clk   |                                                                                            |                                |             2063 |           8260 |
+-----------------------------+--------------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+


