# Ottoman

## Projects

### Quantized Stream NPU
- INT8 neural-processing slice implementing a pipelined outer-product engine with automatic accumulator sizing and optional ReLU activation.
- Dual output paths: packed matrix export and ready/valid streaming interface for DMA/FIFO integration.
- Includes SystemVerilog RTL, self-checking testbench, and matching C++ golden model for quick bring-up.  
Repo: [Quantized-Stream-NPU](https://github.com/ahmed27037/Quantized-Stream-NPU)

### RISCV32 Harvard Pipeline
- RV32I Harvard microarchitecture featuring five pipeline stages, split instruction/data memories, and hazard mitigation.
- Synthesizable RTL with directed tests, waveform documentation, and extensible CSR hooks for SoC bring-up labs.  
Repo: [riscv32-harvard-pipeline](https://github.com/ahmed27037/riscv32-harvard-pipeline)

## Technical Stack

<p align="left">
<a href="https://www.python.org/" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/python-colored.svg" width="36" height="36" alt="Python" /></a>
<a href="https://isocpp.org/" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/cplusplus-colored.svg" width="36" height="36" alt="C++" /></a>
<a href="https://en.cppreference.com/w/c/language" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/c-colored.svg" width="36" height="36" alt="C" /></a>
<a href="https://standards.ieee.org/standard/1800-2017.html" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/cplusplus-colored.svg" width="36" height="36" alt="SystemVerilog" /></a>
<a href="https://www.verilog.com/" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/cplusplus-colored.svg" width="36" height="36" alt="Verilog" /></a>
<a href="https://vhdl.org/" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/cplusplus-colored.svg" width="36" height="36" alt="VHDL" /></a>
<a href="https://developer.mozilla.org/en-US/docs/Web/JavaScript" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/javascript-colored.svg" width="36" height="36" alt="JavaScript" /></a>
<a href="https://www.typescriptlang.org/" target="_blank" rel="noreferrer"><img src="https://raw.githubusercontent.com/danielcranney/readme-generator/main/public/icons/skills/typescript-colored.svg" width="36" height="36" alt="TypeScript" /></a>
</p>

- Email: ahmedamjedosman@gmail.com
- GitHub: [@ahmed27037](https://github.com/ahmed27037)
- LinkedIn: [Ahmed Osman](https://www.linkedin.com/in/ahmed-osman2005/)
