/*------------------------------------------------------------------------------
 * This code was generated by Spiral Multiplier Block Generator, www.spiral.net
 * Copyright (c) 2006, Carnegie Mellon University
 * All rights reserved.
 * The code is distributed under a BSD style license
 * (see http://www.opensource.org/licenses/bsd-license.php)
 *------------------------------------------------------------------------------ */

module scm_0_01 ( 
	input wire clk, rst,
	input wire signed [31:0]X,
	output reg signed [31:0]Y
 
);


  //Multipliers:

  reg signed [51:0]
    w1,
    w128,
    w129,
    w32,
    w33,
    w2064,
    w2097,
    w8388,
    w10485;
	
	
	always @(posedge clk or posedge rst)begin 
		if (rst) begin
			Y = 32'b0;
		end else begin 
		  assign w1 = X;
		  assign w128 = w1 << 7;
		  assign w129 = w1 + w128;
		  assign w32 = w1 << 5;
		  assign w33 = w1 + w32;
		  assign w2064 = w129 << 4;
		  assign w2097 = w33 + w2064;
		  assign w8388 = w2097 << 2;
		  assign w10485 = w2097 + w8388;
		
		  assign Y = w10485[51:20];
  	end		   
end


endmodule //multiplier_block
