{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1659163692968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1659163692972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 30 09:48:12 2022 " "Processing started: Sat Jul 30 09:48:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1659163692972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659163692972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sort -c sort " "Command: quartus_map --read_settings_files=on --write_settings_files=off sort -c sort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659163692972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1659163693431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1659163693431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/2.2_sort/rtl/ram2p.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/2.2_sort/rtl/ram2p.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2p " "Found entity 1: RAM2p" {  } { { "../rtl/RAM2p.v" "" { Text "C:/fpga/2.2_sort/rtl/RAM2p.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659163700049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659163700049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/2.2_sort/rtl/sort.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/2.2_sort/rtl/sort.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sort " "Found entity 1: sort" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659163700053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659163700053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_data sort.sv(44) " "Verilog HDL Implicit Net warning at sort.sv(44): created implicit net for \"write_data\"" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659163700061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sort " "Elaborating entity \"sort\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1659163700089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2p RAM2p:memory " "Elaborating entity \"RAM2p\" for hierarchy \"RAM2p:memory\"" {  } { { "../rtl/sort.sv" "memory" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659163700110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM2p:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM2p:memory\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM2p.v" "altsyncram_component" { Text "C:/fpga/2.2_sort/rtl/RAM2p.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659163700196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM2p:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM2p:memory\|altsyncram:altsyncram_component\"" {  } { { "../rtl/RAM2p.v" "" { Text "C:/fpga/2.2_sort/rtl/RAM2p.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659163700207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM2p:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM2p:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1659163700207 ""}  } { { "../rtl/RAM2p.v" "" { Text "C:/fpga/2.2_sort/rtl/RAM2p.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1659163700207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iam2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iam2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iam2 " "Found entity 1: altsyncram_iam2" {  } { { "db/altsyncram_iam2.tdf" "" { Text "C:/fpga/2.2_sort/quartus_prj/db/altsyncram_iam2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1659163700257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1659163700257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iam2 RAM2p:memory\|altsyncram:altsyncram_component\|altsyncram_iam2:auto_generated " "Elaborating entity \"altsyncram_iam2\" for hierarchy \"RAM2p:memory\|altsyncram:altsyncram_component\|altsyncram_iam2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659163700258 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1659163700803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1659163701073 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1659163701073 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "25 " "Design contains 25 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "snk_ready_o " "Pin \"snk_ready_o\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 14 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[0\] " "Pin \"src_data_o\[0\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[1\] " "Pin \"src_data_o\[1\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[2\] " "Pin \"src_data_o\[2\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[3\] " "Pin \"src_data_o\[3\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[4\] " "Pin \"src_data_o\[4\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[5\] " "Pin \"src_data_o\[5\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[6\] " "Pin \"src_data_o\[6\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_data_o\[7\] " "Pin \"src_data_o\[7\]\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 15 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_startofpacket_o " "Pin \"src_startofpacket_o\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 16 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_endofpacket_o " "Pin \"src_endofpacket_o\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 17 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "src_valid_o " "Pin \"src_valid_o\" is virtual output pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 19 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "srst_i " "Pin \"srst_i\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 6 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_endofpacket_i " "Pin \"snk_endofpacket_i\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 9 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_valid_i " "Pin \"snk_valid_i\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 10 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[0\] " "Pin \"snk_data_i\[0\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[1\] " "Pin \"snk_data_i\[1\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[2\] " "Pin \"snk_data_i\[2\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[3\] " "Pin \"snk_data_i\[3\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[4\] " "Pin \"snk_data_i\[4\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[5\] " "Pin \"snk_data_i\[5\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[6\] " "Pin \"snk_data_i\[6\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_data_i\[7\] " "Pin \"snk_data_i\[7\]\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 7 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "snk_startofpacket_i " "Pin \"snk_startofpacket_i\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 8 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""} { "Info" "ICUT_CUT_VIRTUAL_INPUT" "src_ready_i " "Pin \"src_ready_i\" is virtual input pin" {  } { { "../rtl/sort.sv" "" { Text "C:/fpga/2.2_sort/rtl/sort.sv" 12 0 0 } }  } 0 15718 "Pin \"%1!s!\" is virtual input pin" 0 0 "Design Software" 0 -1 1659163701113 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1659163701113 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1659163701135 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1659163701135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "99 " "Implemented 99 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1659163701135 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1659163701135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1659163701135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4908 " "Peak virtual memory: 4908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1659163701145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 30 09:48:21 2022 " "Processing ended: Sat Jul 30 09:48:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1659163701145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1659163701145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1659163701145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1659163701145 ""}
