Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 11:00:24 2018
| Host         : LABPRYV-D128597 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Load_Test_wrapper_control_sets_placed.rpt
| Design       : Load_Test_wrapper
| Device       : xc7a35ti
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |             152 |           23 |
| No           | Yes                   | No                     |             114 |           17 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                     | Enable Signal |                                                                          Set/Reset Signal                                                                          | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Load_Test_i/clk_wiz_0/inst/clk_out1                                                 |               |                                                                                                                                                                    |                1 |              2 |
|  sys_clock_IBUF                                                                      |               |                                                                                                                                                                    |                1 |              2 |
|  Load_Test_i/clk_wiz_0/inst/clk_out2                                                 |               |                                                                                                                                                                    |                2 |              4 |
|  Load_Test_i/clk_wiz_0/inst/clk_out2_Load_Test_clk_wiz_0_0_en_clk                    |               | Load_Test_i/clk_wiz_0/inst/reset_high                                                                                                                              |                1 |             16 |
|  Load_Test_i/clk_wiz_0/inst/clk_out1_Load_Test_clk_wiz_0_0_en_clk                    |               | Load_Test_i/clk_wiz_0/inst/reset_high                                                                                                                              |                1 |             16 |
|  Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0     |               | Load_Test_i/SineWave100s_0/U0/count                                                                                                                                |                4 |             16 |
|  Load_Test_i/clk_wiz_0/inst/clk_out1                                                 |               | Load_Test_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count     |                3 |             22 |
|  Load_Test_i/clk_wiz_0/inst/clk_out2                                                 |               | Load_Test_i/PWM_12b_0/U0/count                                                                                                                                     |                3 |             24 |
|  Load_Test_i/clk_wiz_0/inst/clk_out2                                                 |               | Load_Test_i/PWM_12b_1/U0/count                                                                                                                                     |                3 |             24 |
|  sys_clock_IBUF                                                                      |               | Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count |                4 |             28 |
|  Load_Test_i/bin_counter_load_clock/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |               | Load_Test_i/ModeloCarga_0/U0/s_state_out2_1[31]_i_1_n_0                                                                                                            |               21 |            120 |
+--------------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


