# My-MIPS
Project of a MIPS processor archtecture implemented in Verilog using the software Quartus Lite.
