<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1069" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1069{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1069{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1069{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1069{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1069{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_1069{left:178px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t7_1069{left:96px;bottom:1003px;letter-spacing:0.13px;word-spacing:-0.52px;}
#t8_1069{left:96px;bottom:982px;letter-spacing:0.09px;word-spacing:-0.44px;}
#t9_1069{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ta_1069{left:96px;bottom:939px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tb_1069{left:96px;bottom:918px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tc_1069{left:96px;bottom:882px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_1069{left:344px;bottom:882px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_1069{left:96px;bottom:861px;letter-spacing:0.11px;word-spacing:-0.44px;}
#tf_1069{left:96px;bottom:840px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tg_1069{left:96px;bottom:818px;letter-spacing:0.13px;word-spacing:-0.49px;}
#th_1069{left:96px;bottom:797px;letter-spacing:0.12px;word-spacing:-1.11px;}
#ti_1069{left:96px;bottom:775px;letter-spacing:0.13px;word-spacing:-1.05px;}
#tj_1069{left:96px;bottom:754px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tk_1069{left:96px;bottom:733px;letter-spacing:0.14px;word-spacing:-0.46px;}
#tl_1069{left:96px;bottom:698px;letter-spacing:0.11px;word-spacing:-0.48px;}
#tm_1069{left:96px;bottom:676px;letter-spacing:0.12px;word-spacing:-0.92px;}
#tn_1069{left:96px;bottom:655px;letter-spacing:-0.08px;word-spacing:-0.23px;}
#to_1069{left:96px;bottom:620px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tp_1069{left:338px;bottom:620px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_1069{left:96px;bottom:598px;letter-spacing:0.13px;word-spacing:-0.5px;}
#tr_1069{left:96px;bottom:577px;letter-spacing:0.12px;word-spacing:-0.48px;}
#ts_1069{left:96px;bottom:555px;letter-spacing:0.11px;word-spacing:-0.81px;}
#tt_1069{left:96px;bottom:534px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tu_1069{left:96px;bottom:513px;letter-spacing:0.11px;word-spacing:-0.49px;}
#tv_1069{left:96px;bottom:477px;letter-spacing:0.13px;word-spacing:-0.61px;}
#tw_1069{left:96px;bottom:456px;letter-spacing:0.13px;word-spacing:-0.95px;}
#tx_1069{left:96px;bottom:435px;letter-spacing:0.06px;word-spacing:-0.56px;}
#ty_1069{left:96px;bottom:413px;letter-spacing:0.13px;word-spacing:-1.04px;}
#tz_1069{left:96px;bottom:392px;letter-spacing:0.06px;word-spacing:-0.48px;}
#t10_1069{left:96px;bottom:357px;letter-spacing:0.12px;word-spacing:-0.58px;}
#t11_1069{left:96px;bottom:335px;letter-spacing:0.15px;word-spacing:-0.75px;}
#t12_1069{left:96px;bottom:314px;letter-spacing:0.11px;word-spacing:-0.54px;}
#t13_1069{left:96px;bottom:293px;letter-spacing:0.13px;word-spacing:-0.55px;}
#t14_1069{left:96px;bottom:271px;letter-spacing:0.14px;word-spacing:-0.59px;}
#t15_1069{left:96px;bottom:250px;letter-spacing:0.09px;word-spacing:-0.47px;}
#t16_1069{left:96px;bottom:215px;letter-spacing:0.12px;word-spacing:-0.84px;}
#t17_1069{left:96px;bottom:193px;letter-spacing:0.13px;word-spacing:-0.83px;}
#t18_1069{left:96px;bottom:172px;letter-spacing:0.11px;word-spacing:-0.48px;}
#t19_1069{left:96px;bottom:150px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_1069{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1069{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1069{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1069{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1069{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_1069{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1069{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_1069{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1069" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1069Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1069" style="-webkit-user-select: none;"><object width="935" height="1210" data="1069/1069.svg" type="image/svg+xml" id="pdf1069" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1069" class="t s1_1069">Secure Virtual Machine </span><span id="t2_1069" class="t s2_1069">614 </span>
<span id="t3_1069" class="t s3_1069">24593—Rev. 3.41—June 2023 </span><span id="t4_1069" class="t s3_1069">AMD64 Technology </span>
<span id="t5_1069" class="t s4_1069">15.36.16 </span><span id="t6_1069" class="t s4_1069">Interrupt Injection Restrictions </span>
<span id="t7_1069" class="t s5_1069">SNP-active guests may choose to enable the Restricted Injection or Alternate Injection features </span>
<span id="t8_1069" class="t s5_1069">through SEV_FEATURES bits 3 and 4 respectively. These features enforce additional interrupt and </span>
<span id="t9_1069" class="t s5_1069">event injection security protections designed to help protect against malicious injection attacks. The </span>
<span id="ta_1069" class="t s5_1069">two are mutually exclusive for a specific VMSA and an attempt to enable both will result in a </span>
<span id="tb_1069" class="t s5_1069">#VMEXIT(VMEXIT_INVALID) when the VMRUN instruction is executed. </span>
<span id="tc_1069" class="t s6_1069">Restricted Injection Operation. </span><span id="td_1069" class="t s5_1069">This feature disables all hypervisor-based interrupt queuing and </span>
<span id="te_1069" class="t s5_1069">event injection of all vectors except a new exception vector, #HV (28), which is reserved for SNP </span>
<span id="tf_1069" class="t s5_1069">guest use, but never generated by hardware. #HV is only allowed to be injected into VMSAs that </span>
<span id="tg_1069" class="t s5_1069">execute with Restricted Injection. #HV is a benign exception and can only be injected as an exception </span>
<span id="th_1069" class="t s5_1069">(VMCB.EVENTINJ[Type]=3) and without an error code. Guests running with Restricted Injection are </span>
<span id="ti_1069" class="t s5_1069">expected to communicate with the hypervisor about events via a software-managed para-virtualization </span>
<span id="tj_1069" class="t s5_1069">interface. This interface can use #HV injection as a doorbell to inform the guest that new events have </span>
<span id="tk_1069" class="t s5_1069">been added. </span>
<span id="tl_1069" class="t s5_1069">The VMRUN instruction with Restricted Injection enabled will fail with a VMEXIT_INVALID error </span>
<span id="tm_1069" class="t s5_1069">code if the hypervisor attempts the injection of any unsupported event or attempts to run the guest with </span>
<span id="tn_1069" class="t s5_1069">AVIC enabled. </span>
<span id="to_1069" class="t s6_1069">Alternate Injection Operation. </span><span id="tp_1069" class="t s5_1069">This feature replaces all hypervisor-based interrupt queuing and </span>
<span id="tq_1069" class="t s5_1069">event injection with guest-controlled queuing and injection. When this is enabled on a VMSA, event </span>
<span id="tr_1069" class="t s5_1069">injection information on VMRUN is read from the EventInjCtrl field in the VMSA (offset 3E0h) and </span>
<span id="ts_1069" class="t s5_1069">interrupt queuing information is read from the VIntrCtrl field in the VMSA (offset 3B8h). This feature </span>
<span id="tt_1069" class="t s5_1069">is intended to be used in a multi-VMPL architecture where a high privilege VMSA injects events and </span>
<span id="tu_1069" class="t s5_1069">interrupts directly into a low privilege VMSA by writing to its encrypted VMSA. </span>
<span id="tv_1069" class="t s5_1069">When Alternate Injection is enabled, the EventInjCtlr field in the unencrypted VMCB (offset A8h) is </span>
<span id="tw_1069" class="t s5_1069">ignored on VMRUN. The VIntrCtrl field in the unencrypted VMCB (offset 70h) is processed, but only </span>
<span id="tx_1069" class="t s5_1069">the V_INTR_MASKING, Virtual GIF Mode, and AVIC Enable bits are used. The AVIC Enable bit </span>
<span id="ty_1069" class="t s5_1069">must be 0 if the guest is running with Alternate Injection enabled, otherwise the VMRUN will fail with </span>
<span id="tz_1069" class="t s5_1069">a VMEXIT_INVALID error code. </span>
<span id="t10_1069" class="t s5_1069">The remaining fields of VIntrCtrl (V_TPR, V_IRQ, VGIF, V_INTR_PRIO, V_IGN_TPR, </span>
<span id="t11_1069" class="t s5_1069">V_INTR_VECTOR, V_NMI, V_NMI_MASK, V_NMI_EN) are read exclusively from the encrypted </span>
<span id="t12_1069" class="t s5_1069">version in the VMSA. Additionally, bit 10 of the encrypted VIntrCtrl field is defined as the </span>
<span id="t13_1069" class="t s5_1069">INT_SHADOW bit and the unencrypted INT_SHADOW bit in VMCB offset 68h bit 0 is ignored. On </span>
<span id="t14_1069" class="t s5_1069">a VMEXIT, the V_TPR, V_IRQ, V_NMI, V_NMI_MASK, and INT_SHADOW values are written </span>
<span id="t15_1069" class="t s5_1069">back to the encrypted VIntrCtrl only. </span>
<span id="t16_1069" class="t s5_1069">In guests that run with Alternate Injection, bit 63 of the encrypted VIntrCtrl field is defined as a BUSY </span>
<span id="t17_1069" class="t s5_1069">bit. On VMRUN, if VIntrCtrl[BUSY] is set to 1, then the VMRUN fails with a VMEXIT_BUSY error </span>
<span id="t18_1069" class="t s5_1069">code. The BUSY bit enables a VMSA to be temporarily marked non-runnable while software </span>
<span id="t19_1069" class="t s5_1069">modifications are in progress. </span>
<span id="t1a_1069" class="t s7_1069">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
