/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [9:0] _03_;
  wire [10:0] _04_;
  wire [16:0] _05_;
  wire [17:0] _06_;
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = celloutsig_1_5z ? in_data[103] : celloutsig_1_2z[1];
  assign celloutsig_1_17z = celloutsig_1_1z ? celloutsig_1_14z[1] : celloutsig_1_7z;
  assign celloutsig_0_7z = _01_ ? in_data[50] : celloutsig_0_0z[7];
  assign celloutsig_0_11z = celloutsig_0_4z[2] ? celloutsig_0_7z : celloutsig_0_10z;
  assign celloutsig_0_18z = celloutsig_0_11z ? celloutsig_0_8z : celloutsig_0_11z;
  assign celloutsig_1_6z = celloutsig_1_4z ? in_data[124] : celloutsig_1_5z;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 10'h000;
    else _03_ <= { in_data[175:171], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  reg [10:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 11'h000;
    else _14_ <= in_data[92:82];
  assign { _04_[10:1], _01_ } = _14_;
  reg [16:0] _15_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 17'h00000;
    else _15_ <= { celloutsig_0_0z[6:1], celloutsig_0_0z };
  assign { _05_[16:14], _02_, _05_[12:0] } = _15_;
  reg [17:0] _16_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _16_ <= 18'h00000;
    else _16_ <= in_data[186:169];
  assign { _06_[17:10], _00_, _06_[8:0] } = _16_;
  assign celloutsig_0_0z = in_data[70:60] / { 1'h1, in_data[24:15] };
  assign celloutsig_1_14z = { _06_[11:10], _00_ } / { 1'h1, in_data[162:161] };
  assign celloutsig_1_18z = { _03_[7:2], celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_8z } / { 1'h1, _00_, _06_[8:1] };
  assign celloutsig_1_19z = { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_8z } / { 1'h1, in_data[143:141] };
  assign celloutsig_0_4z = { _05_[15:14], _02_ } / { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_1_0z = in_data[182:176] / { 1'h1, in_data[158:153] };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[101:100] };
  assign celloutsig_0_2z = in_data[54:50] / { 1'h1, _05_[7:4] };
  assign celloutsig_1_8z = ~((celloutsig_1_2z[0] & celloutsig_1_7z) | celloutsig_1_6z);
  assign celloutsig_0_6z = ~((in_data[34] & in_data[46]) | celloutsig_0_4z[2]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[0] & in_data[55]) | celloutsig_0_2z[4]);
  assign celloutsig_0_10z = ~((celloutsig_0_2z[2] & celloutsig_0_4z[1]) | celloutsig_0_0z[10]);
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_10z) | _04_[7]);
  assign celloutsig_1_1z = ~((in_data[191] & in_data[100]) | in_data[142]);
  assign celloutsig_1_4z = ~((in_data[158] & _06_[14]) | celloutsig_1_1z);
  assign celloutsig_1_5z = ~((in_data[149] & celloutsig_1_0z[3]) | in_data[124]);
  assign _04_[0] = _01_;
  assign _05_[13] = _02_;
  assign _06_[9] = _00_;
  assign { out_data[137:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
