// Seed: 3800788252
module module_0 (
    input supply0 id_0,
    input uwire   id_1,
    input uwire   id_2
);
  uwire id_4;
  assign id_4 = -1'd0;
  assign module_1.id_2 = 0;
  assign id_4 = 1;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
  assign id_4 = id_2;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    id_7,
    input  uwire id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    output wand  id_5
);
  `define pp_8 0
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4
  );
endmodule
module module_2 (
    output tri1 id_0,
    input tri1 id_1,
    input supply0 id_2
);
  assign id_0 = id_2;
  logic [7:0][1][-1 'b0] id_4;
  assign id_0 = "" - id_1;
  assign id_0 = id_2;
  uwire id_5, id_6;
  assign id_0 = id_5;
endmodule
