// Seed: 179002532
program module_1;
  assign id_12[-1^-1] = id_12 >> id_18;
  and primCall (id_10, id_12, id_13, id_14, id_15, id_17, id_18, id_19, id_5, id_6, id_7, id_8);
  wire id_20;
endprogram
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout logic [7:0] id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  output wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  assign id_4[-1] = id_15;
endmodule
