Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Oct 26 21:21:45 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CLA_ADDER_wrapper_timing_summary_routed.rpt -pb CLA_ADDER_wrapper_timing_summary_routed.pb -rpx CLA_ADDER_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_ADDER_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.423        0.000                      0                   30        0.169        0.000                      0                   30        3.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      23.000          43.478          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        20.423        0.000                      0                   30        0.169        0.000                      0                   30        3.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.423ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.548ns  (logic 0.842ns (33.042%)  route 1.706ns (66.958%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.739     5.373    CLA_ADDER_i/temp_mux_input_0/inst/i_CLK
    SLICE_X41Y57         FDRE                                         r  CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.419     5.792 r  CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/Q
                         net (fo=1, routed)           0.867     6.659    CLA_ADDER_i/ssd_mux_0/inst/i_Digit_3[0]
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.299     6.958 r  CLA_ADDER_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.839     7.797    CLA_ADDER_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y58         LUT4 (Prop_lut4_I1_O)        0.124     7.921 r  CLA_ADDER_i/ssd_dec_0/inst/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     7.921    CLA_ADDER_i/ssd_dec_0/inst/cathode_0[6]
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.562    27.920    CLA_ADDER_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[6]/C
                         clock pessimism              0.429    28.348    
                         clock uncertainty           -0.035    28.313    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.032    28.345    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         28.345    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                 20.423    

Slack (MET) :             20.424ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.842ns (33.059%)  route 1.705ns (66.941%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.739     5.373    CLA_ADDER_i/temp_mux_input_0/inst/i_CLK
    SLICE_X41Y57         FDRE                                         r  CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.419     5.792 r  CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/Q
                         net (fo=1, routed)           0.867     6.659    CLA_ADDER_i/ssd_mux_0/inst/i_Digit_3[0]
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.299     6.958 r  CLA_ADDER_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.838     7.796    CLA_ADDER_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y58         LUT4 (Prop_lut4_I3_O)        0.124     7.920 r  CLA_ADDER_i/ssd_dec_0/inst/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     7.920    CLA_ADDER_i/ssd_dec_0/inst/cathode_0[4]
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.562    27.920    CLA_ADDER_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[4]/C
                         clock pessimism              0.429    28.348    
                         clock uncertainty           -0.035    28.313    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    28.344    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                          -7.920    
  -------------------------------------------------------------------
                         slack                                 20.424    

Slack (MET) :             20.438ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 0.872ns (33.838%)  route 1.705ns (66.162%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.739     5.373    CLA_ADDER_i/temp_mux_input_0/inst/i_CLK
    SLICE_X41Y57         FDRE                                         r  CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.419     5.792 r  CLA_ADDER_i/temp_mux_input_0/inst/r_SSD_1_reg[0]/Q
                         net (fo=1, routed)           0.867     6.659    CLA_ADDER_i/ssd_mux_0/inst/i_Digit_3[0]
    SLICE_X40Y57         LUT4 (Prop_lut4_I3_O)        0.299     6.958 r  CLA_ADDER_i/ssd_mux_0/inst/o_Out[0]_INST_0/O
                         net (fo=7, routed)           0.838     7.796    CLA_ADDER_i/ssd_dec_0/inst/i_Num[0]
    SLICE_X40Y58         LUT4 (Prop_lut4_I2_O)        0.154     7.950 r  CLA_ADDER_i/ssd_dec_0/inst/cathode[5]_i_1/O
                         net (fo=1, routed)           0.000     7.950    CLA_ADDER_i/ssd_dec_0/inst/cathode_0[5]
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.562    27.920    CLA_ADDER_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[5]/C
                         clock pessimism              0.429    28.348    
                         clock uncertainty           -0.035    28.313    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.075    28.388    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[5]
  -------------------------------------------------------------------
                         required time                         28.388    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 20.438    

Slack (MET) :             20.483ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.809ns (77.026%)  route 0.540ns (22.974%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.758     5.392    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.539     6.387    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.062    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.518 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.518    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.741 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.741    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[20]_i_1_n_7
    SLICE_X40Y54         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    27.921    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y54         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[20]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y54         FDRE (Setup_fdre_C_D)        0.062    28.224    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[20]
  -------------------------------------------------------------------
                         required time                         28.224    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                 20.483    

Slack (MET) :             20.486ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 1.806ns (76.997%)  route 0.540ns (23.003%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.758     5.392    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.539     6.387    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.062    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.738 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.738    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_6
    SLICE_X40Y53         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    27.921    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y53         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    28.224    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[17]
  -------------------------------------------------------------------
                         required time                         28.224    
                         arrival time                          -7.738    
  -------------------------------------------------------------------
                         slack                                 20.486    

Slack (MET) :             20.507ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 1.785ns (76.789%)  route 0.540ns (23.211%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.758     5.392    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.539     6.387    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.062    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.717 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.717    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_4
    SLICE_X40Y53         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    27.921    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y53         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[19]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    28.224    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[19]
  -------------------------------------------------------------------
                         required time                         28.224    
                         arrival time                          -7.717    
  -------------------------------------------------------------------
                         slack                                 20.507    

Slack (MET) :             20.568ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.704ns (29.334%)  route 1.696ns (70.666%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.740     5.374    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y56         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=8, routed)           0.854     6.684    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.808 r  CLA_ADDER_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.842     7.650    CLA_ADDER_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.774 r  CLA_ADDER_i/ssd_dec_0/inst/cathode[0]_i_1/O
                         net (fo=1, routed)           0.000     7.774    CLA_ADDER_i/ssd_dec_0/inst/cathode_0[0]
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.562    27.920    CLA_ADDER_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[0]/C
                         clock pessimism              0.429    28.348    
                         clock uncertainty           -0.035    28.313    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    28.342    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[0]
  -------------------------------------------------------------------
                         required time                         28.342    
                         arrival time                          -7.774    
  -------------------------------------------------------------------
                         slack                                 20.568    

Slack (MET) :             20.577ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.393ns  (logic 0.704ns (29.422%)  route 1.689ns (70.578%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.740     5.374    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y56         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=8, routed)           0.854     6.684    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.808 r  CLA_ADDER_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.835     7.643    CLA_ADDER_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     7.767 r  CLA_ADDER_i/ssd_dec_0/inst/cathode[2]_i_1/O
                         net (fo=1, routed)           0.000     7.767    CLA_ADDER_i/ssd_dec_0/inst/cathode_0[2]
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.562    27.920    CLA_ADDER_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[2]/C
                         clock pessimism              0.429    28.348    
                         clock uncertainty           -0.035    28.313    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.031    28.344    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         28.344    
                         arrival time                          -7.767    
  -------------------------------------------------------------------
                         slack                                 20.577    

Slack (MET) :             20.581ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 1.711ns (76.026%)  route 0.540ns (23.974%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 27.921 - 23.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.758     5.392    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[1]/Q
                         net (fo=1, routed)           0.539     6.387    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[1]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.061 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.062    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.176 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.176    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.290 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.290    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.404 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.404    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.643 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.643    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]_i_1_n_5
    SLICE_X40Y53         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.563    27.921    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y53         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[18]/C
                         clock pessimism              0.276    28.197    
                         clock uncertainty           -0.035    28.162    
    SLICE_X40Y53         FDRE (Setup_fdre_C_D)        0.062    28.224    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[18]
  -------------------------------------------------------------------
                         required time                         28.224    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                 20.581    

Slack (MET) :             20.586ns  (required time - arrival time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            23.000ns  (sys_clk_pin rise@23.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.732ns (30.149%)  route 1.696ns (69.851%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 27.920 - 23.000 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.740     5.374    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y56         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.830 r  CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/Q
                         net (fo=8, routed)           0.854     6.684    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE[0]
    SLICE_X40Y57         LUT3 (Prop_lut3_I2_O)        0.124     6.808 r  CLA_ADDER_i/ssd_mux_0/inst/o_Out[3]_INST_0/O
                         net (fo=7, routed)           0.842     7.650    CLA_ADDER_i/ssd_dec_0/inst/i_Num[3]
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.152     7.802 r  CLA_ADDER_i/ssd_dec_0/inst/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     7.802    CLA_ADDER_i/ssd_dec_0/inst/cathode_0[1]
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     23.000    23.000 r  
    H16                                               0.000    23.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    23.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    24.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    26.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.562    27.920    CLA_ADDER_i/ssd_dec_0/inst/i_CLK
    SLICE_X40Y58         FDRE                                         r  CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[1]/C
                         clock pessimism              0.429    28.348    
                         clock uncertainty           -0.035    28.313    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.075    28.388    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[1]
  -------------------------------------------------------------------
                         required time                         28.388    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 20.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.355ns (65.918%)  route 0.184ns (34.082%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.366ns (66.600%)  route 0.184ns (33.400%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[6]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.048 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.048    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[5]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.391ns (68.053%)  route 0.184ns (31.947%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.048 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.048    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y50         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[7]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.394ns (68.219%)  route 0.184ns (31.781%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.051 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.051    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.405ns (68.813%)  route 0.184ns (31.187%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.062 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.087 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.087    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.430ns (70.084%)  route 0.184ns (29.916%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.087 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.087    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_6
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y51         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[9]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.433ns (70.230%)  route 0.184ns (29.770%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.090 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.090    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y52         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Destination:            CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=23.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.444ns (70.751%)  route 0.184ns (29.249%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.595     1.473    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y49         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[3]/Q
                         net (fo=1, routed)           0.183     1.797    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg_n_0_[3]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.957 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.997 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.997    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.036 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[8]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.101 r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.101    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.984    CLA_ADDER_i/ssd_mux_0/inst/i_CLK
    SLICE_X40Y52         FDRE                                         r  CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
                         clock pessimism             -0.247     1.737    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.105     1.842    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         23.000      20.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y56    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         23.000      22.000     SLICE_X40Y57    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y58    CLA_ADDER_i/ssd_dec_0/inst/cathode_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y57    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         19.000      18.500     SLICE_X40Y51    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y56    CLA_ADDER_i/ssd_mux_0/inst/r_CYCLE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    CLA_ADDER_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C



