FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$HCT123$I54$Q2";
2"NEG_TRIG2";
3"POS_TRIG2";
4"VTT\G";
5"GT";
6"PREP_RETRIG2";
7"PREP_RETRIG1";
8"RETRIG_GATE2";
9"RETRIG_GATE1";
10"LO*";
11"UN$1$MC10H131$I17$CE1";
12"VEE\G";
13"NEG_TRIG1";
14"POS_TRIG1";
15"GND\G";
16"GND\G";
17"DGT_GATE";
18"VEE\G";
19"GND\G";
20"VEE\G";
21"VEE\G";
22"TRIG_GATE1_P";
23"TRIG_GATE1_N";
24"TRIG_GATE2_P";
25"TRIG_GATE2_N";
26"SET_RETRIG2";
27"SET_RETRIG1";
28"VEE\G";
29"GND\G";
30"GND\G";
31"OVER_THRESH2_P";
32"OVER_THRES1_P";
33"POSNEG1_N";
34"POSNEG1_P";
35"OVER_THRESH1_N";
36"POSNEG2_N";
37"OVER_THRESH2_N";
38"POSNEG2_P";
%"MC10H104"
"1","(-1750,1875)","0","ecl","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl";
"VEE"18;
"GND2"19;
"GND1"19;
"Q4* \B"0;
"Q4"2;
"Q3"3;
"Q2"13;
"Q1"14;
"B4"36;
"B3"38;
"B2"33;
"B1"34;
"A4"37;
"A3"31;
"A2"35;
"A1"32;
%"INPORT"
"1","(-3300,1675)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"INPORT"
"1","(-2925,2750)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"RSMD0805"
"1","(-1100,1500)","1","resistors","I12";
;
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"4;
"B<0>"17;
%"CSMD0603"
"1","(-675,2450)","0","capacitors","I13";
;
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"5%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"28;
"A<0>"30;
%"CSMD0603"
"1","(-1800,2475)","0","capacitors","I14";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%";
"B<0>"18;
"A<0>"19;
%"MC10H131"
"1","(600,1975)","0","ecl","I15";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"12;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"0;
"CE1* \B"0;
"S2"26;
"S1"27;
"R2"5;
"R1"5;
"Q2* \B"0;
"Q1* \B"0;
"Q2"6;
"Q1"7;
"GND2"29;
"GND1"29;
%"INPORT"
"1","(-350,2750)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"5;
%"MC10H131"
"1","(1400,2000)","0","ecl","I17";
;
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225"
CDS_LIB"ecl";
"VEE"20;
"CC"10;
"D2"6;
"D1"7;
"CE2* \B"11;
"CE1* \B"11;
"S2"0;
"S1"0;
"R2"5;
"R1"5;
"Q2* \B"0;
"Q1* \B"0;
"Q2"8;
"Q1"9;
"GND2"16;
"GND1"16;
%"INPORT"
"1","(700,1600)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"10;
%"CSMD0603"
"1","(550,2500)","0","capacitors","I19";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"5%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"12;
"A<0>"29;
%"MC10H104"
"1","(-650,1900)","0","ecl","I2";
;
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200"
CDS_LIB"ecl";
"VEE"28;
"GND2"30;
"GND1"30;
"Q4* \B"0;
"Q4"26;
"Q3"26;
"Q2"27;
"Q1"27;
"B4"17;
"B3"17;
"B2"17;
"B1"17;
"A4"2;
"A3"3;
"A2"13;
"A1"14;
%"CSMD0603"
"1","(1350,2550)","0","capacitors","I20";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"5%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"20;
"A<0>"16;
%"RSMD0805"
"1","(-1975,1500)","1","resistors","I21";
;
VALUE"50"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"4;
"B<0>"32;
%"RSMD0805"
"1","(-2025,1500)","1","resistors","I22";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"34;
%"RSMD0805"
"1","(-2075,1500)","1","resistors","I23";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"35;
%"RSMD0805"
"1","(-2125,1500)","1","resistors","I24";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"31;
%"RSMD0805"
"1","(-2175,1500)","1","resistors","I25";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"38;
%"RSMD0805"
"1","(-2225,1500)","1","resistors","I26";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"37;
%"RSMD0805"
"1","(-2300,1500)","1","resistors","I27";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"36;
%"RSMD0805"
"1","(-1275,1500)","1","resistors","I28";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"14;
%"RSMD0805"
"1","(-1325,1500)","1","resistors","I29";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"13;
%"INPORT"
"1","(-3300,2225)","0","standard","I3";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"RSMD0805"
"1","(-1375,1500)","1","resistors","I30";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"3;
%"RSMD0805"
"1","(-1425,1500)","1","resistors","I31";
;
VALUE"50"
$LOCATION"?"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"2;
%"RSMD0805"
"1","(-175,1500)","1","resistors","I32";
;
$LOCATION"?"
VALUE"50"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"27;
%"RSMD0805"
"1","(-75,1500)","1","resistors","I33";
;
$LOCATION"?"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"4;
"B<0>"26;
%"RSMD0805"
"1","(1175,1475)","1","resistors","I34";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"7;
%"RSMD0805"
"1","(1125,1475)","1","resistors","I35";
;
VALUE"50"
$LOCATION"?"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"4;
"B<0>"6;
%"MC10E101"
"1","(2325,2050)","0","ecl","I36";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,525,125,-400";
"GND2"15;
"GND1"15;
"GND0"15;
"VEE"21;
"Q3* \B"0;
"Q2* \B"0;
"Q1* \B"25;
"Q0* \B"23;
"Q3"0;
"Q2"0;
"Q1"24;
"Q0"22;
"D3D"0;
"D3C"0;
"D3B"0;
"D3A"0;
"D2D"0;
"D2C"0;
"D2B"0;
"D2A"0;
"D1D"0;
"D1C"2;
"D1B"3;
"D1A"8;
"D0D"0;
"D0C"13;
"D0B"14;
"D0A"9;
%"CSMD0603"
"1","(2450,2775)","0","capacitors","I37";
;
TOL"5%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
VALUE"0.1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"15;
"A<0>"21;
%"RSMD0805"
"1","(1825,1475)","1","resistors","I38";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"4;
"B<0>"9;
%"RSMD0805"
"1","(1725,1500)","1","resistors","I39";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"4;
"B<0>"8;
%"INPORT"
"1","(-3300,2150)","0","standard","I4";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"MC10H131"
"1","(3650,2350)","0","ecl","I40";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225";
"VEE"0;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"24;
"CE1* \B"22;
"S2"0;
"S1"0;
"R2"0;
"R1"0;
"Q2* \B"0;
"Q1* \B"0;
"Q2"0;
"Q1"0;
"GND2"0;
"GND1"0;
%"RSMD0805"
"1","(3100,1475)","1","resistors","I41";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"0;
"B<0>"0;
%"RSMD0805"
"1","(2975,1475)","1","resistors","I42";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"0;
"B<0>"0;
%"RSMD0805"
"1","(2800,1475)","1","resistors","I43";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"0;
"B<0>"0;
%"RSMD0805"
"1","(2675,1475)","1","resistors","I44";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"50"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"0;
"B<0>"0;
%"CSMD0805"
"1","(100,500)","1","capacitors","I46";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
PART_NAME"CSMD0805"
POSTOL"10%"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%"
NEEDS_NO_SIZE"TRUE";
"B<0>"0;
"A<0>"0;
%"RSMD0805"
"1","(-250,950)","0","resistors","I47";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"10K"
PACKTYPE"0805"
POSTOL"5%"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%";
"A<0>"0;
"B<0>"0;
%"RSMD0805"
"1","(-250,750)","0","resistors","I48";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"10K"
PACKTYPE"0805"
POSTOL"5%"
TOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
IC"UNDEF";
"A<0>"0;
"B<0>"0;
%"LED_L"
"1","(1100,150)","5","misc","I49";
;
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
TITLE"LED"
ABBREV"LED";
"A\NAC"0;
"B\NAC"0;
%"INPORT"
"1","(-3300,2075)","0","standard","I5";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"LED_L"
"1","(1100,-50)","5","misc","I50";
;
CDS_LIB"misc"
NEEDS_NO_SIZE"TRUE"
TITLE"LED"
ABBREV"LED";
"A\NAC"0;
"B\NAC"0;
%"RSMD0805"
"1","(800,150)","0","resistors","I51";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"100"
POSTOL"5%"
PACKTYPE"0805"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TOL"1%";
"A<0>"0;
"B<0>"0;
%"RSMD0805"
"1","(750,-50)","0","resistors","I52";
;
CDS_LIB"resistors"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
VALUE"100"
PACKTYPE"0805"
POSTOL"5%"
TOL"1%"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE";
"A<0>"0;
"B<0>"0;
%"CSMD0603"
"1","(350,-550)","1","capacitors","I53";
;
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
VOLTAGE"25V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"1.0UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"0;
"A<0>"0;
%"HCT123"
"1","(3350,3525)","0","misc","I54";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-175,350,175,-250"
VLOG_PARAM1"pulse_width:integer"
PULSE_WIDTH"10000";
"GND"0;
"VCC"0;
"IN_B2"0;
"IN_B1"0;
"IN_A2* \B"0;
"IN_A1* \B"0;
"REXT/CEXT2"0;
"REXT/CEXT1"0;
"CEXT2"0;
"CEXT1"0;
"Q2* \B"1;
"Q1* \B"0;
"Q2"1;
"Q1"0;
"RD2* \B"0;
"RD1* \B"0;
%"CSMD0805"
"1","(400,550)","1","capacitors","I55";
;
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
PART_NAME"CSMD0805"
VALUE"0.1UF"
PACKTYPE"0805"
VOLTAGE"50V"
POSTOL"10%"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
IC"UNDEF"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
TOL"5%";
"B<0>"0;
"A<0>"0;
%"INPORT"
"1","(-3300,1875)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-3300,1800)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"37;
%"INPORT"
"1","(-3300,1725)","0","standard","I8";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-3300,2000)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
END.
